

================================================================
== Vivado HLS Report for 'flow_calc'
================================================================
* Date:           Wed Jun 24 04:23:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optical
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  893801|  8483689|  893801|  8483689|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+---------+--------------+-----------+-----------+------+----------+
        |             |      Latency     |   Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+--------+---------+--------------+-----------+-----------+------+----------+
        |- Loop 1     |  893800|  8483688| 2050 ~ 19458 |          -|          -|   436|    no    |
        | + Loop 1.1  |    2048|    19456|    2 ~ 19    |          -|          -|  1024|    no    |
        +-------------+--------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     155|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     24|    2271|    3074|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     171|    -|
|Register         |        -|      -|     654|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     24|    2925|    3400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      4|       1|       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |                      Instance                      |                     Module                     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |optical_flow_sw_fdiv_32ns_32ns_32_9_1_U63           |optical_flow_sw_fdiv_32ns_32ns_32_9_1           |        0|      0|  411|  802|    0|
    |optical_flow_sw_fdiv_32ns_32ns_32_9_1_U64           |optical_flow_sw_fdiv_32ns_32ns_32_9_1           |        0|      0|  411|  802|    0|
    |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U57   |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1   |        0|      3|  128|  138|    0|
    |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U58   |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1   |        0|      3|  128|  138|    0|
    |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U59   |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1   |        0|      3|  128|  138|    0|
    |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U60   |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1   |        0|      3|  128|  138|    0|
    |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U61   |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1   |        0|      3|  128|  138|    0|
    |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U62   |optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1   |        0|      3|  128|  138|    0|
    |optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1_U54  |optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|    0|
    |optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1_U55  |optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|    0|
    |optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1_U56  |optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1  |        0|      2|  227|  214|    0|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                               |                                                |        0|     24| 2271| 3074|    0|
    +----------------------------------------------------+------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln223_fu_326_p2     |     +    |      0|  0|  27|          20|          20|
    |c_fu_283_p2             |     +    |      0|  0|  18|          11|           1|
    |r_fu_231_p2             |     +    |      0|  0|  16|           9|           1|
    |and_ln220_1_fu_311_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln220_2_fu_317_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln220_fu_271_p2     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln216_fu_225_p2    |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln218_fu_277_p2    |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln220_1_fu_253_p2  |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln220_2_fu_299_p2  |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln220_3_fu_305_p2  |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln220_fu_247_p2    |   icmp   |      0|  0|  11|           8|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 155|         101|          65|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  105|         22|    1|         22|
    |ap_phi_mux_storemerge_phi_fu_173_p4  |    9|          2|   32|         64|
    |c_0_reg_158                          |    9|          2|   11|         22|
    |output_x_address0                    |   15|          3|   19|         57|
    |output_x_d0                          |   15|          3|   32|         96|
    |r_0_reg_147                          |    9|          2|    9|         18|
    |storemerge_reg_169                   |    9|          2|   32|         64|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  171|         36|  136|        343|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |and_ln220_2_reg_368        |   1|   0|    1|          0|
    |and_ln220_reg_355          |   1|   0|    1|          0|
    |ap_CS_fsm                  |  21|   0|   21|          0|
    |c_0_reg_158                |  11|   0|   11|          0|
    |c_reg_363                  |  11|   0|   11|          0|
    |denom_reg_469              |  32|   0|   32|          0|
    |output_x_addr_reg_397      |  19|   0|   19|          0|
    |output_y_addr_reg_402      |  19|   0|   19|          0|
    |r_0_reg_147                |   9|   0|    9|          0|
    |r_reg_345                  |   9|   0|    9|          0|
    |storemerge_reg_169         |  32|   0|   32|          0|
    |tensor_val_0_load_reg_407  |  32|   0|   32|          0|
    |tensor_val_1_load_reg_413  |  32|   0|   32|          0|
    |tensor_val_3_load_reg_419  |  32|   0|   32|          0|
    |tensor_val_4_load_reg_433  |  32|   0|   32|          0|
    |tensor_val_5_load_reg_427  |  32|   0|   32|          0|
    |tmp_1_reg_490              |  32|   0|   32|          0|
    |tmp_3_reg_449              |  32|   0|   32|          0|
    |tmp_4_reg_454              |  32|   0|   32|          0|
    |tmp_5_reg_475              |  32|   0|   32|          0|
    |tmp_6_reg_485              |  32|   0|   32|          0|
    |tmp_7_reg_459              |  32|   0|   32|          0|
    |tmp_8_reg_464              |  32|   0|   32|          0|
    |tmp_9_reg_480              |  32|   0|   32|          0|
    |tmp_reg_439                |  32|   0|   32|          0|
    |tmp_s_reg_444              |  32|   0|   32|          0|
    |zext_ln220_reg_350         |   9|   0|   20|         11|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 654|   0|  665|         11|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   flow_calc  | return value |
|output_x_address0      | out |   19|  ap_memory |   output_x   |     array    |
|output_x_ce0           | out |    1|  ap_memory |   output_x   |     array    |
|output_x_we0           | out |    1|  ap_memory |   output_x   |     array    |
|output_x_d0            | out |   32|  ap_memory |   output_x   |     array    |
|output_y_address0      | out |   19|  ap_memory |   output_y   |     array    |
|output_y_ce0           | out |    1|  ap_memory |   output_y   |     array    |
|output_y_we0           | out |    1|  ap_memory |   output_y   |     array    |
|output_y_d0            | out |   32|  ap_memory |   output_y   |     array    |
|tensor_val_0_address0  | out |   19|  ap_memory | tensor_val_0 |     array    |
|tensor_val_0_ce0       | out |    1|  ap_memory | tensor_val_0 |     array    |
|tensor_val_0_q0        |  in |   32|  ap_memory | tensor_val_0 |     array    |
|tensor_val_1_address0  | out |   19|  ap_memory | tensor_val_1 |     array    |
|tensor_val_1_ce0       | out |    1|  ap_memory | tensor_val_1 |     array    |
|tensor_val_1_q0        |  in |   32|  ap_memory | tensor_val_1 |     array    |
|tensor_val_3_address0  | out |   19|  ap_memory | tensor_val_3 |     array    |
|tensor_val_3_ce0       | out |    1|  ap_memory | tensor_val_3 |     array    |
|tensor_val_3_q0        |  in |   32|  ap_memory | tensor_val_3 |     array    |
|tensor_val_5_address0  | out |   19|  ap_memory | tensor_val_5 |     array    |
|tensor_val_5_ce0       | out |    1|  ap_memory | tensor_val_5 |     array    |
|tensor_val_5_q0        |  in |   32|  ap_memory | tensor_val_5 |     array    |
|tensor_val_4_address0  | out |   19|  ap_memory | tensor_val_4 |     array    |
|tensor_val_4_ce0       | out |    1|  ap_memory | tensor_val_4 |     array    |
|tensor_val_4_q0        |  in |   32|  ap_memory | tensor_val_4 |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 21 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br label %.loopexit" [optical_flow_sw.cpp:216]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.25ns)   --->   "%icmp_ln216 = icmp eq i9 %r_0, -76" [optical_flow_sw.cpp:216]   --->   Operation 24 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.40ns)   --->   "%r = add i9 %r_0, 1" [optical_flow_sw.cpp:216]   --->   Operation 26 'add' 'r' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %5, label %.preheader.preheader" [optical_flow_sw.cpp:216]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_0, i32 1, i32 8)" [optical_flow_sw.cpp:220]   --->   Operation 28 'partselect' 'tmp_20' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.22ns)   --->   "%icmp_ln220 = icmp ne i8 %tmp_20, 0" [optical_flow_sw.cpp:220]   --->   Operation 29 'icmp' 'icmp_ln220' <Predicate = (!icmp_ln216)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.25ns)   --->   "%icmp_ln220_1 = icmp ult i9 %r_0, -78" [optical_flow_sw.cpp:220]   --->   Operation 30 'icmp' 'icmp_ln220_1' <Predicate = (!icmp_ln216)> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_10 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0, i10 0)" [optical_flow_sw.cpp:223]   --->   Operation 31 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i19 %tmp_10 to i20" [optical_flow_sw.cpp:220]   --->   Operation 32 'zext' 'zext_ln220' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%and_ln220 = and i1 %icmp_ln220, %icmp_ln220_1" [optical_flow_sw.cpp:220]   --->   Operation 33 'and' 'and_ln220' <Predicate = (!icmp_ln216)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.06ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:218]   --->   Operation 34 'br' <Predicate = (!icmp_ln216)> <Delay = 1.06>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [optical_flow_sw.cpp:236]   --->   Operation 35 'ret' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.20>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ %c, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 36 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.32ns)   --->   "%icmp_ln218 = icmp eq i11 %c_0, -1024" [optical_flow_sw.cpp:218]   --->   Operation 37 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 38 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.42ns)   --->   "%c = add i11 %c_0, 1" [optical_flow_sw.cpp:218]   --->   Operation 39 'add' 'c' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %.loopexit.loopexit, label %1" [optical_flow_sw.cpp:218]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_21 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %c_0, i32 1, i32 10)" [optical_flow_sw.cpp:220]   --->   Operation 41 'partselect' 'tmp_21' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.29ns)   --->   "%icmp_ln220_2 = icmp ne i10 %tmp_21, 0" [optical_flow_sw.cpp:220]   --->   Operation 42 'icmp' 'icmp_ln220_2' <Predicate = (!icmp_ln218)> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.32ns)   --->   "%icmp_ln220_3 = icmp ult i11 %c_0, 1022" [optical_flow_sw.cpp:220]   --->   Operation 43 'icmp' 'icmp_ln220_3' <Predicate = (!icmp_ln218)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln220_2)   --->   "%and_ln220_1 = and i1 %icmp_ln220_2, %icmp_ln220_3" [optical_flow_sw.cpp:220]   --->   Operation 44 'and' 'and_ln220_1' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln220_2 = and i1 %and_ln220_1, %and_ln220" [optical_flow_sw.cpp:220]   --->   Operation 45 'and' 'and_ln220_2' <Predicate = (!icmp_ln218)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i11 %c_0 to i20" [optical_flow_sw.cpp:223]   --->   Operation 46 'zext' 'zext_ln223' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.54ns)   --->   "%add_ln223 = add i20 %zext_ln220, %zext_ln223" [optical_flow_sw.cpp:223]   --->   Operation 47 'add' 'add_ln223' <Predicate = (!icmp_ln218)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i20 %add_ln223 to i64" [optical_flow_sw.cpp:223]   --->   Operation 48 'zext' 'zext_ln223_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tensor_val_0_addr = getelementptr [446464 x float]* @tensor_val_0, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:223]   --->   Operation 49 'getelementptr' 'tensor_val_0_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tensor_val_1_addr = getelementptr [446464 x float]* @tensor_val_1, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:223]   --->   Operation 50 'getelementptr' 'tensor_val_1_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tensor_val_3_addr = getelementptr [446464 x float]* @tensor_val_3, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:223]   --->   Operation 51 'getelementptr' 'tensor_val_3_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tensor_val_4_addr = getelementptr [446464 x float]* @tensor_val_4, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:224]   --->   Operation 52 'getelementptr' 'tensor_val_4_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tensor_val_5_addr = getelementptr [446464 x float]* @tensor_val_5, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:224]   --->   Operation 53 'getelementptr' 'tensor_val_5_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%output_x_addr = getelementptr [446464 x float]* %output_x, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:224]   --->   Operation 54 'getelementptr' 'output_x_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%output_y_addr = getelementptr [446464 x float]* %output_y, i64 0, i64 %zext_ln223_1" [optical_flow_sw.cpp:226]   --->   Operation 55 'getelementptr' 'output_y_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln220_2, label %2, label %3" [optical_flow_sw.cpp:220]   --->   Operation 56 'br' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %output_x_addr, align 4" [optical_flow_sw.cpp:231]   --->   Operation 57 'store' <Predicate = (!icmp_ln218 & !and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 58 [1/1] (1.06ns)   --->   "br label %4"   --->   Operation 58 'br' <Predicate = (!icmp_ln218 & !and_ln220_2)> <Delay = 1.06>
ST_3 : Operation 59 [2/2] (2.66ns)   --->   "%tensor_val_0_load = load float* %tensor_val_0_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 59 'load' 'tensor_val_0_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 60 [2/2] (2.66ns)   --->   "%tensor_val_1_load = load float* %tensor_val_1_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 60 'load' 'tensor_val_1_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 61 [2/2] (2.66ns)   --->   "%tensor_val_3_load = load float* %tensor_val_3_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 61 'load' 'tensor_val_3_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 62 [2/2] (2.66ns)   --->   "%tensor_val_5_load = load float* %tensor_val_5_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 62 'load' 'tensor_val_5_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 63 [2/2] (2.66ns)   --->   "%tensor_val_4_load = load float* %tensor_val_4_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 63 'load' 'tensor_val_4_load' <Predicate = (!icmp_ln218 & and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 64 'br' <Predicate = (icmp_ln218)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 65 [1/2] (2.66ns)   --->   "%tensor_val_0_load = load float* %tensor_val_0_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 65 'load' 'tensor_val_0_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 66 [1/2] (2.66ns)   --->   "%tensor_val_1_load = load float* %tensor_val_1_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 66 'load' 'tensor_val_1_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 67 [1/2] (2.66ns)   --->   "%tensor_val_3_load = load float* %tensor_val_3_addr, align 4" [optical_flow_sw.cpp:223]   --->   Operation 67 'load' 'tensor_val_3_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 68 [1/2] (2.66ns)   --->   "%tensor_val_5_load = load float* %tensor_val_5_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 68 'load' 'tensor_val_5_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 69 [1/2] (2.66ns)   --->   "%tensor_val_4_load = load float* %tensor_val_4_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 69 'load' 'tensor_val_4_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 70 [3/3] (8.28ns)   --->   "%tmp = fmul float %tensor_val_0_load, %tensor_val_1_load" [optical_flow_sw.cpp:223]   --->   Operation 70 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %tensor_val_3_load, %tensor_val_3_load" [optical_flow_sw.cpp:223]   --->   Operation 71 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [3/3] (8.28ns)   --->   "%tmp_3 = fmul float %tensor_val_5_load, %tensor_val_3_load" [optical_flow_sw.cpp:224]   --->   Operation 72 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [3/3] (8.28ns)   --->   "%tmp_4 = fmul float %tensor_val_4_load, %tensor_val_1_load" [optical_flow_sw.cpp:224]   --->   Operation 73 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [3/3] (8.28ns)   --->   "%tmp_7 = fmul float %tensor_val_4_load, %tensor_val_3_load" [optical_flow_sw.cpp:226]   --->   Operation 74 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [3/3] (8.28ns)   --->   "%tmp_8 = fmul float %tensor_val_5_load, %tensor_val_0_load" [optical_flow_sw.cpp:226]   --->   Operation 75 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 76 [2/3] (8.28ns)   --->   "%tmp = fmul float %tensor_val_0_load, %tensor_val_1_load" [optical_flow_sw.cpp:223]   --->   Operation 76 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %tensor_val_3_load, %tensor_val_3_load" [optical_flow_sw.cpp:223]   --->   Operation 77 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/3] (8.28ns)   --->   "%tmp_3 = fmul float %tensor_val_5_load, %tensor_val_3_load" [optical_flow_sw.cpp:224]   --->   Operation 78 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [2/3] (8.28ns)   --->   "%tmp_4 = fmul float %tensor_val_4_load, %tensor_val_1_load" [optical_flow_sw.cpp:224]   --->   Operation 79 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [2/3] (8.28ns)   --->   "%tmp_7 = fmul float %tensor_val_4_load, %tensor_val_3_load" [optical_flow_sw.cpp:226]   --->   Operation 80 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/3] (8.28ns)   --->   "%tmp_8 = fmul float %tensor_val_5_load, %tensor_val_0_load" [optical_flow_sw.cpp:226]   --->   Operation 81 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 82 [1/3] (8.28ns)   --->   "%tmp = fmul float %tensor_val_0_load, %tensor_val_1_load" [optical_flow_sw.cpp:223]   --->   Operation 82 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %tensor_val_3_load, %tensor_val_3_load" [optical_flow_sw.cpp:223]   --->   Operation 83 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/3] (8.28ns)   --->   "%tmp_3 = fmul float %tensor_val_5_load, %tensor_val_3_load" [optical_flow_sw.cpp:224]   --->   Operation 84 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/3] (8.28ns)   --->   "%tmp_4 = fmul float %tensor_val_4_load, %tensor_val_1_load" [optical_flow_sw.cpp:224]   --->   Operation 85 'fmul' 'tmp_4' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/3] (8.28ns)   --->   "%tmp_7 = fmul float %tensor_val_4_load, %tensor_val_3_load" [optical_flow_sw.cpp:226]   --->   Operation 86 'fmul' 'tmp_7' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/3] (8.28ns)   --->   "%tmp_8 = fmul float %tensor_val_5_load, %tensor_val_0_load" [optical_flow_sw.cpp:226]   --->   Operation 87 'fmul' 'tmp_8' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 88 [4/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 88 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [4/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 89 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [4/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 90 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 91 [3/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 91 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [3/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 92 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [3/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 93 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 94 [2/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 94 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [2/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 95 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [2/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 96 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 97 [1/4] (7.71ns)   --->   "%denom = fsub float %tmp, %tmp_s" [optical_flow_sw.cpp:223]   --->   Operation 97 'fsub' 'denom' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 98 [1/4] (7.71ns)   --->   "%tmp_5 = fsub float %tmp_3, %tmp_4" [optical_flow_sw.cpp:224]   --->   Operation 98 'fsub' 'tmp_5' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/4] (7.71ns)   --->   "%tmp_9 = fsub float %tmp_7, %tmp_8" [optical_flow_sw.cpp:226]   --->   Operation 99 'fsub' 'tmp_9' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.19>
ST_12 : Operation 100 [9/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 100 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [9/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 101 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.19>
ST_13 : Operation 102 [8/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 102 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [8/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 103 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.19>
ST_14 : Operation 104 [7/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 104 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [7/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 105 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.19>
ST_15 : Operation 106 [6/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 106 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [6/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 107 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.19>
ST_16 : Operation 108 [5/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 108 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 109 [5/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 109 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.19>
ST_17 : Operation 110 [4/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 110 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [4/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 111 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.19>
ST_18 : Operation 112 [3/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 112 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 113 [3/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 113 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.19>
ST_19 : Operation 114 [2/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 114 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 115 [2/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 115 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.19>
ST_20 : Operation 116 [1/9] (8.19ns)   --->   "%tmp_6 = fdiv float %tmp_5, %denom" [optical_flow_sw.cpp:224]   --->   Operation 116 'fdiv' 'tmp_6' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/9] (8.19ns)   --->   "%tmp_1 = fdiv float %tmp_9, %denom" [optical_flow_sw.cpp:226]   --->   Operation 117 'fdiv' 'tmp_1' <Predicate = true> <Delay = 8.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 8> <II = 1> <Delay = 8.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.72>
ST_21 : Operation 118 [1/1] (2.66ns)   --->   "store float %tmp_6, float* %output_x_addr, align 4" [optical_flow_sw.cpp:224]   --->   Operation 118 'store' <Predicate = (and_ln220_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 119 [1/1] (1.06ns)   --->   "br label %4" [optical_flow_sw.cpp:228]   --->   Operation 119 'br' <Predicate = (and_ln220_2)> <Delay = 1.06>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %3 ], [ %tmp_1, %2 ]" [optical_flow_sw.cpp:226]   --->   Operation 120 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (2.66ns)   --->   "store float %storemerge, float* %output_y_addr, align 4" [optical_flow_sw.cpp:226]   --->   Operation 121 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:218]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ tensor_val_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tensor_val_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tensor_val_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tensor_val_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tensor_val_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln216          (br               ) [ 0111111111111111111111]
r_0               (phi              ) [ 0010000000000000000000]
icmp_ln216        (icmp             ) [ 0011111111111111111111]
empty             (speclooptripcount) [ 0000000000000000000000]
r                 (add              ) [ 0111111111111111111111]
br_ln216          (br               ) [ 0000000000000000000000]
tmp_20            (partselect       ) [ 0000000000000000000000]
icmp_ln220        (icmp             ) [ 0000000000000000000000]
icmp_ln220_1      (icmp             ) [ 0000000000000000000000]
tmp_10            (bitconcatenate   ) [ 0000000000000000000000]
zext_ln220        (zext             ) [ 0001111111111111111111]
and_ln220         (and              ) [ 0001111111111111111111]
br_ln218          (br               ) [ 0011111111111111111111]
ret_ln236         (ret              ) [ 0000000000000000000000]
c_0               (phi              ) [ 0001000000000000000000]
icmp_ln218        (icmp             ) [ 0011111111111111111111]
empty_25          (speclooptripcount) [ 0000000000000000000000]
c                 (add              ) [ 0011111111111111111111]
br_ln218          (br               ) [ 0000000000000000000000]
tmp_21            (partselect       ) [ 0000000000000000000000]
icmp_ln220_2      (icmp             ) [ 0000000000000000000000]
icmp_ln220_3      (icmp             ) [ 0000000000000000000000]
and_ln220_1       (and              ) [ 0000000000000000000000]
and_ln220_2       (and              ) [ 0011111111111111111111]
zext_ln223        (zext             ) [ 0000000000000000000000]
add_ln223         (add              ) [ 0000000000000000000000]
zext_ln223_1      (zext             ) [ 0000000000000000000000]
tensor_val_0_addr (getelementptr    ) [ 0000100000000000000000]
tensor_val_1_addr (getelementptr    ) [ 0000100000000000000000]
tensor_val_3_addr (getelementptr    ) [ 0000100000000000000000]
tensor_val_4_addr (getelementptr    ) [ 0000100000000000000000]
tensor_val_5_addr (getelementptr    ) [ 0000100000000000000000]
output_x_addr     (getelementptr    ) [ 0000111111111111111111]
output_y_addr     (getelementptr    ) [ 0000111111111111111111]
br_ln220          (br               ) [ 0000000000000000000000]
store_ln231       (store            ) [ 0000000000000000000000]
br_ln0            (br               ) [ 0011111111111111111111]
br_ln0            (br               ) [ 0111111111111111111111]
tensor_val_0_load (load             ) [ 0000011100000000000000]
tensor_val_1_load (load             ) [ 0000011100000000000000]
tensor_val_3_load (load             ) [ 0000011100000000000000]
tensor_val_5_load (load             ) [ 0000011100000000000000]
tensor_val_4_load (load             ) [ 0000011100000000000000]
tmp               (fmul             ) [ 0000000011110000000000]
tmp_s             (fmul             ) [ 0000000011110000000000]
tmp_3             (fmul             ) [ 0000000011110000000000]
tmp_4             (fmul             ) [ 0000000011110000000000]
tmp_7             (fmul             ) [ 0000000011110000000000]
tmp_8             (fmul             ) [ 0000000011110000000000]
denom             (fsub             ) [ 0000000000001111111110]
tmp_5             (fsub             ) [ 0000000000001111111110]
tmp_9             (fsub             ) [ 0000000000001111111110]
tmp_6             (fdiv             ) [ 0011000000000000000001]
tmp_1             (fdiv             ) [ 0011000000000000000001]
store_ln224       (store            ) [ 0000000000000000000000]
br_ln228          (br               ) [ 0000000000000000000000]
storemerge        (phi              ) [ 0000000000000000000001]
store_ln226       (store            ) [ 0000000000000000000000]
br_ln218          (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tensor_val_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_val_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tensor_val_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_val_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tensor_val_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_val_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tensor_val_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_val_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tensor_val_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tensor_val_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="tensor_val_0_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="20" slack="0"/>
<pin id="60" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_val_0_addr/3 "/>
</bind>
</comp>

<comp id="63" class="1004" name="tensor_val_1_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="20" slack="0"/>
<pin id="67" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_val_1_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tensor_val_3_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="20" slack="0"/>
<pin id="74" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_val_3_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tensor_val_4_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="20" slack="0"/>
<pin id="81" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_val_4_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tensor_val_5_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="20" slack="0"/>
<pin id="88" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tensor_val_5_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="output_x_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="20" slack="0"/>
<pin id="95" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_x_addr/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="output_y_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="20" slack="0"/>
<pin id="102" dir="1" index="3" bw="19" slack="18"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_y_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="19" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/3 store_ln224/21 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="19" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tensor_val_0_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="19" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tensor_val_1_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="19" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tensor_val_3_load/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="19" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tensor_val_5_load/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="19" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tensor_val_4_load/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln226_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="19" slack="18"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/21 "/>
</bind>
</comp>

<comp id="147" class="1005" name="r_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="1"/>
<pin id="149" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="r_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="c_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="1"/>
<pin id="160" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="c_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="storemerge_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="18"/>
<pin id="171" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="storemerge_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="18"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/21 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="denom/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="1"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_1/12 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln216_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="r_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_20_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln220_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln220_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_10_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln220_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="19" slack="0"/>
<pin id="269" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln220/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="and_ln220_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln218_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="0" index="1" bw="11" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln218/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="c_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_21_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="11" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="0" index="3" bw="5" slack="0"/>
<pin id="294" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln220_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="0" index="1" bw="10" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln220_3_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln220_3/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln220_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="and_ln220_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="1"/>
<pin id="320" dir="1" index="2" bw="1" slack="18"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln220_2/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln223_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln223_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="19" slack="1"/>
<pin id="328" dir="0" index="1" bw="11" slack="0"/>
<pin id="329" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln223_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="20" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="r_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="350" class="1005" name="zext_ln220_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="20" slack="1"/>
<pin id="352" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln220 "/>
</bind>
</comp>

<comp id="355" class="1005" name="and_ln220_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln220 "/>
</bind>
</comp>

<comp id="363" class="1005" name="c_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="368" class="1005" name="and_ln220_2_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="18"/>
<pin id="370" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln220_2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tensor_val_0_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="19" slack="1"/>
<pin id="374" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_0_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="tensor_val_1_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="1"/>
<pin id="379" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_1_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="tensor_val_3_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="19" slack="1"/>
<pin id="384" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_3_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="tensor_val_4_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="19" slack="1"/>
<pin id="389" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_4_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="tensor_val_5_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="1"/>
<pin id="394" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_5_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="output_x_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="19" slack="18"/>
<pin id="399" dir="1" index="1" bw="19" slack="18"/>
</pin_list>
<bind>
<opset="output_x_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="output_y_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="19" slack="18"/>
<pin id="404" dir="1" index="1" bw="19" slack="18"/>
</pin_list>
<bind>
<opset="output_y_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="tensor_val_0_load_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_0_load "/>
</bind>
</comp>

<comp id="413" class="1005" name="tensor_val_1_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_1_load "/>
</bind>
</comp>

<comp id="419" class="1005" name="tensor_val_3_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_3_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="tensor_val_5_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_5_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="tensor_val_4_load_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tensor_val_4_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_s_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_3_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_4_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_7_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="1"/>
<pin id="461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_8_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="469" class="1005" name="denom_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="denom "/>
</bind>
</comp>

<comp id="475" class="1005" name="tmp_5_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="1"/>
<pin id="477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_9_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_6_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_1_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="52" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="52" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="52" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="52" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="91" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="56" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="63" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="70" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="84" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="77" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="54" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="229"><net_src comp="151" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="151" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="151" pin="4"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="251"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="151" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="34" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="151" pin="4"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="247" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="253" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="162" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="162" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="162" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="303"><net_src comp="289" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="162" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="299" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="162" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="326" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="348"><net_src comp="231" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="353"><net_src comp="267" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="358"><net_src comp="271" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="366"><net_src comp="283" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="371"><net_src comp="317" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="56" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="380"><net_src comp="63" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="385"><net_src comp="70" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="390"><net_src comp="77" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="395"><net_src comp="84" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="400"><net_src comp="91" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="405"><net_src comp="98" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="410"><net_src comp="112" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="416"><net_src comp="118" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="422"><net_src comp="124" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="426"><net_src comp="419" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="430"><net_src comp="130" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="436"><net_src comp="136" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="442"><net_src comp="193" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="447"><net_src comp="197" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="452"><net_src comp="201" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="457"><net_src comp="205" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="462"><net_src comp="209" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="467"><net_src comp="213" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="472"><net_src comp="181" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="478"><net_src comp="185" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="483"><net_src comp="189" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="488"><net_src comp="217" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="493"><net_src comp="221" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_x | {3 21 }
	Port: output_y | {21 }
	Port: tensor_val_0 | {}
	Port: tensor_val_1 | {}
	Port: tensor_val_3 | {}
	Port: tensor_val_5 | {}
	Port: tensor_val_4 | {}
 - Input state : 
	Port: flow_calc : output_x | {}
	Port: flow_calc : output_y | {}
	Port: flow_calc : tensor_val_0 | {3 4 }
	Port: flow_calc : tensor_val_1 | {3 4 }
	Port: flow_calc : tensor_val_3 | {3 4 }
	Port: flow_calc : tensor_val_5 | {3 4 }
	Port: flow_calc : tensor_val_4 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln216 : 1
		r : 1
		br_ln216 : 2
		tmp_20 : 1
		icmp_ln220 : 2
		icmp_ln220_1 : 1
		tmp_10 : 1
		zext_ln220 : 2
		and_ln220 : 3
	State 3
		icmp_ln218 : 1
		c : 1
		br_ln218 : 2
		tmp_21 : 1
		icmp_ln220_2 : 2
		icmp_ln220_3 : 1
		and_ln220_1 : 3
		and_ln220_2 : 3
		zext_ln223 : 1
		add_ln223 : 2
		zext_ln223_1 : 3
		tensor_val_0_addr : 4
		tensor_val_1_addr : 4
		tensor_val_3_addr : 4
		tensor_val_4_addr : 4
		tensor_val_5_addr : 4
		output_x_addr : 4
		output_y_addr : 4
		br_ln220 : 3
		store_ln231 : 5
		tensor_val_0_load : 5
		tensor_val_1_load : 5
		tensor_val_3_load : 5
		tensor_val_5_load : 5
		tensor_val_4_load : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		storemerge : 1
		store_ln226 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fdiv   |      grp_fu_217     |    0    |   411   |   802   |
|          |      grp_fu_221     |    0    |   411   |   802   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_193     |    3    |   128   |   138   |
|          |      grp_fu_197     |    3    |   128   |   138   |
|   fmul   |      grp_fu_201     |    3    |   128   |   138   |
|          |      grp_fu_205     |    3    |   128   |   138   |
|          |      grp_fu_209     |    3    |   128   |   138   |
|          |      grp_fu_213     |    3    |   128   |   138   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_181     |    2    |   227   |   214   |
|   fadd   |      grp_fu_185     |    2    |   227   |   214   |
|          |      grp_fu_189     |    2    |   227   |   214   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln216_fu_225  |    0    |    0    |    13   |
|          |  icmp_ln220_fu_247  |    0    |    0    |    11   |
|   icmp   | icmp_ln220_1_fu_253 |    0    |    0    |    13   |
|          |  icmp_ln218_fu_277  |    0    |    0    |    13   |
|          | icmp_ln220_2_fu_299 |    0    |    0    |    13   |
|          | icmp_ln220_3_fu_305 |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |       r_fu_231      |    0    |    0    |    16   |
|    add   |       c_fu_283      |    0    |    0    |    18   |
|          |   add_ln223_fu_326  |    0    |    0    |    26   |
|----------|---------------------|---------|---------|---------|
|          |   and_ln220_fu_271  |    0    |    0    |    6    |
|    and   |  and_ln220_1_fu_311 |    0    |    0    |    6    |
|          |  and_ln220_2_fu_317 |    0    |    0    |    6    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_20_fu_237    |    0    |    0    |    0    |
|          |    tmp_21_fu_289    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    tmp_10_fu_259    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln220_fu_267  |    0    |    0    |    0    |
|   zext   |  zext_ln223_fu_322  |    0    |    0    |    0    |
|          | zext_ln223_1_fu_331 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    24   |   2271  |   3228  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   and_ln220_2_reg_368   |    1   |
|    and_ln220_reg_355    |    1   |
|       c_0_reg_158       |   11   |
|        c_reg_363        |   11   |
|      denom_reg_469      |   32   |
|  output_x_addr_reg_397  |   19   |
|  output_y_addr_reg_402  |   19   |
|       r_0_reg_147       |    9   |
|        r_reg_345        |    9   |
|    storemerge_reg_169   |   32   |
|tensor_val_0_addr_reg_372|   19   |
|tensor_val_0_load_reg_407|   32   |
|tensor_val_1_addr_reg_377|   19   |
|tensor_val_1_load_reg_413|   32   |
|tensor_val_3_addr_reg_382|   19   |
|tensor_val_3_load_reg_419|   32   |
|tensor_val_4_addr_reg_387|   19   |
|tensor_val_4_load_reg_433|   32   |
|tensor_val_5_addr_reg_392|   19   |
|tensor_val_5_load_reg_427|   32   |
|      tmp_1_reg_490      |   32   |
|      tmp_3_reg_449      |   32   |
|      tmp_4_reg_454      |   32   |
|      tmp_5_reg_475      |   32   |
|      tmp_6_reg_485      |   32   |
|      tmp_7_reg_459      |   32   |
|      tmp_8_reg_464      |   32   |
|      tmp_9_reg_480      |   32   |
|       tmp_reg_439       |   32   |
|      tmp_s_reg_444      |   32   |
|    zext_ln220_reg_350   |   20   |
+-------------------------+--------+
|          Total          |   739  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_118 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_124 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_130 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   292  ||  7.427  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  2271  |  3228  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   63   |
|  Register |    -   |    -   |   739  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    7   |  3010  |  3291  |
+-----------+--------+--------+--------+--------+
