<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="hardware.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="processor_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="processor_tb.fdo"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tb_toplevel.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="tb_toplevel.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tb_toplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_toplevel.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tb_toplevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tb_toplevel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tb_toplevel_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tb_toplevel_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="toplevel.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1380534126" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1380534126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380619017" xil_pn:in_ck="-1754583147466709144" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1380619017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_1bit.vhd"/>
      <outfile xil_pn:name="alu_control.vhd"/>
      <outfile xil_pn:name="alu_control_tb.vhd"/>
      <outfile xil_pn:name="asserts.vhd"/>
      <outfile xil_pn:name="com.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="mips_constant_pkg.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="processor_tb.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="shiftleft.vhd"/>
      <outfile xil_pn:name="sign_extend.vhd"/>
      <outfile xil_pn:name="tb_toplevel.vhd"/>
      <outfile xil_pn:name="toplevel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380619017" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3623050530995557290" xil_pn:start_ts="1380619017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380619017" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3144195386269199572" xil_pn:start_ts="1380619017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380534126" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7085404530857079422" xil_pn:start_ts="1380534126">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1380619017" xil_pn:in_ck="-1754583147466709144" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1380619017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="alu_1bit.vhd"/>
      <outfile xil_pn:name="alu_control.vhd"/>
      <outfile xil_pn:name="alu_control_tb.vhd"/>
      <outfile xil_pn:name="asserts.vhd"/>
      <outfile xil_pn:name="com.vhd"/>
      <outfile xil_pn:name="control_unit.vhd"/>
      <outfile xil_pn:name="control_unit_tb.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="mips_constant_pkg.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="processor_tb.vhd"/>
      <outfile xil_pn:name="register_file.vhd"/>
      <outfile xil_pn:name="shiftleft.vhd"/>
      <outfile xil_pn:name="sign_extend.vhd"/>
      <outfile xil_pn:name="tb_toplevel.vhd"/>
      <outfile xil_pn:name="toplevel.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1380619018" xil_pn:in_ck="-1754583147466709144" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="889151390353550919" xil_pn:start_ts="1380619017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="tb_toplevel.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1380624763" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1380624763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624780" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6664735496044812385" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624780" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7482739084721809105" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624780" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624780" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7528939229302028765" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624780" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624780" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3795001768315088647" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1380624792" xil_pn:in_ck="-2543007388580112393" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4738131809123741816" xil_pn:start_ts="1380624780">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="processor.lso"/>
      <outfile xil_pn:name="processor.ngc"/>
      <outfile xil_pn:name="processor.ngr"/>
      <outfile xil_pn:name="processor.prj"/>
      <outfile xil_pn:name="processor.stx"/>
      <outfile xil_pn:name="processor.syr"/>
      <outfile xil_pn:name="processor.xst"/>
      <outfile xil_pn:name="processor_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
