Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  2 16:43:33 2024
| Host         : DESKTOP-Severus-Snape running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_NEXYS_A7_100T_timing_summary_routed.rpt -pb Top_NEXYS_A7_100T_timing_summary_routed.pb -rpx Top_NEXYS_A7_100T_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_NEXYS_A7_100T
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: DMdecoder/clk_divider/out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                  873        0.159        0.000                      0                  873        3.750        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.172        0.000                      0                  873        0.159        0.000                      0                  873        3.750        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 2.050ns (21.543%)  route 7.466ns (78.457%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 r  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 r  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.702    13.147    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.124    13.271 f  mips/DP/PCregister/PC[5]_i_8/O
                         net (fo=2, routed)           0.327    13.598    mips/DP/PCregister/PC[5]_i_8_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.124    13.722 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.323    14.045    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X4Y67          LUT4 (Prop_lut4_I3_O)        0.124    14.169 r  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.665    14.834    mips/DP/RF/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X6Y69          RAMD32                                       r  mips/DP/RF/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.592    15.015    mips/DP/RF/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y69          RAMD32                                       r  mips/DP/RF/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y69          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.006    mips/DP/RF/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.834    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMS32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMS32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.050ns (22.554%)  route 7.039ns (77.446%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 f  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.350    12.795    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I4_O)        0.124    12.919 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27/O
                         net (fo=1, routed)           0.159    13.077    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_27_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.124    13.201 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16/O
                         net (fo=1, routed)           0.286    13.487    mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_16_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I0_O)        0.124    13.611 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          0.797    14.408    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WE
    SLICE_X8Y68          RAMS32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.514    14.937    mips/DP/RF/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X8Y68          RAMS32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism              0.259    15.196    
                         clock uncertainty           -0.035    15.160    
    SLICE_X8Y68          RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    14.627    mips/DP/RF/RegFile_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 mips/DP/PCregister/PC_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 2.050ns (21.655%)  route 7.417ns (78.345%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=5 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.716     5.319    mips/DP/PCregister/clk_IBUF_BUFG
    SLICE_X5Y66          FDCE                                         r  mips/DP/PCregister/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDCE (Prop_fdce_C_Q)         0.456     5.775 r  mips/DP/PCregister/PC_reg[5]/Q
                         net (fo=144, routed)         0.931     6.705    mips/DP/PCregister/PC[5]
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mips/DP/PCregister/RegFile_reg_r1_0_31_0_5_i_11/O
                         net (fo=36, routed)          1.041     7.871    mips/DP/RF/RegFile_reg_r1_0_31_6_11/ADDRA0
    SLICE_X6Y68          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     8.021 r  mips/DP/RF/RegFile_reg_r1_0_31_6_11/RAMA/O
                         net (fo=1, routed)           0.578     8.599    mips/DP/PCregister/RsData0[6]
    SLICE_X7Y66          LUT5 (Prop_lut5_I0_O)        0.328     8.927 r  mips/DP/PCregister/RAM_reg_0_31_0_0_i_21/O
                         net (fo=6, routed)           0.665     9.592    mips/DP/PCregister/RAM_reg_0_31_0_0_i_21_n_0
    SLICE_X7Y65          LUT4 (Prop_lut4_I0_O)        0.124     9.716 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39/O
                         net (fo=1, routed)           0.835    10.551    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_39_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    10.675 f  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31/O
                         net (fo=1, routed)           0.483    11.158    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_31_n_0
    SLICE_X5Y65          LUT6 (Prop_lut6_I0_O)        0.124    11.282 r  mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24/O
                         net (fo=9, routed)           0.358    11.640    mips/DP/PCregister/RegFile_reg_r1_0_31_6_11_i_24_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.124    11.764 r  mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24/O
                         net (fo=14, routed)          0.557    12.321    mips/DP/PCregister/RegFile_reg_r1_0_31_12_17_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.124    12.445 r  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15/O
                         net (fo=10, routed)          0.702    13.147    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_15_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.124    13.271 f  mips/DP/PCregister/PC[5]_i_8/O
                         net (fo=2, routed)           0.327    13.598    mips/DP/PCregister/PC[5]_i_8_n_0
    SLICE_X3Y68          LUT5 (Prop_lut5_I0_O)        0.124    13.722 f  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.323    14.045    mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X4Y67          LUT4 (Prop_lut4_I3_O)        0.124    14.169 r  mips/DP/PCregister/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.616    14.785    mips/DP/RF/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y67          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.595    15.018    mips/DP/RF/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y67          RAMD32                                       r  mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    15.009    mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.785    
  -------------------------------------------------------------------
                         slack                                  0.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  DMdecoder/io/led1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[10]/Q
                         net (fo=1, routed)           0.117     1.779    DMdecoder/io/led1[10]
    SLICE_X2Y60          FDRE                                         r  DMdecoder/io/led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.875     2.040    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  DMdecoder/io/led_reg[10]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.059     1.619    DMdecoder/io/led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  DMdecoder/io/led1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[4]/Q
                         net (fo=1, routed)           0.110     1.771    DMdecoder/io/led1[4]
    SLICE_X5Y60          FDRE                                         r  DMdecoder/io/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  DMdecoder/io/led_reg[4]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.070     1.606    DMdecoder/io/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  DMdecoder/io/led1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[7]/Q
                         net (fo=1, routed)           0.120     1.781    DMdecoder/io/led1[7]
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.038    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.075     1.612    DMdecoder/io/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  DMdecoder/io/led1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[8]/Q
                         net (fo=1, routed)           0.116     1.778    DMdecoder/io/led1[8]
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.038    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[8]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.071     1.608    DMdecoder/io/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  DMdecoder/io/led1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[0]/Q
                         net (fo=1, routed)           0.115     1.776    DMdecoder/io/led1[0]
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.038    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[0]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.046     1.583    DMdecoder/io/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  DMdecoder/io/led1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[6]/Q
                         net (fo=1, routed)           0.153     1.814    DMdecoder/io/led1[6]
    SLICE_X5Y60          FDRE                                         r  DMdecoder/io/led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  DMdecoder/io/led_reg[6]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y60          FDRE (Hold_fdre_C_D)         0.070     1.606    DMdecoder/io/led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  DMdecoder/io/led1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  DMdecoder/io/led1_reg[3]/Q
                         net (fo=1, routed)           0.117     1.765    DMdecoder/io/led1[3]
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.038    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.018     1.555    DMdecoder/io/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.150%)  route 0.140ns (49.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  DMdecoder/io/led1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[1]/Q
                         net (fo=1, routed)           0.140     1.801    DMdecoder/io/led1[1]
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.038    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.047     1.584    DMdecoder/io/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.595%)  route 0.175ns (55.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  DMdecoder/io/led1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[2]/Q
                         net (fo=1, routed)           0.175     1.837    DMdecoder/io/led1[2]
    SLICE_X2Y60          FDRE                                         r  DMdecoder/io/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.875     2.040    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  DMdecoder/io/led_reg[2]/C
                         clock pessimism             -0.479     1.560    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.052     1.612    DMdecoder/io/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 DMdecoder/io/led1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DMdecoder/io/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.601     1.520    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X7Y60          FDRE                                         r  DMdecoder/io/led1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  DMdecoder/io/led1_reg[11]/Q
                         net (fo=1, routed)           0.202     1.863    DMdecoder/io/led1[11]
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.873     2.038    DMdecoder/io/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  DMdecoder/io/led_reg[11]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.047     1.584    DMdecoder/io/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y57     DMdecoder/clk_divider/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y57     DMdecoder/clk_divider/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y57     DMdecoder/clk_divider/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y58     DMdecoder/clk_divider/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y58     DMdecoder/clk_divider/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y58     DMdecoder/clk_divider/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y58     DMdecoder/clk_divider/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y59     DMdecoder/clk_divider/counter_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y59     DMdecoder/clk_divider/counter_reg[18]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y67     mips/DP/RF/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y64    DMdecoder/DM/RAM_reg_0_31_0_0__11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y64    DMdecoder/DM/RAM_reg_0_31_0_0__12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y67     mips/DP/RF/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y67     mips/DP/RF/RegFile_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y67     mips/DP/RF/RegFile_reg_r2_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     mips/DP/RF/RegFile_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     mips/DP/RF/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     mips/DP/RF/RegFile_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     mips/DP/RF/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y66     mips/DP/RF/RegFile_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    DMdecoder/DM/RAM_reg_0_31_0_0__15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y67    DMdecoder/DM/RAM_reg_0_31_0_0__16/SP/CLK



