// Seed: 3404844171
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  assign id_3 = 1;
  logic id_3;
  assign id_3 = id_1;
  logic id_4;
  logic id_5;
  logic id_6 = 1;
  logic id_7;
  logic id_8 = id_2 !== id_8;
  assign id_3 = id_7;
  assign id_7 = id_3;
  if (1) assign id_7 = 1;
  else begin
  end
  assign id_7 = 1;
endmodule
