// -----------------------------------------------------------------------------
// Simulation: ipdc
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
./testbed.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v

// memory file
// -----------------------------------------------------------------------------
../sram_256x8/sram_256x8.v


// design files
// -----------------------------------------------------------------------------
./SYN/ipdc_syn.v
