m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/intelFPGA_lite/Projects/top/simulation/modelsim
vtop
!s110 1585807318
!i10b 1
!s100 7FAT8Lnh2e@46BcaNmN<U3
IOM0Qzli?3aR]L`6niSDUj3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1585807254
8top.vo
Ftop.vo
L0 32
OV;L;10.5b;63
r1
!s85 0
31
!s108 1585807318.000000
!s107 top.vo|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+.|top.vo|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+.
tCvgOpt 0
