Timing Analyzer report for VGAOSST
Mon Aug 30 11:34:40 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                   ;
+-----------------------+-------------------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                            ;
; Revision Name         ; VGAOSST                                                           ;
; Device Family         ; Cyclone IV E                                                      ;
; Device Name           ; EP4CE6E22C8                                                       ;
; Timing Models         ; Final                                                             ;
; Delay Model           ; Combined                                                          ;
; Rise/Fall Delays      ; Enabled                                                           ;
+-----------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Clock }                                             ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 39.729 ; 25.17 MHz ; 0.000 ; 19.864 ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; Clock  ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 122.4 MHz ; 122.4 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 31.559 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; 9.934  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.582 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 31.559 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 8.094      ;
; 31.619 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 8.034      ;
; 31.659 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.994      ;
; 31.719 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.934      ;
; 32.434 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 7.213      ;
; 32.454 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.199      ;
; 32.480 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 7.167      ;
; 32.514 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 7.139      ;
; 32.745 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 6.902      ;
; 32.791 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 6.856      ;
; 32.957 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.692      ;
; 33.017 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.632      ;
; 33.178 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 6.469      ;
; 33.224 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 6.423      ;
; 33.288 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.361      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.313 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.337      ;
; 33.326 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.327      ;
; 33.348 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.301      ;
; 33.369 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.280      ;
; 33.386 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.267      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.413 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.237      ;
; 33.418 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.235      ;
; 33.429 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.220      ;
; 33.449 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.204      ;
; 33.450 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.203      ;
; 33.450 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.203      ;
; 33.451 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.202      ;
; 33.454 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.196      ;
; 33.475 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.178      ;
; 33.478 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.175      ;
; 33.526 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.123      ;
; 33.546 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.103      ;
; 33.549 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.104      ;
; 33.550 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.103      ;
; 33.550 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.103      ;
; 33.551 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.102      ;
; 33.556 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 6.094      ;
; 33.575 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.078      ;
; 33.586 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.063      ;
; 33.606 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 6.043      ;
; 33.644 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.009      ;
; 33.644 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.009      ;
; 33.644 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.009      ;
; 33.645 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 6.008      ;
; 33.697 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 5.952      ;
; 33.746 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.907      ;
; 33.746 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.907      ;
; 33.746 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.907      ;
; 33.747 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.906      ;
; 33.757 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 5.892      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.889      ;
; 33.863 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.787      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.039 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.611      ;
; 34.153 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.497      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.190 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.454      ;
; 34.192 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.080     ; 5.458      ;
; 34.206 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 5.443      ;
; 34.223 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.086     ; 5.421      ;
; 34.238 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 5.409      ;
; 34.239 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 5.408      ;
; 34.239 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 5.408      ;
; 34.240 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 5.407      ;
; 34.266 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 5.383      ;
; 34.274 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.083     ; 5.373      ;
; 34.311 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.081     ; 5.338      ;
; 34.344 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.309      ;
; 34.345 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.308      ;
; 34.345 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.077     ; 5.308      ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.453 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 1.007 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.300      ;
; 1.144 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.235 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.528      ;
; 1.323 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.616      ;
; 1.380 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.673      ;
; 1.382 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.675      ;
; 1.530 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.823      ;
; 1.553 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.846      ;
; 1.570 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.863      ;
; 1.592 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.887      ;
; 1.592 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.887      ;
; 1.596 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.891      ;
; 1.651 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.944      ;
; 1.660 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.953      ;
; 1.671 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.964      ;
; 1.674 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.967      ;
; 1.682 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.975      ;
; 1.705 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.998      ;
; 1.718 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.016      ;
; 1.718 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.016      ;
; 1.722 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.020      ;
; 1.734 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.027      ;
; 1.741 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.034      ;
; 1.753 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.046      ;
; 1.755 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.048      ;
; 1.797 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.095      ;
; 1.797 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.095      ;
; 1.801 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 2.099      ;
; 1.803 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.096      ;
; 1.805 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.098      ;
; 1.848 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.141      ;
; 1.848 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.141      ;
; 1.848 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.141      ;
; 1.849 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.142      ;
; 1.879 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.172      ;
; 1.894 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.187      ;
; 1.897 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.190      ;
; 1.904 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.197      ;
; 1.914 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.207      ;
; 1.937 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.230      ;
; 1.972 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.265      ;
; 1.979 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.272      ;
; 1.987 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.280      ;
; 1.989 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.282      ;
; 2.008 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.301      ;
; 2.026 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.319      ;
; 2.040 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.333      ;
; 2.057 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.350      ;
; 2.077 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.370      ;
; 2.083 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.376      ;
; 2.109 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.402      ;
; 2.110 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.403      ;
; 2.111 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.404      ;
; 2.112 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.405      ;
; 2.142 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.435      ;
; 2.143 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.438      ;
; 2.143 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.438      ;
; 2.145 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.438      ;
; 2.147 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.440      ;
; 2.147 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 2.442      ;
; 2.158 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.451      ;
; 2.159 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.452      ;
; 2.168 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.461      ;
; 2.189 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.482      ;
; 2.205 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.498      ;
; 2.215 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.508      ;
; 2.221 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.514      ;
; 2.225 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.518      ;
; 2.227 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.520      ;
; 2.244 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.537      ;
; 2.244 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.537      ;
; 2.248 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.541      ;
; 2.251 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.544      ;
; 2.256 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.549      ;
; 2.263 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.556      ;
; 2.277 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.564      ;
; 2.284 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.571      ;
; 2.286 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.579      ;
; 2.288 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.581      ;
; 2.299 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.592      ;
; 2.309 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.602      ;
; 2.321 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.614      ;
; 2.336 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.629      ;
; 2.337 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 2.624      ;
; 2.342 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.635      ;
; 2.343 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.636      ;
; 2.344 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.637      ;
; 2.362 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.655      ;
; 2.380 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.673      ;
; 2.387 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.680      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 130.96 MHz ; 130.96 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 32.093 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; 9.943  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.582 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 32.093 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 7.570      ;
; 32.140 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 7.523      ;
; 32.175 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 7.488      ;
; 32.222 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 7.441      ;
; 32.889 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 6.774      ;
; 32.936 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 6.727      ;
; 32.961 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.699      ;
; 33.008 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.652      ;
; 33.258 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.402      ;
; 33.305 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.355      ;
; 33.364 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 6.295      ;
; 33.411 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 6.248      ;
; 33.629 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 6.030      ;
; 33.635 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 6.025      ;
; 33.676 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.983      ;
; 33.682 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.071     ; 5.978      ;
; 33.706 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.953      ;
; 33.716 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.947      ;
; 33.753 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.906      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.761 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.898      ;
; 33.763 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.900      ;
; 33.806 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.857      ;
; 33.842 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.817      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.843 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.816      ;
; 33.853 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.810      ;
; 33.887 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.772      ;
; 33.889 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.770      ;
; 33.906 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.756      ;
; 33.907 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.755      ;
; 33.907 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.755      ;
; 33.908 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.754      ;
; 33.926 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.736      ;
; 33.928 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.731      ;
; 33.972 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.687      ;
; 33.975 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.684      ;
; 33.988 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.674      ;
; 33.989 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.673      ;
; 33.989 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.673      ;
; 33.990 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.672      ;
; 33.992 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.667      ;
; 34.008 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 5.654      ;
; 34.039 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.620      ;
; 34.135 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.528      ;
; 34.136 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.527      ;
; 34.136 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.527      ;
; 34.136 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.527      ;
; 34.190 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.469      ;
; 34.220 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.443      ;
; 34.221 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.442      ;
; 34.221 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.442      ;
; 34.221 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.068     ; 5.442      ;
; 34.275 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.384      ;
; 34.463 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.196      ;
; 34.464 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.195      ;
; 34.493 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.166      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.544 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.115      ;
; 34.575 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.081      ;
; 34.613 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.046      ;
; 34.619 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 5.040      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.623 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.075     ; 5.033      ;
; 34.660 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.999      ;
; 34.666 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.993      ;
; 34.681 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.978      ;
; 34.682 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.977      ;
; 34.683 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.976      ;
; 34.684 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.072     ; 4.975      ;
; 34.702 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 4.960      ;
; 34.703 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 4.959      ;
; 34.703 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.069     ; 4.959      ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.401 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.905 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.172      ;
; 1.027 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.294      ;
; 1.110 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.377      ;
; 1.226 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.286 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.554      ;
; 1.291 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.559      ;
; 1.406 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.673      ;
; 1.409 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.676      ;
; 1.437 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.704      ;
; 1.452 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.719      ;
; 1.452 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.719      ;
; 1.456 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.723      ;
; 1.492 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.760      ;
; 1.500 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.768      ;
; 1.503 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.771      ;
; 1.514 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.514 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.782      ;
; 1.546 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.814      ;
; 1.559 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.827      ;
; 1.575 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.845      ;
; 1.575 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.845      ;
; 1.579 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.849      ;
; 1.595 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.863      ;
; 1.610 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.878      ;
; 1.625 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.893      ;
; 1.627 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.895      ;
; 1.627 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.895      ;
; 1.629 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.899      ;
; 1.629 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.899      ;
; 1.633 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.903      ;
; 1.683 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.950      ;
; 1.684 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.951      ;
; 1.684 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.951      ;
; 1.684 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.951      ;
; 1.686 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.953      ;
; 1.704 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.972      ;
; 1.720 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.987      ;
; 1.740 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.008      ;
; 1.749 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.017      ;
; 1.750 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.018      ;
; 1.765 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.032      ;
; 1.765 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.033      ;
; 1.779 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.047      ;
; 1.844 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.111      ;
; 1.845 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.112      ;
; 1.861 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.128      ;
; 1.863 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.131      ;
; 1.870 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.137      ;
; 1.870 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.138      ;
; 1.897 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.164      ;
; 1.900 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.168      ;
; 1.903 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.171      ;
; 1.914 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.182      ;
; 1.919 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.187      ;
; 1.924 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.191      ;
; 1.940 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.207      ;
; 1.940 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.207      ;
; 1.944 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.211      ;
; 1.950 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.217      ;
; 1.951 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.218      ;
; 1.951 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.218      ;
; 1.952 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.219      ;
; 1.965 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.233      ;
; 1.972 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.240      ;
; 1.983 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.251      ;
; 1.995 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.263      ;
; 2.006 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.273      ;
; 2.013 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.280      ;
; 2.026 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.294      ;
; 2.030 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.297      ;
; 2.031 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.298      ;
; 2.031 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.298      ;
; 2.033 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.301      ;
; 2.034 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.301      ;
; 2.045 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.312      ;
; 2.046 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.313      ;
; 2.048 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.315      ;
; 2.052 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.320      ;
; 2.058 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.323      ;
; 2.062 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.327      ;
; 2.066 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.333      ;
; 2.081 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.348      ;
; 2.085 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.353      ;
; 2.090 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.358      ;
; 2.103 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 2.368      ;
; 2.120 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.387      ;
; 2.139 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.407      ;
; 2.140 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.407      ;
; 2.145 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.412      ;
; 2.147 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.415      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 36.202 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; 9.594  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19.662 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.202 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.482      ;
; 36.218 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.466      ;
; 36.255 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.429      ;
; 36.271 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.413      ;
; 36.569 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.115      ;
; 36.585 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 3.099      ;
; 36.594 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 3.087      ;
; 36.610 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 3.071      ;
; 36.738 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.943      ;
; 36.754 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.927      ;
; 36.801 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.879      ;
; 36.817 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.863      ;
; 36.901 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.780      ;
; 36.917 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.764      ;
; 36.937 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.747      ;
; 36.953 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.731      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.954 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.726      ;
; 36.983 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.701      ;
; 36.999 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.685      ;
; 37.001 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.683      ;
; 37.002 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.682      ;
; 37.003 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.681      ;
; 37.004 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.680      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.007 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.673      ;
; 37.014 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.666      ;
; 37.016 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.664      ;
; 37.020 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.663      ;
; 37.030 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.650      ;
; 37.054 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.630      ;
; 37.055 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.629      ;
; 37.056 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.628      ;
; 37.057 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.627      ;
; 37.062 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.618      ;
; 37.064 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.616      ;
; 37.065 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.615      ;
; 37.073 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.610      ;
; 37.080 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.600      ;
; 37.081 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.599      ;
; 37.101 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.583      ;
; 37.101 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.583      ;
; 37.101 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.583      ;
; 37.102 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.582      ;
; 37.126 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.554      ;
; 37.142 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.538      ;
; 37.149 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.531      ;
; 37.154 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.530      ;
; 37.154 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.530      ;
; 37.154 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.530      ;
; 37.155 ; vga_timing:inst|hcounter[3] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.529      ;
; 37.161 ; vga_timing:inst|hcounter[4] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.519      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.189 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.491      ;
; 37.200 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.480      ;
; 37.216 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.464      ;
; 37.224 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.456      ;
; 37.233 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|hcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.447      ;
; 37.334 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.346      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[9] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.346 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[8] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.331      ;
; 37.350 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.036     ; 2.330      ;
; 37.368 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.316      ;
; 37.369 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.315      ;
; 37.370 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.314      ;
; 37.371 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.032     ; 2.313      ;
; 37.372 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_sync_out ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.039     ; 2.305      ;
; 37.387 ; vga_timing:inst|hcounter[5] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.033     ; 2.296      ;
; 37.393 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.288      ;
; 37.394 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.287      ;
; 37.395 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.286      ;
; 37.396 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 39.729       ; -0.035     ; 2.285      ;
+--------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.398 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.470 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.494 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.614      ;
; 0.536 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.549 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.551 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.672      ;
; 0.624 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.744      ;
; 0.625 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.745      ;
; 0.642 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.650 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.650 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.770      ;
; 0.654 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.673 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.793      ;
; 0.676 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.680 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.800      ;
; 0.686 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.806      ;
; 0.689 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.809      ;
; 0.695 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.815      ;
; 0.698 ; vga_timing:inst|hcounter[1] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.819      ;
; 0.706 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.829      ;
; 0.706 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.829      ;
; 0.710 ; vga_timing:inst|hcounter[6] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.833      ;
; 0.711 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.832      ;
; 0.714 ; vga_timing:inst|hcounter[0] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.835      ;
; 0.728 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.848      ;
; 0.739 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.745 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.865      ;
; 0.745 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.868      ;
; 0.745 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.868      ;
; 0.746 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.866      ;
; 0.749 ; vga_timing:inst|hcounter[9] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.872      ;
; 0.767 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.887      ;
; 0.767 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.887      ;
; 0.768 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.888      ;
; 0.768 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.888      ;
; 0.769 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.889      ;
; 0.773 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.893      ;
; 0.776 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.896      ;
; 0.784 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.904      ;
; 0.786 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.906      ;
; 0.789 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.796 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.916      ;
; 0.798 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.918      ;
; 0.806 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.926      ;
; 0.809 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.929      ;
; 0.811 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.931      ;
; 0.842 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.962      ;
; 0.843 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.963      ;
; 0.852 ; vga_timing:inst|vcounter[7] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.972      ;
; 0.861 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.981      ;
; 0.863 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.984      ;
; 0.866 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.987      ;
; 0.867 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.987      ;
; 0.869 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.989      ;
; 0.869 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.989      ;
; 0.873 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.993      ;
; 0.873 ; vga_timing:inst|vcounter[8] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.994      ;
; 0.876 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.996      ;
; 0.877 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.997      ;
; 0.877 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.997      ;
; 0.878 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[0]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.998      ;
; 0.879 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.999      ;
; 0.879 ; vga_timing:inst|vcounter[9] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.999      ;
; 0.881 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.001      ;
; 0.882 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.002      ;
; 0.891 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.011      ;
; 0.908 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.028      ;
; 0.910 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.030      ;
; 0.912 ; vga_timing:inst|vcounter[1] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.032      ;
; 0.916 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.036      ;
; 0.921 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|horizontal_coord[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.039      ;
; 0.923 ; vga_timing:inst|vcounter[3] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.043      ;
; 0.929 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vertical_sync_out   ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.049      ;
; 0.930 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.050      ;
; 0.931 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.051      ;
; 0.932 ; vga_timing:inst|vcounter[5] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.052      ;
; 0.937 ; vga_timing:inst|hcounter[8] ; vga_timing:inst|hcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.058      ;
; 0.938 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|display_on          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.058      ;
; 0.942 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[2]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.062      ;
; 0.942 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[1]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.062      ;
; 0.943 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[9]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.063      ;
; 0.945 ; vga_timing:inst|vcounter[4] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.065      ;
; 0.948 ; vga_timing:inst|hcounter[7] ; vga_timing:inst|hcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.069      ;
; 0.948 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.068      ;
; 0.972 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[3]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.090      ;
; 0.974 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[7]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.975 ; vga_timing:inst|hcounter[2] ; vga_timing:inst|hcounter[4]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.093      ;
; 0.979 ; vga_timing:inst|vcounter[2] ; vga_timing:inst|vcounter[6]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.099      ;
; 0.988 ; vga_timing:inst|vcounter[6] ; vga_timing:inst|vcounter[5]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.108      ;
; 0.989 ; vga_timing:inst|vcounter[0] ; vga_timing:inst|vcounter[8]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.109      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 31.559 ; 0.186 ; N/A      ; N/A     ; 9.594               ;
;  Clock                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 31.559 ; 0.186 ; N/A      ; N/A     ; 19.582              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock                                             ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Red           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; H_SYNC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_SYNC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Red           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Green         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; Blue          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Red           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Green         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; Blue          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Red           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Green         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; Blue          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; H_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; V_SYNC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1566     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1566     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Clock                                             ; Clock                                             ; Base      ; Constrained ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Blue        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Green       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; H_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Red         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; V_SYNC      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition
    Info: Processing started: Mon Aug 30 11:34:39 2021
Info: Command: quartus_sta VGAOSST -c VGAOSST
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGAOSST.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name Clock Clock
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 31.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.559               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 Clock 
    Info (332119):    19.582               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 32.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    32.093               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 Clock 
    Info (332119):    19.582               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.202               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 Clock 
    Info (332119):    19.662               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Mon Aug 30 11:34:40 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


