<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - top/scr1_dp_memory.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">top</a> - scr1_dp_memory.sv<span style="font-size: 80%;"> (source / <a href="scr1_dp_memory.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">100.0&nbsp;%</td>
            <td class="headerCovTableEntry">10</td>
            <td class="headerCovTableEntry">10</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2020. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_dp_memory.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Dual-port synchronous memory with byte enable inputs</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : </span>
<span id="L8"><span class="lineNum">       8</span>              : `ifdef SCR1_TCM_EN</span>
<span id="L9"><span class="lineNum">       9</span>              : module scr1_dp_memory</span>
<span id="L10"><span class="lineNum">      10</span>              : #(</span>
<span id="L11"><span class="lineNum">      11</span>              :     parameter SCR1_WIDTH    = 32,</span>
<span id="L12"><span class="lineNum">      12</span>              :     parameter SCR1_SIZE     = `SCR1_IMEM_AWIDTH'h00010000,</span>
<span id="L13"><span class="lineNum">      13</span>              :     parameter SCR1_NBYTES   = SCR1_WIDTH / 8</span>
<span id="L14"><span class="lineNum">      14</span>              : )</span>
<span id="L15"><span class="lineNum">      15</span>              : (</span>
<span id="L16"><span class="lineNum">      16</span>              :     input   logic                           clk,</span>
<span id="L17"><span class="lineNum">      17</span>              :     // Port A</span>
<span id="L18"><span class="lineNum">      18</span>              :     input   logic                           rena,</span>
<span id="L19"><span class="lineNum">      19</span>              :     input   logic [$clog2(SCR1_SIZE)-1:2]   addra,</span>
<span id="L20"><span class="lineNum">      20</span>              :     output  logic [SCR1_WIDTH-1:0]          qa,</span>
<span id="L21"><span class="lineNum">      21</span>              :     // Port B</span>
<span id="L22"><span class="lineNum">      22</span>              :     input   logic                           renb,</span>
<span id="L23"><span class="lineNum">      23</span>              :     input   logic                           wenb,</span>
<span id="L24"><span class="lineNum">      24</span>              :     input   logic [SCR1_NBYTES-1:0]         webb,</span>
<span id="L25"><span class="lineNum">      25</span>              :     input   logic [$clog2(SCR1_SIZE)-1:2]   addrb,</span>
<span id="L26"><span class="lineNum">      26</span>              :     input   logic [SCR1_WIDTH-1:0]          datab,</span>
<span id="L27"><span class="lineNum">      27</span>              :     output  logic [SCR1_WIDTH-1:0]          qb</span>
<span id="L28"><span class="lineNum">      28</span>              : );</span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              : `ifdef SCR1_TRGT_FPGA_INTEL</span>
<span id="L31"><span class="lineNum">      31</span>              : //-------------------------------------------------------------------------------</span>
<span id="L32"><span class="lineNum">      32</span>              : // Local signal declaration</span>
<span id="L33"><span class="lineNum">      33</span>              : //-------------------------------------------------------------------------------</span>
<span id="L34"><span class="lineNum">      34</span>              :  `ifdef SCR1_TRGT_FPGA_INTEL_MAX10</span>
<span id="L35"><span class="lineNum">      35</span>              : (* ramstyle = &quot;M9K&quot; *)    logic [SCR1_NBYTES-1:0][7:0]  memory_array  [0:(SCR1_SIZE/SCR1_NBYTES)-1];</span>
<span id="L36"><span class="lineNum">      36</span>              :  `elsif SCR1_TRGT_FPGA_INTEL_ARRIAV</span>
<span id="L37"><span class="lineNum">      37</span>              : (* ramstyle = &quot;M10K&quot; *)   logic [SCR1_NBYTES-1:0][7:0]  memory_array  [0:(SCR1_SIZE/SCR1_NBYTES)-1];</span>
<span id="L38"><span class="lineNum">      38</span>              :  `endif</span>
<span id="L39"><span class="lineNum">      39</span>              : logic [3:0] wenbb;</span>
<span id="L40"><span class="lineNum">      40</span>              : //-------------------------------------------------------------------------------</span>
<span id="L41"><span class="lineNum">      41</span>              : // Port B memory behavioral description</span>
<span id="L42"><span class="lineNum">      42</span>              : //-------------------------------------------------------------------------------</span>
<span id="L43"><span class="lineNum">      43</span>              : assign wenbb = {4{wenb}} &amp; webb;</span>
<span id="L44"><span class="lineNum">      44</span>              : always_ff @(posedge clk) begin</span>
<span id="L45"><span class="lineNum">      45</span>              :     if (wenb) begin</span>
<span id="L46"><span class="lineNum">      46</span>              :         if (wenbb[0]) begin</span>
<span id="L47"><span class="lineNum">      47</span>              :             memory_array[addrb][0] &lt;= datab[0+:8];</span>
<span id="L48"><span class="lineNum">      48</span>              :         end</span>
<span id="L49"><span class="lineNum">      49</span>              :         if (wenbb[1]) begin</span>
<span id="L50"><span class="lineNum">      50</span>              :             memory_array[addrb][1] &lt;= datab[8+:8];</span>
<span id="L51"><span class="lineNum">      51</span>              :         end</span>
<span id="L52"><span class="lineNum">      52</span>              :         if (wenbb[2]) begin</span>
<span id="L53"><span class="lineNum">      53</span>              :             memory_array[addrb][2] &lt;= datab[16+:8];</span>
<span id="L54"><span class="lineNum">      54</span>              :         end</span>
<span id="L55"><span class="lineNum">      55</span>              :         if (wenbb[3]) begin</span>
<span id="L56"><span class="lineNum">      56</span>              :             memory_array[addrb][3] &lt;= datab[24+:8];</span>
<span id="L57"><span class="lineNum">      57</span>              :         end</span>
<span id="L58"><span class="lineNum">      58</span>              :     end</span>
<span id="L59"><span class="lineNum">      59</span>              :     qb &lt;= memory_array[addrb];</span>
<span id="L60"><span class="lineNum">      60</span>              : end</span>
<span id="L61"><span class="lineNum">      61</span>              : //-------------------------------------------------------------------------------</span>
<span id="L62"><span class="lineNum">      62</span>              : // Port A memory behavioral description</span>
<span id="L63"><span class="lineNum">      63</span>              : //-------------------------------------------------------------------------------</span>
<span id="L64"><span class="lineNum">      64</span>              : always_ff @(posedge clk) begin</span>
<span id="L65"><span class="lineNum">      65</span>              :     qa &lt;= memory_array[addra];</span>
<span id="L66"><span class="lineNum">      66</span>              : end</span>
<span id="L67"><span class="lineNum">      67</span>              : </span>
<span id="L68"><span class="lineNum">      68</span>              : `else // SCR1_TRGT_FPGA_INTEL</span>
<span id="L69"><span class="lineNum">      69</span>              : </span>
<span id="L70"><span class="lineNum">      70</span>              : // CASE: OTHERS - SCR1_TRGT_FPGA_XILINX, SIMULATION, ASIC etc</span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span>              : localparam int unsigned RAM_SIZE_WORDS = SCR1_SIZE/SCR1_NBYTES;</span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              : //-------------------------------------------------------------------------------</span>
<span id="L75"><span class="lineNum">      75</span>              : // Local signal declaration</span>
<span id="L76"><span class="lineNum">      76</span>              : //-------------------------------------------------------------------------------</span>
<span id="L77"><span class="lineNum">      77</span>              :  `ifdef SCR1_TRGT_FPGA_XILINX</span>
<span id="L78"><span class="lineNum">      78</span>              : (* ram_style = &quot;block&quot; *)  logic  [SCR1_WIDTH-1:0]  ram_block  [RAM_SIZE_WORDS-1:0];</span>
<span id="L79"><span class="lineNum">      79</span>              :  `else  // ASIC or SIMULATION</span>
<span id="L80"><span class="lineNum">      80</span>              : logic  [SCR1_WIDTH-1:0]  ram_block  [RAM_SIZE_WORDS-1:0];</span>
<span id="L81"><span class="lineNum">      81</span>              :  `endif</span>
<span id="L82"><span class="lineNum">      82</span>              : //-------------------------------------------------------------------------------</span>
<span id="L83"><span class="lineNum">      83</span>              : // Port A memory behavioral description</span>
<span id="L84"><span class="lineNum">      84</span>              : //-------------------------------------------------------------------------------</span>
<span id="L85"><span class="lineNum">      85</span> <span class="tlaGNC tlaBgGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L86"><span class="lineNum">      86</span> <span class="tlaGNC">      841795 :     if (rena) begin</span></span>
<span id="L87"><span class="lineNum">      87</span> <span class="tlaGNC">      442478 :         qa &lt;= ram_block[addra];</span></span>
<span id="L88"><span class="lineNum">      88</span>              :     end</span>
<span id="L89"><span class="lineNum">      89</span>              : end</span>
<span id="L90"><span class="lineNum">      90</span>              : </span>
<span id="L91"><span class="lineNum">      91</span>              : //-------------------------------------------------------------------------------</span>
<span id="L92"><span class="lineNum">      92</span>              : // Port B memory behavioral description</span>
<span id="L93"><span class="lineNum">      93</span>              : //-------------------------------------------------------------------------------</span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">     2568546 : always_ff @(posedge clk) begin</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">      115702 :     if (wenb) begin</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaGNC">       57851 :         for (int i=0; i&lt;SCR1_NBYTES; i++) begin</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaGNC">       17781 :             if (webb[i]) begin</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaGNC">      213623 :                 ram_block[addrb][i*8 +: 8] &lt;= datab[i*8 +: 8];</span></span>
<span id="L99"><span class="lineNum">      99</span>              :             end</span>
<span id="L100"><span class="lineNum">     100</span>              :         end</span>
<span id="L101"><span class="lineNum">     101</span>              :     end</span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaGNC">      168050 :     if (renb) begin</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaGNC">       84025 :         qb &lt;= ram_block[addrb];</span></span>
<span id="L104"><span class="lineNum">     104</span>              :     end</span>
<span id="L105"><span class="lineNum">     105</span>              : end</span>
<span id="L106"><span class="lineNum">     106</span>              : </span>
<span id="L107"><span class="lineNum">     107</span>              : `endif // SCR1_TRGT_FPGA_INTEL</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              : endmodule : scr1_dp_memory</span>
<span id="L110"><span class="lineNum">     110</span>              : </span>
<span id="L111"><span class="lineNum">     111</span>              : `endif // SCR1_TCM_EN</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
