# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/behavioural_modelling/full_subtractor/fullsub.mpf
# Loading project fullsub
vsim -voptargs=+acc work.tb_fullsub
# vsim -voptargs="+acc" work.tb_fullsub 
# Start time: 23:43:40 on Jan 18,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_fullsub(fast)
# Loading work.dut_fullsub(fast)
add wave -position insertpoint  \
sim:/tb_fullsub/a \
sim:/tb_fullsub/b \
sim:/tb_fullsub/c \
sim:/tb_fullsub/barrow \
sim:/tb_fullsub/diff \
sim:/tb_fullsub/j
run
# Compile of fullsub.v was successful.
vsim -voptargs=+acc work.tb_fullsub
# End time: 23:44:40 on Jan 18,2023, Elapsed time: 0:01:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_fullsub 
# Start time: 23:44:40 on Jan 18,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_fullsub(fast)
# Loading work.dut_fullsub(fast)
add wave -position insertpoint  \
sim:/tb_fullsub/a \
sim:/tb_fullsub/b \
sim:/tb_fullsub/c \
sim:/tb_fullsub/barrow \
sim:/tb_fullsub/diff \
sim:/tb_fullsub/j
run
# End time: 23:44:56 on Jan 18,2023, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
