/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az18-283
+ date
Fri Mar 12 06:11:24 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615529484
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[29323,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az18-283

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 12 2021 (06:03:39)
Run date:          Mar 12 2021 (06:11:25+0000)
Run host:          fv-az18-283.hivitbtesgju5fnoynm1ld3t0e.cx.internal.cloudapp.net (pid=7090)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az18-283
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=458f28ad-eaab-4344-85c8-0027dc40dfd5, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az18-283, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00316923 sec
      iterations=10000000... time=0.031813 sec
      iterations=100000000... time=0.312588 sec
      iterations=400000000... time=1.23924 sec
      iterations=400000000... time=0.942339 sec
      result: 2.69452 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00339363 sec
      iterations=10000000... time=0.0346537 sec
      iterations=100000000... time=0.334931 sec
      iterations=300000000... time=1.01881 sec
      result: 9.42274 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00203132 sec
      iterations=10000000... time=0.0197032 sec
      iterations=100000000... time=0.198088 sec
      iterations=600000000... time=1.15504 sec
      result: 8.31138 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.39449 sec
      iterations=3... time=1.17877 sec
      result: 2.73271 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149501 sec
      iterations=10000... time=0.00148571 sec
      iterations=100000... time=0.0155933 sec
      iterations=1000000... time=0.151676 sec
      iterations=7000000... time=1.10554 sec
      result: 1.57934 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000499504 sec
      iterations=10000... time=0.00492475 sec
      iterations=100000... time=0.0464547 sec
      iterations=1000000... time=0.475738 sec
      iterations=2000000... time=0.952723 sec
      iterations=4000000... time=1.91951 sec
      result: 4.79877 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00700376 sec
      iterations=10000... time=0.0633596 sec
      iterations=100000... time=0.565852 sec
      iterations=200000... time=1.26672 sec
      result: 63.3361 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0107469 sec
      iterations=10000... time=0.10351 sec
      iterations=100000... time=1.13702 sec
      result: 113.702 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.9901e-05 sec
      iterations=1000... time=0.000308303 sec
      iterations=10000... time=0.00297183 sec
      iterations=100000... time=0.0299189 sec
      iterations=1000000... time=0.312509 sec
      iterations=4000000... time=1.24892 sec
      result: 78.711 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6e-06 sec
      iterations=10... time=4.3e-05 sec
      iterations=100... time=0.000460604 sec
      iterations=1000... time=0.00460534 sec
      iterations=10000... time=0.0428994 sec
      iterations=100000... time=0.442941 sec
      iterations=200000... time=0.896559 sec
      iterations=400000... time=1.77246 sec
      result: 44.3695 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.000883909 sec
      iterations=10... time=0.00837418 sec
      iterations=100... time=0.0815021 sec
      iterations=1000... time=0.998923 sec
      iterations=2000... time=1.95902 sec
      result: 24.0865 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.103158 sec
      iterations=10... time=0.995532 sec
      iterations=20... time=1.95517 sec
      result: 10.9836 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.2e-06 sec
      iterations=10000... time=3.0801e-05 sec
      iterations=100000... time=0.000298602 sec
      iterations=1000000... time=0.00331413 sec
      iterations=10000000... time=0.0303999 sec
      iterations=100000000... time=0.311962 sec
      iterations=400000000... time=1.25802 sec
      result: 0.39313 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.06e-05 sec
      iterations=10000... time=0.000181502 sec
      iterations=100000... time=0.00184292 sec
      iterations=1000000... time=0.0185965 sec
      iterations=10000000... time=0.190653 sec
      iterations=60000000... time=1.13737 sec
      result: 2.36951 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=5.7301e-05 sec
      iterations=10000... time=0.000316403 sec
      iterations=100000... time=0.00325343 sec
      iterations=1000000... time=0.0403997 sec
      iterations=10000000... time=0.420931 sec
      iterations=30000000... time=1.13628 sec
      result: 4.73452 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000202202 sec
      iterations=10000... time=0.00151381 sec
      iterations=100000... time=0.0127408 sec
      iterations=1000000... time=0.131886 sec
      iterations=8000000... time=1.08445 sec
      result: 16.9445 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=6.4e-06 sec
      iterations=100... time=6.03e-05 sec
      iterations=1000... time=0.000559906 sec
      iterations=10000... time=0.00609395 sec
      iterations=100000... time=0.0598953 sec
      iterations=1000000... time=0.614375 sec
      iterations=2000000... time=1.25506 sec
      result: 39.163 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.4e-06 sec
      iterations=10... time=0.00278112 sec
      iterations=100... time=0.000835607 sec
      iterations=1000... time=0.00830228 sec
      iterations=10000... time=0.082058 sec
      iterations=100000... time=0.846114 sec
      iterations=200000... time=1.66264 sec
      result: 23.6502 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00189132 sec
      iterations=10... time=0.0162116 sec
      iterations=100... time=0.138295 sec
      iterations=800... time=0.969167 sec
      iterations=1600... time=2.04759 sec
      result: 18.4357 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.188734 sec
      iterations=6... time=1.05735 sec
      result: 6.09299 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0674193 sec
      iterations=10... time=0.701266 sec
      iterations=20... time=1.43268 sec
      result: 14.9893 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.89e-05 sec
      iterations=10... time=0.000211302 sec
      iterations=100... time=0.00215442 sec
      iterations=1000... time=0.0217084 sec
      iterations=10000... time=0.224526 sec
      iterations=50000... time=1.08273 sec
      result: 0.0797979 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=0.000123601 sec
      iterations=10... time=0.000740407 sec
      iterations=100... time=0.00759607 sec
      iterations=1000... time=0.0777565 sec
      iterations=10000... time=0.794643 sec
      iterations=20000... time=1.56896 sec
      result: 0.155096 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00480204 sec
      iterations=10... time=0.0439478 sec
      iterations=100... time=0.430724 sec
      iterations=300... time=1.29444 sec
      result: 0.343364 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.184669 sec
      iterations=6... time=1.12673 sec
      result: 0.356378 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00303648 sec
      iterations=10000000... time=0.0324139 sec
      iterations=100000000... time=0.315208 sec
      iterations=300000000... time=0.948908 sec
      iterations=600000000... time=1.86615 sec
      iterations=600000000... time=1.39409 sec
      result: 2.54206 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00335058 sec
      iterations=10000000... time=0.0343354 sec
      iterations=100000000... time=0.348567 sec
      iterations=300000000... time=1.03337 sec
      result: 9.29 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00197352 sec
      iterations=10000000... time=0.0197259 sec
      iterations=100000000... time=0.197184 sec
      iterations=600000000... time=1.16889 sec
      result: 8.21292 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.196696 sec
      iterations=6... time=1.2021 sec
      result: 5.35932 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000161852 sec
      iterations=10000... time=0.00155076 sec
      iterations=100000... time=0.0161849 sec
      iterations=1000000... time=0.154226 sec
      iterations=7000000... time=1.09629 sec
      result: 1.56613 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000537955 sec
      iterations=10000... time=0.00524475 sec
      iterations=100000... time=0.0537114 sec
      iterations=1000000... time=0.514579 sec
      iterations=2000000... time=1.02952 sec
      result: 5.14762 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00669101 sec
      iterations=10000... time=0.062214 sec
      iterations=100000... time=0.666226 sec
      iterations=200000... time=1.21391 sec
      result: 60.6957 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0106772 sec
      iterations=10000... time=0.100635 sec
      iterations=100000... time=1.13638 sec
      result: 113.638 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.985e-05 sec
      iterations=1000... time=0.000294503 sec
      iterations=10000... time=0.00294798 sec
      iterations=100000... time=0.0297517 sec
      iterations=1000000... time=0.304744 sec
      iterations=4000000... time=1.21953 sec
      result: 80.6079 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=6.45e-06 sec
      iterations=10... time=4.9551e-05 sec
      iterations=100... time=0.000503604 sec
      iterations=1000... time=0.00515705 sec
      iterations=10000... time=0.0514255 sec
      iterations=100000... time=0.515387 sec
      iterations=200000... time=1.01423 sec
      result: 38.7698 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00137861 sec
      iterations=10... time=0.00941193 sec
      iterations=100... time=0.101572 sec
      iterations=1000... time=0.977459 sec
      iterations=2000... time=2.03729 sec
      result: 23.1611 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0978426 sec
      iterations=10... time=1.11557 sec
      result: 9.62503 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=1.56e-05 sec
      iterations=10000... time=3.025e-05 sec
      iterations=100000... time=0.000314503 sec
      iterations=1000000... time=0.00306813 sec
      iterations=10000000... time=0.0313773 sec
      iterations=100000000... time=0.306021 sec
      iterations=400000000... time=1.23862 sec
      result: 0.38707 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.2701e-05 sec
      iterations=10000... time=0.000259452 sec
      iterations=100000... time=0.00217457 sec
      iterations=1000000... time=0.0218335 sec
      iterations=10000000... time=0.221915 sec
      iterations=50000000... time=1.109 sec
      result: 2.77249 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=4.4251e-05 sec
      iterations=10000... time=0.000449404 sec
      iterations=100000... time=0.00409194 sec
      iterations=1000000... time=0.042145 sec
      iterations=10000000... time=0.439069 sec
      iterations=30000000... time=1.21327 sec
      result: 5.05528 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000257203 sec
      iterations=10000... time=0.00196772 sec
      iterations=100000... time=0.0176955 sec
      iterations=1000000... time=0.169932 sec
      iterations=6000000... time=0.921199 sec
      iterations=12000000... time=1.86074 sec
      result: 19.3827 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.1e-06 sec
      iterations=10... time=5.05e-06 sec
      iterations=100... time=4.5351e-05 sec
      iterations=1000... time=0.000499405 sec
      iterations=10000... time=0.00461224 sec
      iterations=100000... time=0.0522608 sec
      iterations=1000000... time=0.482666 sec
      iterations=2000000... time=0.961228 sec
      iterations=4000000... time=1.87027 sec
      result: 52.5614 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.3151e-05 sec
      iterations=100... time=0.00123151 sec
      iterations=1000... time=0.00823247 sec
      iterations=10000... time=0.0879747 sec
      iterations=100000... time=0.886241 sec
      iterations=200000... time=1.7197 sec
      result: 22.8654 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00310038 sec
      iterations=10... time=0.0206402 sec
      iterations=100... time=0.199615 sec
      iterations=600... time=1.17424 sec
      result: 12.0553 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.159194 sec
      iterations=7... time=1.08596 sec
      result: 6.92124 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.107181 sec
      iterations=10... time=1.04726 sec
      result: 10.2529 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=6e-06 sec
      iterations=10... time=3.26e-05 sec
      iterations=100... time=0.000270002 sec
      iterations=1000... time=0.00251752 sec
      iterations=10000... time=0.026047 sec
      iterations=100000... time=0.259997 sec
      iterations=400000... time=1.07276 sec
      result: 0.271823 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=2.00005e-05 sec
      iterations=10... time=0.000121801 sec
      iterations=100... time=0.00123711 sec
      iterations=1000... time=0.0127913 sec
      iterations=10000... time=0.121983 sec
      iterations=90000... time=1.17046 sec
      result: 0.448441 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00111921 sec
      iterations=10... time=0.0156917 sec
      iterations=100... time=0.116666 sec
      iterations=900... time=1.04338 sec
      result: 1.27795 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0493883 sec
      iterations=10... time=0.473289 sec
      iterations=20... time=0.998163 sec
      iterations=40... time=1.88463 sec
      result: 1.4204 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Mar 12 06:13:37 UTC 2021
+ echo Done.
Done.
  Elapsed time: 132.6 s
