;redcode
;assert 1
	SPL 0, <-22
	CMP -232, <-120
	MOV -1, <-26
	MOV -9, <-20
	DJN -1, @-20
	ADD 3, @202
	ADD 3, @202
	SPL <-170, 100
	SPL <-170, 100
	ADD 12, @10
	JMP -904, @-20
	ADD -1, <-20
	MOV @121, 106
	CMP @130, 9
	SLT 240, 50
	CMP @0, @2
	ADD 240, 50
	CMP @-170, 100
	SPL 1, @901
	SUB @124, -105
	MOV -9, <-20
	CMP @-170, 100
	ADD @121, 102
	SUB @124, -105
	SUB -904, <-20
	SPL -0, <-920
	SUB <610, 22
	SUB @-170, 100
	SUB @-122, 100
	CMP @0, @2
	SUB @0, @2
	CMP @0, @2
	SPL <124, -105
	JMP <-170, 100
	SUB @124, -105
	SUB -904, <-20
	JMZ -904, @-20
	SUB @-170, 100
	CMP #210, 2
	SUB @124, -105
	SUB -0, @-920
	SPL 500, <-121
	SUB -0, @-920
	CMP -232, <-120
	SUB @124, -105
	MOV -9, <-20
	SPL 0, <-22
	CMP -232, <-120
	MOV -1, <-26
	MOV -9, <-20
	DJN -1, @-20
	ADD 3, @202
	SUB @124, -105
	SPL <-170, 100
