

================================================================
== Vivado HLS Report for 'phasegen'
================================================================
* Date:           Mon Nov 27 23:30:13 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        phasegen
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.25|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    249|     98|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    168|
|Register         |        -|      -|    192|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    441|    266|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      1|      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+-----+----+------------+------------+
    |       Variable Name       | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_4_fu_179_p2         |     +    |      0|  101|  37|          32|          32|
    |r_V_1_fu_145_p2            |     +    |      0|   74|  28|          23|          21|
    |r_V_fu_128_p2              |     +    |      0|   74|  28|          23|          21|
    |outval_V_1_load_A          |    and   |      0|    0|   2|           1|           1|
    |outval_V_1_load_B          |    and   |      0|    0|   2|           1|           1|
    |outval_V_1_state_cmp_full  |   icmp   |      0|    0|   1|           2|           1|
    +---------------------------+----------+-------+-----+----+------------+------------+
    |Total                      |          |      0|  249|  98|          82|          77|
    +---------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  60|         11|    1|         11|
    |outval_V_1_data_out   |   9|          2|   32|         64|
    |outval_V_1_state      |  15|          3|    2|          6|
    |outval_V_TDATA_blk_n  |   9|          2|    1|          2|
    |params_V_Addr_A_orig  |  45|          8|   32|        256|
    |params_V_Din_A        |  21|          4|   32|        128|
    |params_V_WEN_A        |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 168|         32|  104|        475|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |currlayer_V_reg_226      |   3|   0|    3|          0|
    |currvoice_V_reg_213      |   3|   0|    3|          0|
    |outval_V_1_payload_A     |  32|   0|   32|          0|
    |outval_V_1_payload_B     |  32|   0|   32|          0|
    |outval_V_1_sel_rd        |   1|   0|    1|          0|
    |outval_V_1_sel_wr        |   1|   0|    1|          0|
    |outval_V_1_state         |   2|   0|    2|          0|
    |p_Val2_2_reg_249         |  32|   0|   32|          0|
    |p_Val2_3_reg_259         |  32|   0|   32|          0|
    |p_Val2_4_reg_264         |  32|   0|   32|          0|
    |params_V_addr_3_reg_254  |   6|   0|   10|          4|
    |r_V_1_reg_239            |   3|   0|   23|         20|
    |r_V_reg_234              |   3|   0|   23|         20|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 192|   0|  236|         44|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------+-----+-----+--------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_none |   phasegen   | return value |
|ap_rst_n         |  in |    1| ap_ctrl_none |   phasegen   | return value |
|outval_V_TDATA   | out |   32|     axis     |   outval_V   |    pointer   |
|outval_V_TVALID  | out |    1|     axis     |   outval_V   |    pointer   |
|outval_V_TREADY  |  in |    1|     axis     |   outval_V   |    pointer   |
|params_V_Addr_A  | out |   32|     bram     |   params_V   |     array    |
|params_V_EN_A    | out |    1|     bram     |   params_V   |     array    |
|params_V_WEN_A   | out |    4|     bram     |   params_V   |     array    |
|params_V_Din_A   | out |   32|     bram     |   params_V   |     array    |
|params_V_Dout_A  |  in |   32|     bram     |   params_V   |     array    |
|params_V_Clk_A   | out |    1|     bram     |   params_V   |     array    |
|params_V_Rst_A   | out |    1|     bram     |   params_V   |     array    |
+-----------------+-----+-----+--------------+--------------+--------------+

