// Seed: 4240006014
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    input tri id_5,
    input wire id_6,
    output wor id_7,
    input tri0 id_8,
    input tri id_9,
    input tri id_10,
    input wire id_11,
    input wire id_12,
    output wand id_13,
    input wand id_14,
    output wand id_15,
    input supply0 id_16,
    output supply1 id_17,
    output wire id_18,
    output supply0 id_19,
    input tri1 id_20,
    output wire id_21,
    output supply0 id_22,
    input supply0 id_23
);
  wire id_25 = (1);
  always_latch @(id_25);
  wire id_26;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    output tri0 id_3,
    output supply0 id_4
);
  wand id_6 = id_0;
  module_0(
      id_2,
      id_6,
      id_0,
      id_3,
      id_2,
      id_1,
      id_6,
      id_4,
      id_1,
      id_6,
      id_6,
      id_1,
      id_1,
      id_3,
      id_0,
      id_4,
      id_0,
      id_4,
      id_2,
      id_3,
      id_6,
      id_4,
      id_6,
      id_6
  );
  assign id_4 = 1'b0;
  wire id_7;
endmodule
