{"Source Block": ["miaow/scripts/xilinx/axi_slave_v1_0_S00_AXI.v@246:285@HdlStmProcess", "        executeState <= executeStateNext;\n        cycle_counter <= cycle_counter_next;\n      end\n    end\n\n    always @(*) begin\n      executeStateNext <= executeState;\n      cycle_counter_next <= cycle_counter;\n      executeStart <= 1'b0;\n      resultsReady <= 1'b0;\n      execute <= 1'b1;\n      case(executeState)\n        IDLE_STATE: begin\n          execute <= 1'b0;\n          if(slv_reg_wren && ~slv_reg_wren_buffer && axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 7'h00) begin\n            executeStart <= 1'b1;\n            executeStateNext <= EXECUTE_STATE;\n            cycle_counter_next <= 32'd0;\n          end\n        end\n        EXECUTE_STATE: begin\n          cycle_counter_next <= cycle_counter + 32'd1;\n          if(cu2dispatch_wf_done_in) begin\n            executeStateNext <= RESULT_STATE;\n          end\n        end\n        RESULT_STATE: begin\n          resultsReady <= 1'b1;\n          if(slv_reg_rden && axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 7'h00) begin\n            executeStateNext <= IDLE_STATE;\n          end\n        end\n        default: executeStateNext <= IDLE_STATE;\n      endcase\n    end\n\n    always @(*) begin\n      lsu2sgpr_dest_wr_en_reg <= 4'd0;\n      if(slv_reg_wren && ~slv_reg_wren_buffer && axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 7'h0A) begin\n        lsu2sgpr_dest_wr_en_reg <= 4'b1111;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[280, "    always @(*) begin\n"], [280, "      singleVectorWrEn_reg <= 4'd0;\n"], [280, "      if(slv_reg_wren && ~slv_reg_wren_buffer && axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 7'h75) begin\n"], [280, "        singleVectorWrEn_reg <= 4'b1111;\n"], [280, "      end\n"], [280, "    end\n"]]}}