v 20121123 2
C 16200 49300 1 0 0 3.3V-plus-1.sym
C 16300 48000 1 0 0 gnd-1.sym
C 14700 46200 1 0 0 3.3V-plus-1.sym
N 14300 49100 15800 49100 4
N 15800 47000 14300 47000 4
N 14300 46700 20000 46700 4
N 15300 47700 20000 47700 4
N 15300 45900 21300 45900 4
N 14500 45900 14500 47000 4
N 15600 45900 15600 48900 4
N 15700 47700 15700 48700 4
C 12900 49000 1 0 0 input-2.sym
{
T 13200 49000 5 10 1 1 0 0 1
net=A:1
T 13500 49700 5 10 0 0 0 0 1
device=none
T 13400 49100 5 10 0 1 0 7 1
value=INPUT
}
C 12900 46900 1 0 0 input-2.sym
{
T 13200 46900 5 10 1 1 0 0 1
net=B:1
T 13500 47600 5 10 0 0 0 0 1
device=none
T 13400 47000 5 10 0 1 0 7 1
value=INPUT
}
C 12900 46600 1 0 0 input-2.sym
{
T 13200 46600 5 10 1 1 0 0 1
net=C#:1
T 13500 47300 5 10 0 0 0 0 1
device=none
T 13400 46700 5 10 0 1 0 7 1
value=INPUT
}
C 19000 48800 1 0 0 output-2.sym
{
T 19300 48800 5 10 1 1 0 0 1
net=Q:1
T 19200 49500 5 10 0 0 0 0 1
device=none
T 19900 48900 5 10 0 1 0 1 1
value=OUTPUT
}
C 12300 47200 1 0 0 vdc-1.sym
{
T 13000 47850 5 10 1 1 0 0 1
refdes=V1
T 13000 48050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 13000 48250 5 10 0 0 0 0 1
footprint=none
T 13000 47650 5 10 1 1 0 0 1
value=DC 3.3V
}
C 9000 45400 1 0 0 vpulse-1.sym
{
T 9700 46050 5 10 1 1 0 0 1
refdes=VC
T 9700 46250 5 10 0 0 0 0 1
device=vpulse
T 9700 46450 5 10 0 0 0 0 1
footprint=none
T 9700 45850 5 10 1 1 0 0 1
value=pulse 0 3.3 40u 1u 1u 39u 80u
}
C 9000 47100 1 0 0 vpulse-1.sym
{
T 9700 47750 5 10 1 1 0 0 1
refdes=VB
T 9700 47950 5 10 0 0 0 0 1
device=vpulse
T 9700 48150 5 10 0 0 0 0 1
footprint=none
T 9700 47550 5 10 1 1 0 0 1
value=pulse 0 3.3 20u 1u 1u 39u 80u
}
C 9000 48700 1 0 0 vpulse-1.sym
{
T 9700 49350 5 10 1 1 0 0 1
refdes=VA
T 9700 49550 5 10 0 0 0 0 1
device=vpulse
T 9700 49750 5 10 0 0 0 0 1
footprint=none
T 9700 49150 5 10 1 1 0 0 1
value=pulse 0 3.3 10u 1u 1u 19u 40u
}
C 12500 46900 1 0 0 gnd-1.sym
C 12400 48400 1 0 0 3.3V-plus-1.sym
C 9300 49800 1 0 0 output-2.sym
{
T 9500 50500 5 10 0 0 0 0 1
device=none
T 10200 49900 5 10 0 1 0 1 1
value=OUTPUT
T 9600 49800 5 10 1 1 0 0 1
net=A:1
}
C 9300 48200 1 0 0 output-2.sym
{
T 9500 48900 5 10 0 0 0 0 1
device=none
T 10200 48300 5 10 0 1 0 1 1
value=OUTPUT
T 9600 48200 5 10 1 1 0 0 1
net=B:1
}
C 9300 46500 1 0 0 output-2.sym
{
T 9500 47200 5 10 0 0 0 0 1
device=none
T 10200 46600 5 10 0 1 0 1 1
value=OUTPUT
T 9600 46500 5 10 1 1 0 0 1
net=C#:1
}
N 9300 48700 8900 48700 4
N 8900 48700 8900 45400 4
N 8900 45400 9300 45400 4
N 9300 47100 8900 47100 4
C 9200 45100 1 0 0 gnd-1.sym
C 18400 49400 1 0 0 3.3V-plus-1.sym
C 18500 48100 1 0 0 gnd-1.sym
N 18000 49000 18000 46700 4
N 18000 49200 18000 49900 4
C 21000 47400 1 0 1 2n7002.sym
{
T 20900 48200 5 10 0 1 0 6 1
value=2N7002P
T 20500 48000 5 10 0 1 0 6 1
footprint=SOT23
T 19500 48000 5 10 0 1 0 6 1
device=NMOS
T 21100 47800 5 10 1 1 0 6 1
refdes=M3
}
C 20000 47400 1 0 0 2n7002.sym
{
T 20100 48200 5 10 0 1 0 0 1
value=2N7002P
T 20500 48000 5 10 0 1 0 0 1
footprint=SOT23
T 21500 48000 5 10 0 1 0 0 1
device=NMOS
T 19900 47800 5 10 1 1 0 0 1
refdes=M1
}
C 20000 46400 1 0 0 2n7002.sym
{
T 20100 47200 5 10 0 1 0 0 1
value=2N7002P
T 20500 47000 5 10 0 1 0 0 1
footprint=SOT23
T 21500 47000 5 10 0 1 0 0 1
device=NMOS
T 19900 46800 5 10 1 1 0 0 1
refdes=M2
}
C 21000 46400 1 0 1 2n7002.sym
{
T 20900 47200 5 10 0 1 0 6 1
value=2N7002P
T 20500 47000 5 10 0 1 0 6 1
footprint=SOT23
T 19500 47000 5 10 0 1 0 6 1
device=NMOS
T 21200 46900 5 10 1 1 0 6 1
refdes=M4
}
N 20600 46900 20400 46900 4
N 20400 47900 20600 47900 4
N 20400 46500 20600 46500 4
C 20600 47900 1 90 0 resistor-1.sym
{
T 20200 48200 5 10 0 0 90 0 1
device=RESISTOR
T 20300 48600 5 10 1 1 180 0 1
refdes=R1
T 20600 48300 5 10 1 1 0 0 1
value=3.3k
}
C 20300 48800 1 0 0 3.3V-plus-1.sym
C 20400 46200 1 0 0 gnd-1.sym
N 21000 46700 21700 46700 4
N 21700 46700 21700 49900 4
N 20500 47900 20800 48200 4
N 17000 49900 17000 48800 4
N 16800 48800 17000 48800 4
N 17000 49900 21700 49900 4
C 20800 48100 1 0 0 output-2.sym
{
T 21100 48100 5 10 1 1 0 0 1
net=Co:1
T 21000 48800 5 10 0 0 0 0 1
device=none
T 21700 48200 5 10 0 1 0 1 1
value=OUTPUT
}
N 20400 47500 20600 47500 4
N 21300 47700 21300 45900 4
C 15800 48300 1 0 0 andnand.sym
{
T 16350 48750 5 10 1 1 0 0 1
refdes=S3
}
N 15600 48900 15800 48900 4
N 15700 48700 15800 48700 4
C 18000 48400 1 0 0 nor1and.sym
{
T 18550 48850 5 10 1 1 0 0 1
refdes=S5
}
C 17000 48200 1 0 0 nor.sym
{
T 17300 48650 5 10 1 1 0 0 1
refdes=S4
}
N 17800 48700 18200 48700 4
N 17000 48600 17000 46700 4
C 17100 49200 1 0 0 3.3V-plus-1.sym
C 17200 47900 1 0 0 gnd-1.sym
C 14500 45600 1 0 0 not.sym
{
T 14750 45850 5 10 1 1 0 0 1
refdes=S2
}
C 14800 45300 1 0 0 gnd-1.sym
C 14700 48000 1 0 0 3.3V-plus-1.sym
C 14500 47400 1 0 0 not.sym
{
T 14750 47650 5 10 1 1 0 0 1
refdes=S1
}
C 14800 47100 1 0 0 gnd-1.sym
N 14500 47700 14500 49100 4
N 15800 47000 15800 48500 4
N 20500 47500 20500 46900 4
N 21300 47700 21000 47700 4
