

================================================================
== Vitis HLS Report for 'top_kernel'
================================================================
* Date:           Tue Feb 17 02:21:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.503 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4063389|  4063389|  40.634 ms|  40.634 ms|  4063390|  4063390|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                          |                                                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                         Instance                         |                     Module                     |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50     |top_kernel_Pipeline_load_in_VITIS_LOOP_88_1     |    65538|    65538|  0.655 ms|  0.655 ms|   65537|   65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_row_loop_col_loop_fu_58           |top_kernel_Pipeline_row_loop_col_loop           |   131075|   131075|  1.311 ms|  1.311 ms|  131074|  131074|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67  |top_kernel_Pipeline_store_out_VITIS_LOOP_163_3  |    65538|    65538|  0.655 ms|  0.655 ms|   65537|   65537|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- time_loop  |  3932310|  3932310|    131077|          -|          -|    30|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [top.cpp:95]   --->   Operation 6 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_load_in_VITIS_LOOP_88_1, i24 %A_in, i24 %mem_A"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln95 = store i5 0, i5 %t" [top.cpp:95]   --->   Operation 8 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln75 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [top.cpp:75]   --->   Operation 9 'spectopmodule' 'spectopmodule_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A_in"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %A_out"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (1.51ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_load_in_VITIS_LOOP_88_1, i24 %A_in, i24 %mem_A"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln95 = br void %row_loop" [top.cpp:95]   --->   Operation 15 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.36>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%t_1 = load i5 %t" [top.cpp:95]   --->   Operation 16 'load' 't_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln95 = icmp_eq  i5 %t_1, i5 30" [top.cpp:95]   --->   Operation 17 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.87ns)   --->   "%t_2 = add i5 %t_1, i5 1" [top.cpp:95]   --->   Operation 18 'add' 't_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %row_loop.split, void %for.inc176.preheader" [top.cpp:95]   --->   Operation 19 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i5 %t_1" [top.cpp:95]   --->   Operation 20 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln95 = call void @top_kernel_Pipeline_row_loop_col_loop, i1 %trunc_ln95, i24 %mem_B, i24 %mem_A" [top.cpp:95]   --->   Operation 21 'call' 'call_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln95 = store i5 %t_2, i5 %t" [top.cpp:95]   --->   Operation 22 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.48>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_store_out_VITIS_LOOP_163_3, i24 %A_out, i24 %mem_A"   --->   Operation 23 'call' 'call_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30" [top.cpp:95]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [top.cpp:95]   --->   Operation 25 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln95 = call void @top_kernel_Pipeline_row_loop_col_loop, i1 %trunc_ln95, i24 %mem_B, i24 %mem_A" [top.cpp:95]   --->   Operation 26 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln95 = br void %row_loop" [top.cpp:95]   --->   Operation 27 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.51>
ST_5 : Operation 28 [1/2] (1.51ns)   --->   "%call_ln0 = call void @top_kernel_Pipeline_store_out_VITIS_LOOP_163_3, i24 %A_out, i24 %mem_A"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln168 = ret" [top.cpp:168]   --->   Operation 29 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mem_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ mem_B]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                      (alloca           ) [ 011110]
store_ln95             (store            ) [ 000000]
spectopmodule_ln75     (spectopmodule    ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
specinterface_ln0      (specinterface    ) [ 000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000]
call_ln0               (call             ) [ 000000]
br_ln95                (br               ) [ 000000]
t_1                    (load             ) [ 000000]
icmp_ln95              (icmp             ) [ 000110]
t_2                    (add              ) [ 000000]
br_ln95                (br               ) [ 000000]
trunc_ln95             (trunc            ) [ 000010]
store_ln95             (store            ) [ 000000]
speclooptripcount_ln95 (speclooptripcount) [ 000000]
specloopname_ln95      (specloopname     ) [ 000000]
call_ln95              (call             ) [ 000000]
br_ln95                (br               ) [ 000000]
call_ln0               (call             ) [ 000000]
ret_ln168              (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mem_A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mem_B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_B"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_load_in_VITIS_LOOP_88_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_row_loop_col_loop"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_Pipeline_store_out_VITIS_LOOP_163_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="t_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="24" slack="0"/>
<pin id="53" dir="0" index="2" bw="24" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_top_kernel_Pipeline_row_loop_col_loop_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="24" slack="0"/>
<pin id="62" dir="0" index="3" bw="24" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln95/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="24" slack="0"/>
<pin id="70" dir="0" index="2" bw="24" slack="0"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln95_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="0"/>
<pin id="77" dir="0" index="1" bw="5" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="t_1_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="2"/>
<pin id="82" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_1/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="icmp_ln95_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="2" slack="0"/>
<pin id="86" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="t_2_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="trunc_ln95_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln95/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln95_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="2"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="t_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="115" class="1005" name="trunc_ln95_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln95 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="67" pin=2"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="80" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="80" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="104"><net_src comp="89" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="46" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="118"><net_src comp="95" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_out | {3 5 }
	Port: mem_A | {1 2 3 4 }
	Port: mem_B | {3 4 }
 - Input state : 
	Port: top_kernel : A_in | {1 2 }
	Port: top_kernel : mem_A | {3 4 5 }
	Port: top_kernel : mem_B | {3 4 }
  - Chain level:
	State 1
		store_ln95 : 1
	State 2
	State 3
		icmp_ln95 : 1
		t_2 : 1
		br_ln95 : 2
		trunc_ln95 : 1
		call_ln95 : 2
		store_ln95 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_top_kernel_Pipeline_load_in_VITIS_LOOP_88_1_fu_50  |    0    |    0    |  0.489  |   115   |   144   |    0    |
|   call   |      grp_top_kernel_Pipeline_row_loop_col_loop_fu_58     |    2    |    6    |  2.072  |   489   |   1054  |    0    |
|          | grp_top_kernel_Pipeline_store_out_VITIS_LOOP_163_3_fu_67 |    0    |    0    |  0.489  |   115   |   144   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                      icmp_ln95_fu_83                     |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                         t_2_fu_89                        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                     trunc_ln95_fu_95                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                          |    2    |    6    |   3.05  |   719   |   1366  |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|mem_A|   88   |    0   |    0   |    0   |
|mem_B|   88   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|   176  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     t_reg_105    |    5   |
|trunc_ln95_reg_115|    1   |
+------------------+--------+
|       Total      |    6   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_top_kernel_Pipeline_row_loop_col_loop_fu_58 |  p1  |   2  |   1  |    2   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |    2   ||  0.489  ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    6   |    3   |   719  |  1366  |    0   |
|   Memory  |   176  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    0   |    9   |    -   |
|  Register |    -   |    -   |    -   |    6   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   178  |    6   |    3   |   725  |  1375  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
