# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/new/Adder_3bi.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/D_FF.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab9.srcs/sources_1/new/Instruction_decoder.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab9.srcs/sources_1/new/MUX_2_to_1_3bit.vhd" \
"../../../../Lab9.srcs/sources_1/new/MUX_2_to_1_4bit.vhd" \
"../../../../Lab9.srcs/sources_1/new/MUX_8_to_1.vhd" \
"../../../../Lab9.srcs/sources_1/new/PROCESSOR.vhd" \
"../../../../Lab9.srcs/sources_1/new/Program_Counter.vhd" \
"../../../../Lab9.srcs/sources_1/new/Program_ROM.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Reg.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Register_bank.vhd" \
"../../../../Lab9.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../TB_PROCESSOR.vhd" \

# Do not sort compile order
nosort
