// Seed: 4080255131
module module_0 ();
  tri1 id_2;
  assign id_2 = id_1;
  wire id_3;
  wire id_4;
  final $display(1, 1'b0 == id_1);
endmodule
module module_1 (
    input tri1 id_0
    , id_11,
    input wor id_1,
    input tri id_2,
    output tri0 id_3,
    output logic id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    output tri1 id_8,
    input tri0 id_9
);
  always_ff @(posedge id_9) begin : LABEL_0
    id_4 <= id_11;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
