

================================================================
== Vitis HLS Report for 'example_Pipeline_VITIS_LOOP_41_1'
================================================================
* Date:           Tue Apr 18 09:57:27 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.376 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       86|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|      122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_73_p2   |         +|   0|  0|  25|          18|           1|
    |buff_d0             |         +|   0|  0|  39|          32|           7|
    |icmp_ln41_fu_67_p2  |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  86|          83|          42|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   18|         36|
    |i_fu_28                  |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   38|         76|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |buff_addr_reg_106        |  18|   0|   18|          0|
    |i_fu_28                  |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  example_Pipeline_VITIS_LOOP_41_1|  return value|
|size           |   in|   32|     ap_none|                              size|        scalar|
|buff_address0  |  out|   18|   ap_memory|                              buff|         array|
|buff_ce0       |  out|    1|   ap_memory|                              buff|         array|
|buff_we0       |  out|    1|   ap_memory|                              buff|         array|
|buff_d0        |  out|   32|   ap_memory|                              buff|         array|
|buff_address1  |  out|   18|   ap_memory|                              buff|         array|
|buff_ce1       |  out|    1|   ap_memory|                              buff|         array|
|buff_q1        |   in|   32|   ap_memory|                              buff|         array|
+---------------+-----+-----+------------+----------------------------------+--------------+

