#ifndef LA32R_CORE
#define LA32R_CORE

#include "la32r_common.hpp"
#include "la32r_csr.hpp"
#include "la32r_mmu.hpp"

#include <cassert>
#include <cstring>
#include <map>
#include <queue>
#include <unordered_map>

bool last_is_mem = false;
FILE *trace_file = fopen("test-set/golden_trace/cemu_golden_trace.txt", "w");

template <int nr_tlb_entry = 32> class la32r_core {
public:
  std::unordered_map<const char *, int> count_inst;
  int two_mem_count = 0;
  la32r_core(uint32_t core_id, memory_bus &bus, bool trace)
      : mmu(bus), csr(core_id, pc, mmu), trace(trace) {
    reset();
  }

  void reset() {
    idle = false;
    end = false;
    counter = 0;
    pc = 0x1c000000u;
    memset(GPR, 0, sizeof(GPR));
    mmu.reset();
    csr.reset();
    // count_inst.clear();
    // two_mem_count = 0;
  }

  uint32_t get_pc() { return pc; }

  void csr_cfg(uint32_t index, uint32_t value) { csr.write(index, value); }

  void reg_cfg(uint32_t index, uint32_t value) { GPR[index] = value; }

  void step(uint8_t ext_int = 0) { exec(ext_int); }

  void jump(uint32_t new_pc) { pc = new_pc; }

  bool is_end() { return end; }
  bool int_allow;
  bool difftest_mode;
  uint32_t j_cnt;
  uint32_t forward_branch;
  uint32_t forward_branch_taken;
  uint32_t backward_branch;
  uint32_t backward_branch_taken;
  uint32_t insret;
  uint32_t debug_wb_pc;
  uint8_t debug_wb_we;
  uint8_t debug_wb_wnum;
  uint32_t debug_wb_wdata;
  bool debug_wb_is_timer;
  std::queue<uint32_t> pc_trace;
  std::set<uint32_t> cache_op;

  void exec(uint8_t exc_int) {
    // int8_t _tmp;
    // auto _x = mmu.va_read(0xbfafe000, 4, (unsigned char *)&_tmp,
    //                       csr.get_cur_plv(),
    //                       csr.get_crmd_pg(),
    //                       csr.get_asid());
    // printf("%08x\n", *(uint32_t *)(unsigned char *)&_tmp);
    la32r_instr instr;
    la32r_exccode if_exc;
    uint32_t next_pc;
    bool cur_control_trans = false;
    bool ine = false;
    bool two_mem_signal = false;
    GPR[0] = 0;
    counter += 1;
    debug_wb_pc = pc;
    debug_wb_we = 0;
    debug_wb_wnum = 0;
    debug_wb_wdata = 0;
    debug_wb_is_timer = false;
    pc_trace.push(pc);
    while (pc_trace.size() > 16) {
      pc_trace.pop();
    }
    csr.pre_exec(exc_int);
    if (csr.need_trap()) {
      idle = false;
      goto ctrl_trans_and_exception;
    } else if (idle) {
      return;
    }
    if_exc = mmu.va_if(pc, (unsigned char *)&instr, csr.get_cur_plv(),
                       csr.get_crmd_pg(), csr.get_asid());
    if (if_exc.first != OK) {
      csr.raise_trap(if_exc, pc);
      goto ctrl_trans_and_exception;
    }
    switch (instr._i26.opcode) { // OPCODE.length == 6
    case JIRL:
      count_inst["JIRL"]++;
      cur_control_trans = true;
      next_pc = GPR[instr._2ri16.rj] + (instr._2ri16.i16 << 2);
      set_GPR(instr._2ri16.rd, pc + 4);
      break;
    case B:
      count_inst["B"]++;
      cur_control_trans = true;
      next_pc = pc + (cal_i26(instr._i26.i26_hi, instr._i26.i26_lo) << 2);
      break;
    case BL:
      count_inst["BL"]++;
      cur_control_trans = true;
      next_pc = pc + (cal_i26(instr._i26.i26_hi, instr._i26.i26_lo) << 2);
      set_GPR(1, pc + 4);
      break;
    case BEQ:
      count_inst["BEQ"]++;
      if (GPR[instr._2ri16.rj] == GPR[instr._2ri16.rd]) {
        cur_control_trans = true;
        next_pc = pc + (instr._2ri16.i16 << 2);
      }
      break;
    case BNE:
      count_inst["BNE"]++;
      if (GPR[instr._2ri16.rj] != GPR[instr._2ri16.rd]) {
        cur_control_trans = true;
        next_pc = pc + (instr._2ri16.i16 << 2);
      }
      break;
    case BLT:
      count_inst["BLT"]++;
      if (GPR[instr._2ri16.rj] < GPR[instr._2ri16.rd]) {
        cur_control_trans = true;
        next_pc = pc + (instr._2ri16.i16 << 2);
      }
      break;
    case BGE:
      count_inst["BGE"]++;
      if (GPR[instr._2ri16.rj] >= GPR[instr._2ri16.rd]) {
        cur_control_trans = true;
        next_pc = pc + (instr._2ri16.i16 << 2);
      }
      break;
    case BLTU:
      count_inst["BLTU"]++;
      if (static_cast<uint32_t>(GPR[instr._2ri16.rj]) <
          static_cast<uint32_t>(GPR[instr._2ri16.rd])) {
        cur_control_trans = true;
        next_pc = pc + (instr._2ri16.i16 << 2);
      }
      break;
    case BGEU:
      count_inst["BGEU"]++;
      if (static_cast<uint32_t>(GPR[instr._2ri16.rj]) >=
          static_cast<uint32_t>(GPR[instr._2ri16.rd])) {
        cur_control_trans = true;
        next_pc = pc + (instr._2ri16.i16 << 2);
      }
      break;
    default:
      switch (instr._1rsi20.opcode) { // OPCODE.length == 7
      case LU12I_W:
        count_inst["LU12I_W"]++;
        set_GPR(instr._1rsi20.rd, instr._1rsi20.si20 << 12);
        break;
      case PCADDU12I:
        count_inst["PCADDU12I"]++;
        set_GPR(instr._1rsi20.rd, pc + (instr._1rsi20.si20 << 12));
        break;
      default:
        switch (instr._2ri14.opcode) { // OPCODE.length == 8
        case CSR:
          if (csr.get_cur_plv() != plv0) {
            csr.raise_trap(std::make_pair(IPE, 0));
          } else {
            auto origin_val = csr.read(instr._2ri14.i14);
            switch (instr._2ri14.rj) {
            case RD: // csr read
              count_inst["CSRRD"]++;
              set_GPR(instr._2ri14.rd, origin_val);
              break;
            case WR: // csr write
              count_inst["CSRWR OR CSRXCHG"]++;
            default: // csr exchange
              auto mask = (instr._2ri14.rj == WR) ? ~0u : GPR[instr._2ri14.rj];
              auto write_val =
                  (GPR[instr._2ri14.rd] & mask) | (origin_val & ~mask);
              csr.write(instr._2ri14.i14, write_val);
              set_GPR(instr._2ri14.rd, origin_val);
              break;
            }
          }
          break;
        case LL_W: {
          count_inst["LL_W"]++;
          uint32_t temp;
          uint32_t va = GPR[instr._2ri14.rj] + (instr._2ri14.i14 << 2);
          la32r_exccode exc =
              mmu.va_read(va, 4, (unsigned char *)&temp, csr.get_cur_plv(),
                          csr.get_crmd_pg(), csr.get_asid());
          if (exc.first != OK) {
            csr.raise_trap(exc, va);
          } else {
            set_GPR(instr._2ri14.rd, temp);
            csr.set_llbit();
          }
          break;
        }
        case SC_W: {
          count_inst["SC_W"]++;
          uint32_t va = GPR[instr._2ri14.rj] + (instr._2ri14.i14 << 2);
          if (csr.get_llbit()) {
            la32r_exccode exc = mmu.va_write(
                va, 4, (unsigned char *)&GPR[instr._2ri14.rd],
                csr.get_cur_plv(), csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            } else {
              csr.clr_llbit();
              set_GPR(instr._2ri14.rd, 1);
            }
          } else {
            set_GPR(instr._2ri14.rd, 0);
          }
          break;
        }
        default:
          switch (instr._2ri12.opcode) { // OPCODE.length == 10
          case SLTI:
            count_inst["SLTI"]++;
            set_GPR(instr._2ri12.rd, GPR[instr._2ri12.rj] < instr._2ri12.i12);
            break;
          case SLTUI:
            count_inst["SLTUI"]++;
            set_GPR(instr._2ri12.rd,
                    static_cast<uint32_t>(GPR[instr._2ri12.rj]) <
                        static_cast<uint32_t>(instr._2ri12.i12));
            break;
          case ADDI_W:
            count_inst["ADDI_W"]++;
            set_GPR(instr._2ri12.rd, GPR[instr._2ri12.rj] + instr._2ri12.i12);
            break;
          case ANDI:
            count_inst["ANDI"]++;
            set_GPR(instr._2ri12.rd,
                    static_cast<uint32_t>(GPR[instr._2ri12.rj]) &
                        (static_cast<uint32_t>(instr._2ri12.i12) & 0xfff));
            break;
          case ORI:
            count_inst["ORI"]++;
            set_GPR(instr._2ri12.rd,
                    static_cast<uint32_t>(GPR[instr._2ri12.rj]) |
                        (static_cast<uint32_t>(instr._2ri12.i12) & 0xfff));
            break;
          case XORI:
            count_inst["XORI"]++;
            set_GPR(instr._2ri12.rd,
                    static_cast<uint32_t>(GPR[instr._2ri12.rj]) ^
                        (static_cast<uint32_t>(instr._2ri12.i12) & 0xfff));
            break;
          case CACOP:
            count_inst["CACOP"]++;
            if (csr.get_cur_plv() != plv0) {
              uint8_t code = instr._2ri12.rd;
              // "HIT Invalidate" is allowed in plv3
              if (csr.get_cur_plv() == plv3 && ((code >> 3) & 0b11) == 2) {
                // cemu does nothing, because cache is not implemented
              }
              csr.raise_trap(std::make_pair(IPE, 0));
            } else {
              // cemu does nothing, because cache is not implemented
            }
            break;
          case LD_B: {
            two_mem_signal = true;
            count_inst["LD_B"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            if (va == 0xbfafe000u)
              debug_wb_is_timer = true;
            int8_t temp;
            la32r_exccode exc =
                mmu.va_read(va, 1, (unsigned char *)&temp, csr.get_cur_plv(),
                            csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            } else {
              set_GPR(instr._2ri12.rd, static_cast<int32_t>(temp));
            }
            break;
          }
          case LD_H: {
            two_mem_signal = true;
            count_inst["LD_H"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            if (va == 0xbfafe000u)
              debug_wb_is_timer = true;
            int16_t temp;
            la32r_exccode exc =
                mmu.va_read(va, 2, (unsigned char *)&temp, csr.get_cur_plv(),
                            csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            } else {
              set_GPR(instr._2ri12.rd, static_cast<int32_t>(temp));
            }
            break;
          }
          case LD_W: {
            two_mem_signal = true;
            count_inst["LD_W"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            if (va == 0xbfafe000u)
              debug_wb_is_timer = true;
            int32_t temp;
            la32r_exccode exc =
                mmu.va_read(va, 4, (unsigned char *)&temp, csr.get_cur_plv(),
                            csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            } else {
              set_GPR(instr._2ri12.rd, temp);
            }
            break;
          }
          case ST_B: {
            two_mem_signal = true;
            count_inst["ST_B"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            la32r_exccode exc = mmu.va_write(
                va, 1, (unsigned char *)&GPR[instr._2ri12.rd],
                csr.get_cur_plv(), csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            }
            break;
          }
          case ST_H: {
            two_mem_signal = true;
            count_inst["ST_H"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            la32r_exccode exc = mmu.va_write(
                va, 2, (unsigned char *)&GPR[instr._2ri12.rd],
                csr.get_cur_plv(), csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            }
            break;
          }
          case ST_W: {
            two_mem_signal = true;
            count_inst["ST_W"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            la32r_exccode exc = mmu.va_write(
                va, 4, (unsigned char *)&GPR[instr._2ri12.rd],
                csr.get_cur_plv(), csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            }
            break;
          }
          case LD_BU: {
            two_mem_signal = true;
            count_inst["LD_BU"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            if (va == 0xbfafe000u)
              debug_wb_is_timer = true;
            uint8_t temp;
            la32r_exccode exc =
                mmu.va_read(va, 1, (unsigned char *)&temp, csr.get_cur_plv(),
                            csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            } else {
              set_GPR(instr._2ri12.rd, temp);
            }
            break;
          }
          case LD_HU: {
            two_mem_signal = true;
            count_inst["LD_HU"]++;
            uint32_t va = GPR[instr._2ri12.rj] + instr._2ri12.i12;
            if (va == 0xbfafe000u)
              debug_wb_is_timer = true;
            uint16_t temp;
            la32r_exccode exc =
                mmu.va_read(va, 2, (unsigned char *)&temp, csr.get_cur_plv(),
                            csr.get_crmd_pg(), csr.get_asid());
            if (exc.first != OK) {
              csr.raise_trap(exc, va);
            } else {
              set_GPR(instr._2ri12.rd, temp);
            }
            break;
          }
          case PRELD:
            count_inst["PRELD"]++;
            // cemu does nothing, because cache is not implemented
            break;
          default:
            switch (instr._3r.opcode) { // OPCODE.length == 17
            case ADD_W:
              count_inst["ADD_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] + GPR[instr._3r.rk]);
              break;
            case SUB_W:
              count_inst["SUB_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] - GPR[instr._3r.rk]);
              break;
            case SLT:
              count_inst["SLT"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] < GPR[instr._3r.rk]);
              break;
            case SLTU:
              count_inst["SLTU"]++;
              set_GPR(instr._3r.rd,
                      static_cast<uint32_t>(GPR[instr._3r.rj]) <
                          static_cast<uint32_t>(GPR[instr._3r.rk]));
              break;
            case NOR:
              count_inst["NOR"]++;
              set_GPR(instr._3r.rd, ~(GPR[instr._3r.rj] | GPR[instr._3r.rk]));
              break;
            case AND:
              count_inst["AND"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] & GPR[instr._3r.rk]);
              break;
            case OR:
              count_inst["OR"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] | GPR[instr._3r.rk]);
              break;
            case XOR:
              count_inst["XOR"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] ^ GPR[instr._3r.rk]);
              break;
            case SLL_W:
              count_inst["SLL_W"]++;
              set_GPR(instr._3r.rd,
                      GPR[instr._3r.rj] << (GPR[instr._3r.rk] & 0x1f));
              break;
            case SRL_W:
              count_inst["SRL_W"]++;
              set_GPR(instr._3r.rd, static_cast<uint32_t>(GPR[instr._3r.rj]) >>
                                        (GPR[instr._3r.rk] & 0x1f));
              break;
            case SRA_W:
              count_inst["SRA_W"]++;
              set_GPR(instr._3r.rd,
                      GPR[instr._3r.rj] >> (GPR[instr._3r.rk] & 0x1f));
              break;
            case MUL_W:
              count_inst["MUL_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] * GPR[instr._3r.rk]);
              break;
            case MULH_W: {
              count_inst["MULH_W"]++;
              uint64_t result = static_cast<int64_t>(GPR[instr._3r.rj]) *
                                static_cast<int64_t>(GPR[instr._3r.rk]);
              set_GPR(instr._3r.rd, result >> 32);
              break;
            }
            case MULH_WU: {
              count_inst["MULH_WU"]++;
              uint64_t result = static_cast<uint32_t>(GPR[instr._3r.rj]) *
                                1llu * static_cast<uint32_t>(GPR[instr._3r.rk]);
              set_GPR(instr._3r.rd, result >> 32);
              break;
            }
            case DIV_W:
              count_inst["DIV_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] / GPR[instr._3r.rk]);
              break;
            case MOD_W:
              count_inst["MOD_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] % GPR[instr._3r.rk]);
              break;
            case DIV_WU:
              count_inst["DIV_WU"]++;
              set_GPR(instr._3r.rd,
                      static_cast<uint32_t>(GPR[instr._3r.rj]) /
                          static_cast<uint32_t>(GPR[instr._3r.rk]));
              break;
            case MOD_WU:
              count_inst["MOD_WU"]++;
              set_GPR(instr._3r.rd,
                      static_cast<uint32_t>(GPR[instr._3r.rj]) %
                          static_cast<uint32_t>(GPR[instr._3r.rk]));
              break;
            case BREAK:
              count_inst["BREAK"]++;
              csr.raise_trap(std::make_pair(BRK, 0));
              break;
            case SYSCALL:
              count_inst["SYSCALL"]++;
              csr.raise_trap(std::make_pair(SYS, 0));
              if ((*((int *)&instr) & 0x7fff) == 0x11) {
                end = true;
              }
              break;
            case SLLI_W:
              count_inst["SLLI_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] << instr._3r.rk);
              break;
            case SRLI_W:
              count_inst["SRLI_W"]++;
              set_GPR(instr._3r.rd,
                      static_cast<uint32_t>(GPR[instr._3r.rj]) >> instr._3r.rk);
              break;
            case SRAI_W:
              count_inst["SRAI_W"]++;
              set_GPR(instr._3r.rd, GPR[instr._3r.rj] >> instr._3r.rk);
              break;
            case IDLE:
              count_inst["IDLE"]++;
              if (csr.get_cur_plv() != plv0) {
                csr.raise_trap(std::make_pair(IPE, 0));
              } else {
                idle = true;
              }
              break;
            case INVTLB:
              count_inst["INVTLB"]++;
              if (csr.get_cur_plv() != plv0) {
                csr.raise_trap(std::make_pair(IPE, 0));
              } else {
                csr.tlb_invalidate(instr._3r.rd, GPR[instr._3r.rj] & 0x3ff,
                                   GPR[instr._3r.rk]);
              }
              break;
            case DBAR:
              count_inst["DBAR"]++;
            case IBAR:
              count_inst["IBAR"]++;
              // DBAR & IBAR are ignored in cemu
              break;
            default:
              switch (instr._2r.opcode) { // OPCODE.length == 22
              case RDTIMEL_W: {
                count_inst["RDTIMEL_W"]++;
                debug_wb_is_timer = true;
                if (instr._2r.rd == 0) { // RDCNTID
                  set_GPR(instr._2r.rj, csr.get_timer_id());
                } else if (instr._2r.rj == 0) { // RDCNTVL.W
                  set_GPR(instr._2r.rd, counter & 0xffffffffu);
                } else {
                  // la32r only has RDCNTVL.W & RDCNTVH.W & RDCNTID
                }
                break;
              }
              case RDTIMEH_W: {
                count_inst["RDTIMEH_W"]++;
                debug_wb_is_timer = true;
                if (instr._2r.rj == 0) { // RDCNTVH.W
                  set_GPR(instr._2r.rd, counter >> 32);
                } else {
                  // la32r only has RDCNTVL.W & RDCNTVH.W & RDCNTID
                }
                break;
              }
              case TLBSRCH:
                count_inst["TLBSRCH"]++;
                if (csr.get_cur_plv() != plv0) {
                  csr.raise_trap(std::make_pair(IPE, 0));
                } else {
                  csr.tlb_search();
                }
                break;
              case TLBRD:
                count_inst["TLBRD"]++;
                if (csr.get_cur_plv() != plv0) {
                  csr.raise_trap(std::make_pair(IPE, 0));
                } else {
                  csr.tlb_read();
                }
                break;
              case TLBWR:
                count_inst["TLBWR"]++;
                if (csr.get_cur_plv() != plv0) {
                  csr.raise_trap(std::make_pair(IPE, 0));
                } else {
                  csr.tlb_write(false);
                }
                break;
              case TLBFILL:
                count_inst["TLBFILL"]++;
                if (csr.get_cur_plv() != plv0) {
                  csr.raise_trap(std::make_pair(IPE, 0));
                } else {
                  csr.tlb_write(true);
                }
                break;
              case ERTN:
                count_inst["ERTN"]++;
                if (csr.get_cur_plv() != plv0) {
                  csr.raise_trap(std::make_pair(IPE, 0));
                } else {
                  csr.ertn();
                }
                break;
              default:
                ine = true;
              }
            }
          }
        }
      }
    }
    if (two_mem_signal) {
      if (last_is_mem) {
        two_mem_count++;
      }
      last_is_mem = true;
    } else {
      last_is_mem = false;
    }

    if (ine)
      csr.raise_trap(std::make_pair(INE, 0));
  ctrl_trans_and_exception:
    if (!csr.need_trap()) {
      pc = cur_control_trans ? next_pc : (pc + 4);
    } else {
      pc = csr.get_trap_pc();
    }
  }

  void set_GPR(uint8_t index, uint32_t value) {
    debug_wb_we = 0xfu;
    debug_wb_wnum = index;
    debug_wb_wdata = value;
    GPR[index] = value;
    if (trace) {
      // fprintf(stderr, "pc = %08x,  reg = %02d, val = %08x\n", pc, index,
      // value);
      if (index)
        fprintf(trace_file, "1 %08x %02x %08x\n", pc, index, value);
    }
  }

  int32_t cal_i26(unsigned int hi10, unsigned int lo16) {
    return static_cast<int32_t>((hi10 << 16) | lo16) << 6 >> 6;
  }

  bool trace;
  bool end;
  // std::queue <uint32_t> pc_trace;

  bool idle;
  uint64_t counter;
  uint32_t pc;
  int32_t GPR[32];
  la32r_mmu<nr_tlb_entry> mmu;
  la32r_csr<nr_tlb_entry> csr;
};

#endif // LA32R_CORE
