library ieee;
use ieee.std_logic_1164.all;

entity ring_count is
port ( reset : in std_logic;
       clk : in std_logic;
		 q : out std_logic_vector(3 downto 0));
		 end ring_count;
		 
		 architecture behav of ring_count is
		 
		 signal temp : std_logic_vector(3 downto 0);
		 begin
		 process(reset, clk)
		 begin
		 if(reset = '1') then
		 temp <= "0000";
		 elsif(clk'event and clk = '1')then
		 case temp is
		 when ((temp = "0000") or (temp = "1000")) => temp <= "0001";
		 when (temp = "0001") => temp <= "0010";
		 when (temp = "0010") => temp <= "0100";
		 when (temp = "0100") => temp <= "1000";
		 end case;
		 end if;
		 end process;
		 q <= temp;
		 end behav;