#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jun 01 01:43:04 2020
# Process ID: 24652
# Current directory: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.runs/synth_1
# Command line: vivado.exe -log electric_organ.vds -mode batch -messageDb vivado.pb -notrace -source electric_organ.tcl
# Log file: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.runs/synth_1/electric_organ.vds
# Journal file: C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source electric_organ.tcl -notrace
Command: synth_design -top electric_organ -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1952 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 273.922 ; gain = 66.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'electric_organ' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/electronic_organ.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_generator' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-256] done synthesizing module 'clock_generator' (1#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/clock_generator.v:2]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/counter.v:2]
INFO: [Synth 8-638] synthesizing module 'DoReMi' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/DoReMi.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/DoReMi.v:12]
INFO: [Synth 8-256] done synthesizing module 'DoReMi' (3#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/DoReMi.v:2]
INFO: [Synth 8-638] synthesizing module 'buzzer_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/buzzer_control.v:2]
INFO: [Synth 8-256] done synthesizing module 'buzzer_control' (4#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/buzzer_control.v:2]
INFO: [Synth 8-638] synthesizing module 'speaker_control' [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/speaker_control.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/speaker_control.v:60]
INFO: [Synth 8-256] done synthesizing module 'speaker_control' (5#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/speaker_control.v:2]
INFO: [Synth 8-256] done synthesizing module 'electric_organ' (6#1) [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/sources_1/new/electronic_organ.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 310.453 ; gain = 102.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 310.453 ; gain = 102.996
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/constrs_1/new/electronic_organ.xdc]
Finished Parsing XDC File [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/constrs_1/new/electronic_organ.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Alvin/Documents/LogicDesignLabMonday/lab10_1_105033110_ver1/lab10_1_105033110_ver1.srcs/constrs_1/new/electronic_organ.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/electric_organ_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/electric_organ_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 595.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_2k_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	  15 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module DoReMi 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input     18 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
Module buzzer_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
Module speaker_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "U_cg/clk_1_next" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 595.090 ; gain = 387.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[1]' (FDC) to 'Usc/audio_right_reg[2]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[2]' (FDC) to 'Usc/audio_right_reg[3]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[3]' (FDC) to 'Usc/audio_right_reg[4]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[4]' (FDC) to 'Usc/audio_right_reg[5]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[5]' (FDC) to 'Usc/audio_right_reg[6]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[6]' (FDC) to 'Usc/audio_right_reg[7]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[7]' (FDC) to 'Usc/audio_right_reg[8]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[8]' (FDC) to 'Usc/audio_right_reg[9]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[9]' (FDC) to 'Usc/audio_right_reg[10]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[10]' (FDC) to 'Usc/audio_right_reg[11]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[11]' (FDC) to 'Usc/audio_right_reg[12]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[12]' (FDC) to 'Usc/audio_right_reg[13]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[13]' (FDC) to 'Usc/audio_right_reg[14]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[0]' (FDC) to 'Usc/audio_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[1]' (FDC) to 'Usc/audio_left_reg[2]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[2]' (FDC) to 'Usc/audio_left_reg[3]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[3]' (FDC) to 'Usc/audio_left_reg[4]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[4]' (FDC) to 'Usc/audio_left_reg[5]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[5]' (FDC) to 'Usc/audio_left_reg[6]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[6]' (FDC) to 'Usc/audio_left_reg[7]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[7]' (FDC) to 'Usc/audio_left_reg[8]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[8]' (FDC) to 'Usc/audio_left_reg[9]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[9]' (FDC) to 'Usc/audio_left_reg[10]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[10]' (FDC) to 'Usc/audio_left_reg[11]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[11]' (FDC) to 'Usc/audio_left_reg[12]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[12]' (FDC) to 'Usc/audio_left_reg[13]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_left_reg[13]' (FDC) to 'Usc/audio_left_reg[14]'
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[13]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[12]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[11]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[10]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[9]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[8]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[7]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[6]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[5]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[4]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[3]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[2]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[1]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[13]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[12]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[11]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[10]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[9]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[8]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[7]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[6]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[5]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[4]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[3]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[2]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[1]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_left_reg[0]) is unused and will be removed from module electric_organ.
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[14]' (FDC) to 'Usc/audio_left_reg[14]'
INFO: [Synth 8-3886] merging instance 'Usc/audio_right_reg[15]' (FDC) to 'Usc/audio_left_reg[15]'
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[14]) is unused and will be removed from module electric_organ.
WARNING: [Synth 8-3332] Sequential element (Usc/audio_right_reg[15]) is unused and will be removed from module electric_organ.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 595.090 ; gain = 387.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.090 ; gain = 387.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |    31|
|4     |LUT2   |    26|
|5     |LUT3   |     4|
|6     |LUT4   |    37|
|7     |LUT5   |     7|
|8     |LUT6   |    14|
|9     |FDCE   |    67|
|10    |IBUF   |     2|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   208|
|2     |  U_C    |counter         |    24|
|3     |  U_cg   |clock_generator |    97|
|4     |  Ubc    |buzzer_control  |    56|
|5     |  Usc    |speaker_control |    24|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 595.090 ; gain = 102.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 595.090 ; gain = 387.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 595.090 ; gain = 387.633
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 595.090 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 01 01:43:35 2020...
