<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Tomoya Kitai | Genetic Logic Lab</title><link>/author/tomoya-kitai/</link><atom:link href="/author/tomoya-kitai/index.xml" rel="self" type="application/rss+xml"/><description>Tomoya Kitai</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Nov 2005 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Tomoya Kitai</title><link>/author/tomoya-kitai/</link></image><item><title>Failure Trace Analysis of Timed Circuits for Automatic Timing Constraints Derivation</title><link>/publication/kitai-failure-2005/</link><pubDate>Tue, 01 Nov 2005 00:00:00 +0000</pubDate><guid>/publication/kitai-failure-2005/</guid><description/></item><item><title>Partial Order Reduction for Timed Circuit Verification Based on Level Oriented Model</title><link>/publication/kitai-partial-2003/</link><pubDate>Mon, 01 Dec 2003 00:00:00 +0000</pubDate><guid>/publication/kitai-partial-2003/</guid><description/></item><item><title>Automatic Derivation of Timing Constraints by Failure Analysis</title><link>/publication/yoneda-automatic-2002/</link><pubDate>Mon, 01 Jul 2002 00:00:00 +0000</pubDate><guid>/publication/yoneda-automatic-2002/</guid><description/></item></channel></rss>