{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716476941137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716476941137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 23:09:01 2024 " "Processing started: Thu May 23 23:09:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716476941137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476941137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ " "Command: quartus_map --read_settings_files=on --write_settings_files=off MPQ -c MPQ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476941137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716476941410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716476941410 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MPQ.v(137) " "Verilog HDL information at MPQ.v(137): always construct contains both blocking and non-blocking assignments" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716476947556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpq.v 1 1 " "Found 1 design units, including 1 entities, in source file mpq.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPQ " "Found entity 1: MPQ" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716476947557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MPQ " "Elaborating entity \"MPQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716476947587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max MPQ.v(41) " "Verilog HDL or VHDL warning at MPQ.v(41): object \"max\" assigned a value but never read" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(193) " "Verilog HDL assignment warning at MPQ.v(193): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(219) " "Verilog HDL assignment warning at MPQ.v(219): truncated value with size 32 to match size of target (8)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(221) " "Verilog HDL assignment warning at MPQ.v(221): truncated value with size 32 to match size of target (8)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MPQ.v(200) " "Verilog HDL Case Statement warning at MPQ.v(200): incomplete case statement has no default case item" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 200 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MPQ.v(237) " "Verilog HDL assignment warning at MPQ.v(237): truncated value with size 32 to match size of target (8)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 MPQ.v(240) " "Verilog HDL assignment warning at MPQ.v(240): truncated value with size 8 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 MPQ.v(247) " "Verilog HDL assignment warning at MPQ.v(247): truncated value with size 8 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(258) " "Verilog HDL assignment warning at MPQ.v(258): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(276) " "Verilog HDL assignment warning at MPQ.v(276): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(302) " "Verilog HDL assignment warning at MPQ.v(302): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MPQ.v(311) " "Verilog HDL assignment warning at MPQ.v(311): truncated value with size 32 to match size of target (4)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MPQ.v(166) " "Verilog HDL Case Statement information at MPQ.v(166): all case item expressions in this case statement are onehot" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ind MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"ind\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "busy MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"busy\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max_heapify MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"max_heapify\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_init MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_init\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "build_i MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"build_i\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_temp MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"write_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947606 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_build MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_build\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_extract MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_extract\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_increase MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_increase\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_insert MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_insert\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exe_write MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"exe_write\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "build_done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"build_done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_done MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"write_done\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_index MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_index\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase_value MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"increase_value\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index_temp MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"index_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"r\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "largest MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"largest\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_valid MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"RAM_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_A MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"RAM_A\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_D MPQ.v(137) " "Verilog HDL Always Construct warning at MPQ.v(137): inferring latch(es) for variable \"RAM_D\", which holds its previous value in one or more paths through the always construct" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[0\] MPQ.v(137) " "Inferred latch for \"RAM_D\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[1\] MPQ.v(137) " "Inferred latch for \"RAM_D\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[2\] MPQ.v(137) " "Inferred latch for \"RAM_D\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[3\] MPQ.v(137) " "Inferred latch for \"RAM_D\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[4\] MPQ.v(137) " "Inferred latch for \"RAM_D\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[5\] MPQ.v(137) " "Inferred latch for \"RAM_D\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[6\] MPQ.v(137) " "Inferred latch for \"RAM_D\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_D\[7\] MPQ.v(137) " "Inferred latch for \"RAM_D\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[0\] MPQ.v(137) " "Inferred latch for \"RAM_A\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[1\] MPQ.v(137) " "Inferred latch for \"RAM_A\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[2\] MPQ.v(137) " "Inferred latch for \"RAM_A\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[3\] MPQ.v(137) " "Inferred latch for \"RAM_A\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[4\] MPQ.v(137) " "Inferred latch for \"RAM_A\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[5\] MPQ.v(137) " "Inferred latch for \"RAM_A\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[6\] MPQ.v(137) " "Inferred latch for \"RAM_A\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_A\[7\] MPQ.v(137) " "Inferred latch for \"RAM_A\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_valid MPQ.v(137) " "Inferred latch for \"RAM_valid\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[0\] MPQ.v(137) " "Inferred latch for \"index_temp\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[1\] MPQ.v(137) " "Inferred latch for \"index_temp\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[2\] MPQ.v(137) " "Inferred latch for \"index_temp\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[3\] MPQ.v(137) " "Inferred latch for \"index_temp\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[4\] MPQ.v(137) " "Inferred latch for \"index_temp\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[5\] MPQ.v(137) " "Inferred latch for \"index_temp\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[6\] MPQ.v(137) " "Inferred latch for \"index_temp\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "index_temp\[7\] MPQ.v(137) " "Inferred latch for \"index_temp\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[0\] MPQ.v(137) " "Inferred latch for \"increase_value\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[1\] MPQ.v(137) " "Inferred latch for \"increase_value\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[2\] MPQ.v(137) " "Inferred latch for \"increase_value\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[3\] MPQ.v(137) " "Inferred latch for \"increase_value\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[4\] MPQ.v(137) " "Inferred latch for \"increase_value\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[5\] MPQ.v(137) " "Inferred latch for \"increase_value\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[6\] MPQ.v(137) " "Inferred latch for \"increase_value\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_value\[7\] MPQ.v(137) " "Inferred latch for \"increase_value\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[0\] MPQ.v(137) " "Inferred latch for \"increase_index\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[1\] MPQ.v(137) " "Inferred latch for \"increase_index\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947607 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[2\] MPQ.v(137) " "Inferred latch for \"increase_index\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[3\] MPQ.v(137) " "Inferred latch for \"increase_index\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[4\] MPQ.v(137) " "Inferred latch for \"increase_index\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[5\] MPQ.v(137) " "Inferred latch for \"increase_index\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[6\] MPQ.v(137) " "Inferred latch for \"increase_index\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_index\[7\] MPQ.v(137) " "Inferred latch for \"increase_index\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[0\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[0\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[1\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[1\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[2\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[2\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[3\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[3\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[4\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[4\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[5\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[5\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947608 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[6\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[6\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[7\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[7\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[8\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[8\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[9\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[9\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[10\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[10\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[11\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[11\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[0\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[1\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[2\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[3\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[4\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[5\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[6\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "queue\[12\]\[7\] MPQ.v(137) " "Inferred latch for \"queue\[12\]\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_done MPQ.v(137) " "Inferred latch for \"write_done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_done MPQ.v(137) " "Inferred latch for \"increase_done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_done MPQ.v(137) " "Inferred latch for \"build_done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947609 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_write MPQ.v(137) " "Inferred latch for \"exe_write\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_insert MPQ.v(137) " "Inferred latch for \"exe_insert\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_increase MPQ.v(137) " "Inferred latch for \"exe_increase\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_extract MPQ.v(137) " "Inferred latch for \"exe_extract\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exe_build MPQ.v(137) " "Inferred latch for \"exe_build\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[0\] MPQ.v(137) " "Inferred latch for \"write_temp\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[1\] MPQ.v(137) " "Inferred latch for \"write_temp\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[2\] MPQ.v(137) " "Inferred latch for \"write_temp\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_temp\[3\] MPQ.v(137) " "Inferred latch for \"write_temp\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[0\] MPQ.v(137) " "Inferred latch for \"build_i\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[1\] MPQ.v(137) " "Inferred latch for \"build_i\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[2\] MPQ.v(137) " "Inferred latch for \"build_i\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "build_i\[3\] MPQ.v(137) " "Inferred latch for \"build_i\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[0\] MPQ.v(137) " "Inferred latch for \"increase_init\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[1\] MPQ.v(137) " "Inferred latch for \"increase_init\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[2\] MPQ.v(137) " "Inferred latch for \"increase_init\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[3\] MPQ.v(137) " "Inferred latch for \"increase_init\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[4\] MPQ.v(137) " "Inferred latch for \"increase_init\[4\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[5\] MPQ.v(137) " "Inferred latch for \"increase_init\[5\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[6\] MPQ.v(137) " "Inferred latch for \"increase_init\[6\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase_init\[7\] MPQ.v(137) " "Inferred latch for \"increase_init\[7\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_heapify MPQ.v(137) " "Inferred latch for \"max_heapify\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "busy MPQ.v(137) " "Inferred latch for \"busy\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done MPQ.v(137) " "Inferred latch for \"done\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[0\] MPQ.v(137) " "Inferred latch for \"ind\[0\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[1\] MPQ.v(137) " "Inferred latch for \"ind\[1\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[2\] MPQ.v(137) " "Inferred latch for \"ind\[2\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ind\[3\] MPQ.v(137) " "Inferred latch for \"ind\[3\]\" at MPQ.v(137)" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476947610 "|MPQ"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "busy\$latch " "Latch busy\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s0 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s0" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[0\]\$latch " "Latch RAM_A\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[1\]\$latch " "Latch RAM_A\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst " "Ports D and ENA on the latch are fed by the same signal rst" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[2\]\$latch " "Latch RAM_A\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_A\[3\]\$latch " "Latch RAM_A\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[0\]\$latch " "Latch RAM_D\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[1\]\$latch " "Latch RAM_D\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[2\]\$latch " "Latch RAM_D\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[3\]\$latch " "Latch RAM_D\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[4\]\$latch " "Latch RAM_D\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949717 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[5\]\$latch " "Latch RAM_D\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[6\]\$latch " "Latch RAM_D\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RAM_D\[7\]\$latch " "Latch RAM_D\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA write_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal write_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "done\$latch " "Latch done\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[3\] " "Latch ind\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[3\] " "Latch write_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[2\] " "Latch ind\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[2\] " "Latch write_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[1\] " "Latch ind\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[1\] " "Latch write_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ind\[0\] " "Latch ind\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_temp\[0\] " "Latch write_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[0\] " "Latch queue\[8\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[0\] " "Latch queue\[11\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[0\] " "Latch queue\[9\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[0\] " "Latch queue\[10\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949718 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[0\] " "Latch queue\[7\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[0\] " "Latch queue\[4\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[0\] " "Latch queue\[5\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[0\] " "Latch queue\[6\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[0\] " "Latch queue\[3\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[0\] " "Latch queue\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[0\] " "Latch queue\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[0\] " "Latch queue\[2\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[0\] " "Latch queue\[12\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[1\] " "Latch queue\[11\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[1\] " "Latch queue\[8\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[1\] " "Latch queue\[9\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[1\] " "Latch queue\[10\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[1\] " "Latch queue\[4\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[1\] " "Latch queue\[7\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[1\] " "Latch queue\[5\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[1\] " "Latch queue\[6\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[1\] " "Latch queue\[3\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949719 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[1\] " "Latch queue\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[1\] " "Latch queue\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[1\] " "Latch queue\[2\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[1\] " "Latch queue\[12\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[2\] " "Latch queue\[7\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[2\] " "Latch queue\[4\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[2\] " "Latch queue\[5\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[2\] " "Latch queue\[6\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[2\] " "Latch queue\[8\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[2\] " "Latch queue\[11\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[2\] " "Latch queue\[9\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[2\] " "Latch queue\[10\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[2\] " "Latch queue\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[2\] " "Latch queue\[3\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[2\] " "Latch queue\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[2\] " "Latch queue\[2\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[2\] " "Latch queue\[12\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949720 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[3\] " "Latch queue\[11\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[3\] " "Latch queue\[8\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[3\] " "Latch queue\[9\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[3\] " "Latch queue\[10\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[3\] " "Latch queue\[4\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[3\] " "Latch queue\[7\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[3\] " "Latch queue\[5\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[3\] " "Latch queue\[6\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[3\] " "Latch queue\[3\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[3\] " "Latch queue\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[3\] " "Latch queue\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[3\] " "Latch queue\[2\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[3\] " "Latch queue\[12\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[4\] " "Latch queue\[7\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[4\] " "Latch queue\[4\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[4\] " "Latch queue\[5\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[4\] " "Latch queue\[6\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[4\] " "Latch queue\[8\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[4\] " "Latch queue\[11\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949721 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[4\] " "Latch queue\[9\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[4\] " "Latch queue\[10\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[4\] " "Latch queue\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[4\] " "Latch queue\[3\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[4\] " "Latch queue\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[4\] " "Latch queue\[2\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[4\] " "Latch queue\[12\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[5\] " "Latch queue\[11\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[5\] " "Latch queue\[8\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[5\] " "Latch queue\[9\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[5\] " "Latch queue\[10\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[5\] " "Latch queue\[4\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[5\] " "Latch queue\[7\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[5\] " "Latch queue\[5\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[5\] " "Latch queue\[6\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[5\] " "Latch queue\[3\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[5\] " "Latch queue\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949722 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[5\] " "Latch queue\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[5\] " "Latch queue\[2\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[5\] " "Latch queue\[12\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[6\] " "Latch queue\[7\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[6\] " "Latch queue\[4\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[6\] " "Latch queue\[5\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[6\] " "Latch queue\[6\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[6\] " "Latch queue\[8\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[6\] " "Latch queue\[11\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[6\] " "Latch queue\[9\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[6\] " "Latch queue\[10\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[6\] " "Latch queue\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[6\] " "Latch queue\[3\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[6\] " "Latch queue\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[6\] " "Latch queue\[2\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[6\] " "Latch queue\[12\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[11\]\[7\] " "Latch queue\[11\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949723 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[8\]\[7\] " "Latch queue\[8\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[9\]\[7\] " "Latch queue\[9\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[10\]\[7\] " "Latch queue\[10\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[4\]\[7\] " "Latch queue\[4\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[7\]\[7\] " "Latch queue\[7\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[5\]\[7\] " "Latch queue\[5\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[6\]\[7\] " "Latch queue\[6\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[3\]\[7\] " "Latch queue\[3\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[0\]\[7\] " "Latch queue\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[1\]\[7\] " "Latch queue\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[2\]\[7\] " "Latch queue\[2\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "queue\[12\]\[7\] " "Latch queue\[12\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_done " "Latch write_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s7 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s7" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "increase_done " "Latch increase_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_done " "Latch build_done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_write " "Latch exe_write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cmd_valid " "Ports D and ENA on the latch are fed by the same signal cmd_valid" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_insert " "Latch exe_insert has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cmd_valid " "Ports D and ENA on the latch are fed by the same signal cmd_valid" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_increase " "Latch exe_increase has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cmd_valid " "Ports D and ENA on the latch are fed by the same signal cmd_valid" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_extract " "Latch exe_extract has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cmd_valid " "Ports D and ENA on the latch are fed by the same signal cmd_valid" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949724 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "exe_build " "Latch exe_build has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s2 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s2" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 55 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[3\] " "Latch index_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[4\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[4\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[2\] " "Latch index_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[3\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[3\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[1\] " "Latch index_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[2\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[2\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[4\] " "Latch index_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[5\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[5\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[0\] " "Latch index_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[1\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[1\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[5\] " "Latch index_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[6\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[6\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[6\] " "Latch index_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA index_temp\[7\] " "Ports D and ENA on the latch are fed by the same signal index_temp\[7\]" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "index_temp\[7\] " "Latch index_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "increase_init\[0\] " "Latch increase_init\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s5 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s5" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[3\] " "Latch build_i\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[1\] " "Latch build_i\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[2\] " "Latch build_i\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "build_i\[0\] " "Latch build_i\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s3 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s3" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_heapify " "Latch max_heapify has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrentState.s4 " "Ports D and ENA on the latch are fed by the same signal CurrentState.s4" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716476949725 ""}  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716476949725 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[4\] GND " "Pin \"RAM_A\[4\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716476950678 "|MPQ|RAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[5\] GND " "Pin \"RAM_A\[5\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716476950678 "|MPQ|RAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[6\] GND " "Pin \"RAM_A\[6\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716476950678 "|MPQ|RAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_A\[7\] GND " "Pin \"RAM_A\[7\]\" is stuck at GND" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716476950678 "|MPQ|RAM_A[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716476950678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716476950770 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716476952012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DIC/HW4/output_files/MPQ.map.smsg " "Generated suppressed messages file D:/DIC/HW4/output_files/MPQ.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476952079 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716476952174 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716476952174 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_valid " "No output dependent on input pin \"data_valid\"" {  } { { "MPQ.v" "" { Text "D:/DIC/HW4/MPQ.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716476952248 "|MPQ|data_valid"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716476952248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2368 " "Implemented 2368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716476952248 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716476952248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2318 " "Implemented 2318 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716476952248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716476952248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 340 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 340 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716476952271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 23:09:12 2024 " "Processing ended: Thu May 23 23:09:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716476952271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716476952271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716476952271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716476952271 ""}
