Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Apr 17 16:23:04 2023
| Host         : pc3407i running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_aff_timing_summary_routed.rpt -pb uart_aff_timing_summary_routed.pb -rpx uart_aff_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_aff
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.019        0.000                      0                   85        0.140        0.000                      0                   85        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.019        0.000                      0                   85        0.140        0.000                      0                   85        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 2.385ns (47.907%)  route 2.593ns (52.093%))
  Logic Levels:           12  (CARRY4=8 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    ctr_tempo_reg[20]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.911 r  ctr_tempo_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.911    ctr_tempo_reg[24]_i_1_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.134 r  ctr_tempo_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.134    ctr_tempo_reg[28]_i_1_n_7
    SLICE_X4Y14          FDCE                                         r  ctr_tempo_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y14          FDCE                                         r  ctr_tempo_reg[28]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y14          FDCE (Setup_fdce_C_D)        0.062    15.153    ctr_tempo_reg[28]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.022ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 2.382ns (47.876%)  route 2.593ns (52.124%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    ctr_tempo_reg[20]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.131 r  ctr_tempo_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.131    ctr_tempo_reg[24]_i_1_n_6
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[25]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ctr_tempo_reg[25]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                  5.022    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.954ns  (logic 2.361ns (47.655%)  route 2.593ns (52.345%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    ctr_tempo_reg[20]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.110 r  ctr_tempo_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.110    ctr_tempo_reg[24]_i_1_n_4
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[27]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ctr_tempo_reg[27]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 2.287ns (46.861%)  route 2.593ns (53.139%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    ctr_tempo_reg[20]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.036 r  ctr_tempo_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.036    ctr_tempo_reg[24]_i_1_n_5
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[26]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ctr_tempo_reg[26]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 2.271ns (46.686%)  route 2.593ns (53.314%))
  Logic Levels:           11  (CARRY4=7 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.797 r  ctr_tempo_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.797    ctr_tempo_reg[20]_i_1_n_0
    SLICE_X4Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.020 r  ctr_tempo_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.020    ctr_tempo_reg[24]_i_1_n_7
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  ctr_tempo_reg[24]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.062    15.153    ctr_tempo_reg[24]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 2.268ns (46.653%)  route 2.593ns (53.347%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.017 r  ctr_tempo_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.017    ctr_tempo_reg[20]_i_1_n_6
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[21]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ctr_tempo_reg[21]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.840ns  (logic 2.247ns (46.422%)  route 2.593ns (53.578%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.996 r  ctr_tempo_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.996    ctr_tempo_reg[20]_i_1_n_4
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[23]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ctr_tempo_reg[23]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 2.173ns (45.590%)  route 2.593ns (54.410%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.922 r  ctr_tempo_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.922    ctr_tempo_reg[20]_i_1_n_5
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[22]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ctr_tempo_reg[22]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.750ns  (logic 2.157ns (45.407%)  route 2.593ns (54.593%))
  Logic Levels:           10  (CARRY4=6 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.683 r  ctr_tempo_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.683    ctr_tempo_reg[16]_i_1_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.906 r  ctr_tempo_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.906    ctr_tempo_reg[20]_i_1_n_7
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X4Y12          FDCE                                         r  ctr_tempo_reg[20]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDCE (Setup_fdce_C_D)        0.062    15.154    ctr_tempo_reg[20]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 ctr_tempo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctr_tempo_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 2.154ns (45.372%)  route 2.593ns (54.628%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.456     5.611 f  ctr_tempo_reg[7]/Q
                         net (fo=2, routed)           0.653     6.265    ctr_tempo_reg[7]
    SLICE_X5Y7           LUT4 (Prop_lut4_I2_O)        0.124     6.389 f  FSM_sequential_current_state[1]_i_12/O
                         net (fo=1, routed)           0.798     7.187    FSM_sequential_current_state[1]_i_12_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I2_O)        0.124     7.311 r  FSM_sequential_current_state[1]_i_8/O
                         net (fo=2, routed)           0.415     7.726    FSM_sequential_current_state[1]_i_8_n_0
    SLICE_X5Y10          LUT6 (Prop_lut6_I2_O)        0.124     7.850 r  ctr_tempo[0]_i_7/O
                         net (fo=27, routed)          0.531     8.382    ctr_tempo[0]_i_7_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I5_O)        0.124     8.506 r  ctr_tempo[0]_i_2/O
                         net (fo=1, routed)           0.195     8.701    ctr_tempo[0]_i_2_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.227 r  ctr_tempo_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    ctr_tempo_reg[0]_i_1_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  ctr_tempo_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    ctr_tempo_reg[4]_i_1_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  ctr_tempo_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    ctr_tempo_reg[8]_i_1_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.569 r  ctr_tempo_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.569    ctr_tempo_reg[12]_i_1_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.903 r  ctr_tempo_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.903    ctr_tempo_reg[16]_i_1_n_6
    SLICE_X4Y11          FDCE                                         r  ctr_tempo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  ctr_tempo_reg[17]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.062    15.155    ctr_tempo_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 my_rom/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    my_rom/CLK
    SLICE_X3Y9           FDRE                                         r  my_rom/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  my_rom/data_reg[5]/Q
                         net (fo=1, routed)           0.087     1.705    uart_tx/reg_reg[6]_0[5]
    SLICE_X2Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.750 r  uart_tx/reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_tx/p_1_in[5]
    SLICE_X2Y9           FDCE                                         r  uart_tx/reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.865     1.992    uart_tx/CLK
    SLICE_X2Y9           FDCE                                         r  uart_tx/reg_reg[5]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.120     1.610    uart_tx/reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sortie_process_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sortie_process_3_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  sortie_process_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  sortie_process_1_reg/Q
                         net (fo=2, routed)           0.069     1.669    sortie_process_1
    SLICE_X5Y13          LUT2 (Prop_lut2_I0_O)        0.099     1.768 r  sortie_process_3_i_1/O
                         net (fo=1, routed)           0.000     1.768    entree_combined_1
    SLICE_X5Y13          FDCE                                         r  sortie_process_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  sortie_process_3_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.091     1.563    sortie_process_3_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 uart_tx/reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    uart_tx/CLK
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_tx/reg_reg[1]/Q
                         net (fo=1, routed)           0.136     1.753    uart_tx/reg_reg_n_0_[1]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045     1.798 r  uart_tx/reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    uart_tx/p_1_in[0]
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    uart_tx/CLK
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.092     1.568    uart_tx/reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx/reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.594     1.477    uart_tx/CLK
    SLICE_X2Y9           FDCE                                         r  uart_tx/reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  uart_tx/reg_reg[7]/Q
                         net (fo=1, routed)           0.148     1.789    uart_tx/reg_reg_n_0_[7]
    SLICE_X2Y9           LUT5 (Prop_lut5_I0_O)        0.045     1.834 r  uart_tx/reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.834    uart_tx/p_1_in[6]
    SLICE_X2Y9           FDCE                                         r  uart_tx/reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.865     1.992    uart_tx/CLK
    SLICE_X2Y9           FDCE                                         r  uart_tx/reg_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDCE (Hold_fdce_C_D)         0.121     1.598    uart_tx/reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 uart_tx/ctr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/ctr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    uart_tx/CLK
    SLICE_X1Y11          FDCE                                         r  uart_tx/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_tx/ctr_reg[0]/Q
                         net (fo=4, routed)           0.168     1.785    uart_tx/ctr[0]
    SLICE_X1Y11          LUT5 (Prop_lut5_I1_O)        0.042     1.827 r  uart_tx/ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_tx/ctr[2]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  uart_tx/ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    uart_tx/CLK
    SLICE_X1Y11          FDCE                                         r  uart_tx/ctr_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.107     1.583    uart_tx/ctr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sortie_process_1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sortie_process_2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  sortie_process_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  sortie_process_1_reg/Q
                         net (fo=2, routed)           0.134     1.734    sortie_process_1
    SLICE_X5Y13          FDCE                                         r  sortie_process_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  sortie_process_2_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y13          FDCE (Hold_fdce_C_D)         0.012     1.484    sortie_process_2_reg
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rom/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.383%)  route 0.186ns (49.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  addr_reg[0]/Q
                         net (fo=14, routed)          0.186     1.803    my_rom/Q[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I2_O)        0.048     1.851 r  my_rom/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    my_rom/my_memory[0]_0[2]
    SLICE_X3Y10          FDRE                                         r  my_rom/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    my_rom/CLK
    SLICE_X3Y10          FDRE                                         r  my_rom/data_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107     1.599    my_rom/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_rom/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.190ns (50.381%)  route 0.187ns (49.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  addr_reg[0]/Q
                         net (fo=14, routed)          0.187     1.804    my_rom/Q[0]
    SLICE_X3Y10          LUT4 (Prop_lut4_I1_O)        0.049     1.853 r  my_rom/data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    my_rom/my_memory[0]_0[4]
    SLICE_X3Y10          FDRE                                         r  my_rom/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    my_rom/CLK
    SLICE_X3Y10          FDRE                                         r  my_rom/data_reg[4]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.107     1.599    my_rom/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  addr_reg[0]/Q
                         net (fo=14, routed)          0.181     1.798    addr_reg[0]
    SLICE_X3Y11          LUT4 (Prop_lut4_I3_O)        0.043     1.841 r  addr[3]_i_2/O
                         net (fo=1, routed)           0.000     1.841    plusOp[3]
    SLICE_X3Y11          FDCE                                         r  addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X3Y11          FDCE                                         r  addr_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.107     1.583    addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx/ctr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/ctr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.593     1.476    uart_tx/CLK
    SLICE_X1Y11          FDCE                                         r  uart_tx/ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uart_tx/ctr_reg[0]/Q
                         net (fo=4, routed)           0.168     1.785    uart_tx/ctr[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  uart_tx/ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uart_tx/ctr[0]_i_1_n_0
    SLICE_X1Y11          FDCE                                         r  uart_tx/ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    uart_tx/CLK
    SLICE_X1Y11          FDCE                                         r  uart_tx/ctr_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDCE (Hold_fdce_C_D)         0.091     1.567    uart_tx/ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y12    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y11    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    addr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    addr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    addr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y11    addr_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     ctr_tempo_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     ctr_tempo_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y9     ctr_tempo_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y12    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y11    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    addr_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.857ns  (logic 3.974ns (50.576%)  route 3.883ns (49.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.634     5.155    uart_tx/CLK
    SLICE_X1Y12          FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.456     5.611 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           3.883     9.495    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.012 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.012    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 4.085ns (59.463%)  route 2.785ns (40.537%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X5Y12          FDCE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.456     5.608 f  FSM_sequential_current_state_reg[0]/Q
                         net (fo=36, routed)          0.878     6.487    current_state[0]
    SLICE_X5Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.611 r  ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.906     8.517    ready_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.022 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    12.022    ready
    U16                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.392ns (66.635%)  route 0.697ns (33.365%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X5Y11          FDCE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  FSM_sequential_current_state_reg[1]/Q
                         net (fo=36, routed)          0.260     1.875    current_state[1]
    SLICE_X5Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.920 r  ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.437     2.357    ready_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.563 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     3.563    ready
    U16                                                               r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.360ns (53.872%)  route 1.164ns (46.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.592     1.475    uart_tx/CLK
    SLICE_X1Y12          FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.164     2.780    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.999 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.999    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.441ns (42.388%)  route 1.959ns (57.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.959     3.400    btnc_IBUF
    SLICE_X4Y7           FDCE                                         f  ctr_tempo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  ctr_tempo_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.441ns (42.388%)  route 1.959ns (57.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.959     3.400    btnc_IBUF
    SLICE_X4Y7           FDCE                                         f  ctr_tempo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  ctr_tempo_reg[1]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.441ns (42.388%)  route 1.959ns (57.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.959     3.400    btnc_IBUF
    SLICE_X4Y7           FDCE                                         f  ctr_tempo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  ctr_tempo_reg[2]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.441ns (42.388%)  route 1.959ns (57.612%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.959     3.400    btnc_IBUF
    SLICE_X4Y7           FDCE                                         f  ctr_tempo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  ctr_tempo_reg[3]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.441ns (44.220%)  route 1.818ns (55.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.818     3.259    btnc_IBUF
    SLICE_X4Y8           FDCE                                         f  ctr_tempo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[4]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.441ns (44.220%)  route 1.818ns (55.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.818     3.259    btnc_IBUF
    SLICE_X4Y8           FDCE                                         f  ctr_tempo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[5]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.441ns (44.220%)  route 1.818ns (55.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.818     3.259    btnc_IBUF
    SLICE_X4Y8           FDCE                                         f  ctr_tempo_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[6]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.259ns  (logic 1.441ns (44.220%)  route 1.818ns (55.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.818     3.259    btnc_IBUF
    SLICE_X4Y8           FDCE                                         f  ctr_tempo_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.516     4.857    clk_IBUF_BUFG
    SLICE_X4Y8           FDCE                                         r  ctr_tempo_reg[7]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.258ns  (logic 1.441ns (44.240%)  route 1.817ns (55.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.817     3.258    btnc_IBUF
    SLICE_X4Y10          FDCE                                         f  ctr_tempo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  ctr_tempo_reg[12]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            ctr_tempo_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.258ns  (logic 1.441ns (44.240%)  route 1.817ns (55.760%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          1.817     3.258    btnc_IBUF
    SLICE_X4Y10          FDCE                                         f  ctr_tempo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.515     4.856    clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  ctr_tempo_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            sortie_process_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.222ns (38.589%)  route 0.353ns (61.411%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnu_IBUF_inst/O
                         net (fo=1, routed)           0.353     0.575    btnu_IBUF
    SLICE_X5Y13          FDCE                                         r  sortie_process_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y13          FDCE                                         r  sortie_process_1_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.904%)  route 0.374ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.374     0.584    uart_tx/btnc_IBUF
    SLICE_X0Y13          FDCE                                         f  uart_tx/tempo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.988    uart_tx/CLK
    SLICE_X0Y13          FDCE                                         r  uart_tx/tempo_reg[12]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.210ns (35.904%)  route 0.374ns (64.096%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.374     0.584    uart_tx/btnc_IBUF
    SLICE_X0Y13          FDCE                                         f  uart_tx/tempo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.861     1.988    uart_tx/CLK
    SLICE_X0Y13          FDCE                                         r  uart_tx/tempo_reg[13]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            uart_tx/reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.262ns (44.530%)  route 0.326ns (55.470%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.326     0.543    uart_tx/sw_IBUF[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.588 r  uart_tx/reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.588    uart_tx/p_1_in[3]
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    uart_tx/CLK
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart_tx/reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.266ns (44.162%)  route 0.336ns (55.838%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.336     0.557    uart_tx/sw_IBUF[0]
    SLICE_X1Y10          LUT5 (Prop_lut5_I2_O)        0.045     0.602 r  uart_tx/reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.602    uart_tx/p_1_in[0]
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.864     1.991    uart_tx/CLK
    SLICE_X1Y10          FDCE                                         r  uart_tx/reg_reg[0]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tx_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.210ns (32.767%)  route 0.430ns (67.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.430     0.639    uart_tx/btnc_IBUF
    SLICE_X1Y12          FDPE                                         f  uart_tx/tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     1.989    uart_tx/CLK
    SLICE_X1Y12          FDPE                                         r  uart_tx/tx_reg/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.545%)  route 0.434ns (67.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.434     0.644    uart_tx/btnc_IBUF
    SLICE_X0Y12          FDCE                                         f  uart_tx/tempo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     1.989    uart_tx/CLK
    SLICE_X0Y12          FDCE                                         r  uart_tx/tempo_reg[10]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.545%)  route 0.434ns (67.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.434     0.644    uart_tx/btnc_IBUF
    SLICE_X0Y12          FDCE                                         f  uart_tx/tempo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     1.989    uart_tx/CLK
    SLICE_X0Y12          FDCE                                         r  uart_tx/tempo_reg[11]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.545%)  route 0.434ns (67.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.434     0.644    uart_tx/btnc_IBUF
    SLICE_X0Y12          FDCE                                         f  uart_tx/tempo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     1.989    uart_tx/CLK
    SLICE_X0Y12          FDCE                                         r  uart_tx/tempo_reg[8]/C

Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            uart_tx/tempo_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.210ns (32.545%)  route 0.434ns (67.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnc_IBUF_inst/O
                         net (fo=67, routed)          0.434     0.644    uart_tx/btnc_IBUF
    SLICE_X0Y12          FDCE                                         f  uart_tx/tempo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.862     1.989    uart_tx/CLK
    SLICE_X0Y12          FDCE                                         r  uart_tx/tempo_reg[9]/C





