INTSTYLE=ise
INFILE=/home/apurvan/Projects/FPGA8/cs150-master/tests/hardware/video_through_fifo/src/realtime-sobel/ml505top.ncd
OUTFILE=/home/apurvan/Projects/FPGA8/cs150-master/tests/hardware/video_through_fifo/src/realtime-sobel/ml505top.bit
FAMILY=Virtex5
PART=xc5vlx110t-1ff1136
WORKINGDIR=/home/apurvan/Projects/FPGA8/cs150-master/tests/hardware/video_through_fifo/src/realtime-sobel
LICENSE=ISE
USER_INFO=__0_0_0
