$date
	Sun Oct 23 02:53:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#692068
b10011 !
1"
#692070
b10011 &
b10011 %
1$
#692071
0"
#692074
b111010 &
b111010 %
#692078
b11101 &
b11101 %
#692082
b1011000 &
b1011000 %
#692086
b101100 &
b101100 %
#692090
b10110 &
b10110 %
#692094
b1011 &
b1011 %
#692098
b100010 &
b100010 %
#692102
b10001 &
b10001 %
#692106
b110100 &
b110100 %
#692110
b11010 &
b11010 %
#692114
b1101 &
b1101 %
#692118
b101000 &
b101000 %
#692122
b10100 &
b10100 %
#692126
b1010 &
b1010 %
#692130
b101 &
b101 %
#692134
b10000 &
b10000 %
#692138
b1000 &
b1000 %
#692142
b100 &
b100 %
#692146
b10 &
b10 %
#692150
b1 &
1#
b1 %
#692154
b0 &
b0 %
0#
0$
#1759720
b100 !
1"
#1759722
b100 &
b100 %
1$
#1759723
0"
#1759726
b10 &
b10 %
#1759730
b1 &
b1 %
1#
#1759734
b0 &
0#
b0 %
0$
#2741919
b11000 !
1"
#2741922
b11000 &
b11000 %
1$
#2741923
0"
#2741926
b1100 &
b1100 %
#2741930
b110 &
b110 %
#2741934
b11 &
b11 %
#2741938
b1010 &
b1010 %
#2741942
b101 &
b101 %
#2741946
b10000 &
b10000 %
#2741950
b1000 &
b1000 %
#2741954
b100 &
b100 %
#2741958
b10 &
b10 %
#2741962
b1 &
b1 %
1#
#2741966
b0 &
0#
b0 %
0$
#4500012
