// Seed: 1258954962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_2 modCall_1 (
      id_3,
      id_7
  );
endmodule
module module_1;
  always disable id_1;
  logic id_2;
  logic id_3;
  ;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output uwire id_1;
  assign id_1 = 1 * id_2 / 1'b0;
  wire id_3;
  assign id_1 = id_2 ? -1 : id_3;
endmodule
