/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 352 192)
	(text "FIFO" (rect 5 0 26 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "RST" (rect 0 0 20 12)(font "Arial" ))
		(text "RST" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "DATA_IN[data_width-1..0]" (rect 0 0 107 12)(font "Arial" ))
		(text "DATA_IN[data_width-1..0]" (rect 21 59 128 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "RD_EN" (rect 0 0 35 12)(font "Arial" ))
		(text "RD_EN" (rect 21 75 56 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "WR_EN" (rect 0 0 38 12)(font "Arial" ))
		(text "WR_EN" (rect 21 91 59 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 336 32)
		(output)
		(text "DATA_OUT[data_width-1..0]" (rect 0 0 118 12)(font "Arial" ))
		(text "DATA_OUT[data_width-1..0]" (rect 197 27 315 39)(font "Arial" ))
		(line (pt 336 32)(pt 320 32)(line_width 3))
	)
	(port
		(pt 336 48)
		(output)
		(text "EMPTY" (rect 0 0 34 12)(font "Arial" ))
		(text "EMPTY" (rect 281 43 315 55)(font "Arial" ))
		(line (pt 336 48)(pt 320 48)(line_width 1))
	)
	(port
		(pt 336 64)
		(output)
		(text "FULL" (rect 0 0 24 12)(font "Arial" ))
		(text "FULL" (rect 291 59 315 71)(font "Arial" ))
		(line (pt 336 64)(pt 320 64)(line_width 1))
	)
	(port
		(pt 336 80)
		(output)
		(text "ALMOST_EMPTY" (rect 0 0 81 12)(font "Arial" ))
		(text "ALMOST_EMPTY" (rect 234 75 315 87)(font "Arial" ))
		(line (pt 336 80)(pt 320 80)(line_width 1))
	)
	(port
		(pt 336 96)
		(output)
		(text "ALMOST_FULL" (rect 0 0 71 12)(font "Arial" ))
		(text "ALMOST_FULL" (rect 244 91 315 103)(font "Arial" ))
		(line (pt 336 96)(pt 320 96)(line_width 1))
	)
	(port
		(pt 336 112)
		(output)
		(text "ILLEGAL" (rect 0 0 42 12)(font "Arial" ))
		(text "ILLEGAL" (rect 273 107 315 119)(font "Arial" ))
		(line (pt 336 112)(pt 320 112)(line_width 1))
	)
	(port
		(pt 336 128)
		(output)
		(text "DATA_COUNT[addr_width..0]" (rect 0 0 127 12)(font "Arial" ))
		(text "DATA_COUNT[addr_width..0]" (rect 188 123 315 135)(font "Arial" ))
		(line (pt 336 128)(pt 320 128)(line_width 3))
	)
	(parameter
		"DATA_WIDTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"DEPTH"
		"16"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"vA_F"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"vA_E"
		"1"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"ADDR_WIDTH"
		"4"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 320 160)(line_width 1))
	)
	(annotation_block (parameter)(rect 352 -64 452 16))
)
