$date
	Fri Jan 06 22:55:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer_8to1_test $end
$var wire 1 ! out $end
$var reg 8 " input1 [7:0] $end
$var reg 3 # select [2:0] $end
$scope module mp $end
$var wire 8 $ input1 [7:0] $end
$var wire 3 % select [2:0] $end
$var wire 1 ! out $end
$var wire 6 & interconnections [5:0] $end
$scope module m2t11 $end
$var wire 2 ' input1 [1:0] $end
$var wire 1 ( select $end
$var reg 1 ) outmp $end
$upscope $end
$scope module m2t12 $end
$var wire 2 * input1 [1:0] $end
$var wire 1 + select $end
$var reg 1 , outmp $end
$upscope $end
$scope module m2t13 $end
$var wire 2 - input1 [1:0] $end
$var wire 1 . select $end
$var reg 1 / outmp $end
$upscope $end
$scope module m2t14 $end
$var wire 2 0 input1 [1:0] $end
$var wire 1 1 select $end
$var reg 1 2 outmp $end
$upscope $end
$scope module m2t15 $end
$var wire 2 3 input1 [1:0] $end
$var wire 1 4 select $end
$var reg 1 5 outmp $end
$upscope $end
$scope module m2t16 $end
$var wire 2 6 input1 [1:0] $end
$var wire 1 7 select $end
$var reg 1 8 outmp $end
$upscope $end
$scope module m2t17 $end
$var wire 2 9 input1 [1:0] $end
$var wire 1 : select $end
$var reg 1 ! outmp $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0:
b10 9
18
07
b1 6
05
04
b10 3
02
01
b10 0
1/
0.
b11 -
1,
0+
b1 *
0)
0(
b10 '
b100110 &
b0 %
b10110110 $
b0 #
b10110110 "
0!
$end
#2
1!
1:
b1 #
b1 %
#4
b1 9
15
b10110 &
08
1!
14
17
0:
b10 #
b10 %
#6
0!
1:
b11 #
b11 %
#8
b1 3
b11 6
b11 9
1)
0,
12
15
b111101 &
18
1!
1(
1+
1.
11
04
07
0:
b100 #
b100 %
#10
1:
b101 #
b101 %
#12
0!
b10 9
b101101 &
05
14
17
0:
b110 #
b110 %
#14
1!
1:
b111 #
b111 %
#30
