/*
 * Copyright 2023 NXP
 * All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include "fsl_display.h"
#include "fsl_ili9806e.h"

/*******************************************************************************
 * Definitions
 ******************************************************************************/
#define ILI9806E_DelayMs VIDEO_DelayMs

#define ILI9806E_MAX_MSG_LEN	6

struct ili9806e_msg {
    int32_t len;
    uint8_t msg[ILI9806E_MAX_MSG_LEN];
};

#define ILI9806E_SET_PAGE(page)                          \
    {                                                   \
        .len = 6,                                       \
        .msg = {0xFF, 0xFF, 0x98, 0x06, 0x04, (page)},  \
    }

#define ILI9806E_SET_REG_PARAM(reg, data)    \
    {                                       \
        .len = 2,                           \
        .msg = {(reg), (data)},             \
    }

#define ILI9806E_SET_REG(reg)    \
    {                           \
        .len = 1,               \
        .msg = { (reg) },       \
    }

/*******************************************************************************
 * Variables
 ******************************************************************************/
const display_operations_t ili9806e_ops = {
    .init   = ILI9806E_Init,
    .deinit = ILI9806E_Deinit,
    .start  = ILI9806E_Start,
    .stop   = ILI9806E_Stop,
};

static const struct ili9806e_msg s_ili9806eMsgs[] = {
    /////////////////////////////////////////////////////
	ILI9806E_SET_PAGE(1),
	/* interface mode
	 *  bit3 - SEPT_SDIO = 0 (spi interface transfer through SDA pin)
	 *  bit4 - SDO_STATUS = 1 (always output, but without output tri-state)
	 */
	ILI9806E_SET_REG_PARAM(0x08, 0x10),
	/* bit0 - sync mode
	 * 0: DE mode
	 * 1: SYNC mode
	 */
	ILI9806E_SET_REG_PARAM(0x20, 0x00),
	/* display control
	 * bit3 - VSPL = 0 (vertical sync polarity)
	 * bit2 - HSPL = 0 (horizontal sync polarity)
	 * bit1 - DPL = 0 (PCLK polarity)
	 * bit0 - EPL = 1 (data enable polarity)
	 */
	ILI9806E_SET_REG_PARAM(0x21, 0x01),
    /* bit[6:0] - VFP */
    //ILI9806E_SET_REG_PARAM(0x25, 0x14),
    /* bit[6:0] - VBP */
    //ILI9806E_SET_REG_PARAM(0x26, 0x14),
    /* bit[9:0] - HBP */
    //ILI9806E_SET_REG_PARAM(0x27, 0x05),
    //ILI9806E_SET_REG_PARAM(0x28, 0x00),
	/* bit[2:0] - resolution control
      0x0 = 480x864
      0x1 = 480x854
      0x2 = 480x800
      0x3 = 480x640
      0x4 = 480x720
    */
	ILI9806E_SET_REG_PARAM(0x30, 0x01),
	/* display inversion control (0x00 = column inversion) */
	ILI9806E_SET_REG_PARAM(0x31, 0x00),
    /* power control */
	ILI9806E_SET_REG_PARAM(0x40, 0x16),
	ILI9806E_SET_REG_PARAM(0x41, 0x33),
	ILI9806E_SET_REG_PARAM(0x42, 0x03),
	ILI9806E_SET_REG_PARAM(0x43, 0x09),
	ILI9806E_SET_REG_PARAM(0x44, 0x06),
	ILI9806E_SET_REG_PARAM(0x50, 0x88),
	ILI9806E_SET_REG_PARAM(0x51, 0x88),
	ILI9806E_SET_REG_PARAM(0x52, 0x00),
	ILI9806E_SET_REG_PARAM(0x53, 0x49),
	ILI9806E_SET_REG_PARAM(0x55, 0x49),
    /* Source Timing Adjust */
	ILI9806E_SET_REG_PARAM(0x60, 0x07),
	ILI9806E_SET_REG_PARAM(0x61, 0x00),
	ILI9806E_SET_REG_PARAM(0x62, 0x07),
	ILI9806E_SET_REG_PARAM(0x63, 0x00),
    /* Positive Gamma Control */
	ILI9806E_SET_REG_PARAM(0xA0, 0x00),
	ILI9806E_SET_REG_PARAM(0xA1, 0x09),
	ILI9806E_SET_REG_PARAM(0xA2, 0x11),
	ILI9806E_SET_REG_PARAM(0xA3, 0x0B),
	ILI9806E_SET_REG_PARAM(0xA4, 0x05),
	ILI9806E_SET_REG_PARAM(0xA5, 0x08),
	ILI9806E_SET_REG_PARAM(0xA6, 0x06),
	ILI9806E_SET_REG_PARAM(0xA7, 0x04),
	ILI9806E_SET_REG_PARAM(0xA8, 0x09),
	ILI9806E_SET_REG_PARAM(0xA9, 0x0C),
	ILI9806E_SET_REG_PARAM(0xAA, 0x15),
	ILI9806E_SET_REG_PARAM(0xAB, 0x08),
	ILI9806E_SET_REG_PARAM(0xAC, 0x0F),
	ILI9806E_SET_REG_PARAM(0xAD, 0x12),
	ILI9806E_SET_REG_PARAM(0xAE, 0x09),
	ILI9806E_SET_REG_PARAM(0xAF, 0x00),
	/* negative gamma control
	 * set the gray scale voltage to adjust the gamma characteristics of the panel
	 */
	ILI9806E_SET_REG_PARAM(0xC0, 0x00),
	ILI9806E_SET_REG_PARAM(0xC1, 0x09),
	ILI9806E_SET_REG_PARAM(0xC2, 0x10),
	ILI9806E_SET_REG_PARAM(0xC3, 0x0C),
	ILI9806E_SET_REG_PARAM(0xC4, 0x05),
	ILI9806E_SET_REG_PARAM(0xC5, 0x08),
	ILI9806E_SET_REG_PARAM(0xC6, 0x06),
	ILI9806E_SET_REG_PARAM(0xC7, 0x04),
	ILI9806E_SET_REG_PARAM(0xC8, 0x08),
	ILI9806E_SET_REG_PARAM(0xC9, 0x0C),
	ILI9806E_SET_REG_PARAM(0xCA, 0x14),
	ILI9806E_SET_REG_PARAM(0xCB, 0x08),
	ILI9806E_SET_REG_PARAM(0xCC, 0x0F),
	ILI9806E_SET_REG_PARAM(0xCD, 0x11),
	ILI9806E_SET_REG_PARAM(0xCE, 0x09),
	ILI9806E_SET_REG_PARAM(0xCF, 0x00),

    /////////////////////////////////////////////////////
	ILI9806E_SET_PAGE(6),
    /* GIP Setting */
	ILI9806E_SET_REG_PARAM(0x00, 0x20),
	ILI9806E_SET_REG_PARAM(0x01, 0x0A),
	ILI9806E_SET_REG_PARAM(0x02, 0x00),
	ILI9806E_SET_REG_PARAM(0x03, 0x00),
	ILI9806E_SET_REG_PARAM(0x04, 0x01),
	ILI9806E_SET_REG_PARAM(0x05, 0x01),
	ILI9806E_SET_REG_PARAM(0x06, 0x98),
	ILI9806E_SET_REG_PARAM(0x07, 0x06),
	ILI9806E_SET_REG_PARAM(0x08, 0x01),
	ILI9806E_SET_REG_PARAM(0x09, 0x80),
	ILI9806E_SET_REG_PARAM(0x0A, 0x00),
	ILI9806E_SET_REG_PARAM(0x0B, 0x00),
	ILI9806E_SET_REG_PARAM(0x0C, 0x01),
	ILI9806E_SET_REG_PARAM(0x0D, 0x01),
	ILI9806E_SET_REG_PARAM(0x0E, 0x05),
	ILI9806E_SET_REG_PARAM(0x0F, 0x00),
	ILI9806E_SET_REG_PARAM(0x10, 0xF0),
	ILI9806E_SET_REG_PARAM(0x11, 0xF4),
	ILI9806E_SET_REG_PARAM(0x12, 0x01),
	ILI9806E_SET_REG_PARAM(0x13, 0x00),
	ILI9806E_SET_REG_PARAM(0x14, 0x00),
	ILI9806E_SET_REG_PARAM(0x15, 0xC0),
	ILI9806E_SET_REG_PARAM(0x16, 0x08),
	ILI9806E_SET_REG_PARAM(0x17, 0x00),
	ILI9806E_SET_REG_PARAM(0x18, 0x00),
	ILI9806E_SET_REG_PARAM(0x19, 0x00),
	ILI9806E_SET_REG_PARAM(0x1A, 0x00),
	ILI9806E_SET_REG_PARAM(0x1B, 0x00),
	ILI9806E_SET_REG_PARAM(0x1C, 0x00),
	ILI9806E_SET_REG_PARAM(0x1D, 0x00),
	ILI9806E_SET_REG_PARAM(0x20, 0x01),
	ILI9806E_SET_REG_PARAM(0x21, 0x23),
	ILI9806E_SET_REG_PARAM(0x22, 0x45),
	ILI9806E_SET_REG_PARAM(0x23, 0x67),
	ILI9806E_SET_REG_PARAM(0x24, 0x01),
	ILI9806E_SET_REG_PARAM(0x25, 0x23),
	ILI9806E_SET_REG_PARAM(0x26, 0x45),
	ILI9806E_SET_REG_PARAM(0x27, 0x67),
	ILI9806E_SET_REG_PARAM(0x30, 0x11),
	ILI9806E_SET_REG_PARAM(0x31, 0x11),
	ILI9806E_SET_REG_PARAM(0x32, 0x00),
	ILI9806E_SET_REG_PARAM(0x33, 0xEE),
	ILI9806E_SET_REG_PARAM(0x34, 0xFF),
	ILI9806E_SET_REG_PARAM(0x35, 0xBB),
	ILI9806E_SET_REG_PARAM(0x36, 0xAA),
	ILI9806E_SET_REG_PARAM(0x37, 0xDD),
	ILI9806E_SET_REG_PARAM(0x38, 0xCC),
	ILI9806E_SET_REG_PARAM(0x39, 0x66),
	ILI9806E_SET_REG_PARAM(0x3A, 0x77),
	ILI9806E_SET_REG_PARAM(0x3B, 0x22),
	ILI9806E_SET_REG_PARAM(0x3C, 0x22),
	ILI9806E_SET_REG_PARAM(0x3D, 0x22),
	ILI9806E_SET_REG_PARAM(0x3E, 0x22),
	ILI9806E_SET_REG_PARAM(0x3F, 0x22),
	ILI9806E_SET_REG_PARAM(0x40, 0x22),

    /////////////////////////////////////////////////////
	ILI9806E_SET_PAGE(7),
	/* enable VGL_REG */
	ILI9806E_SET_REG_PARAM(0x17, 0x22),
	/* register doesn't exist on page 7? */
	ILI9806E_SET_REG_PARAM(0x02, 0x77),
	/* register doesn't exist on page 7? */
	ILI9806E_SET_REG_PARAM(0x26, 0xB2),

    /////////////////////////////////////////////////////
	ILI9806E_SET_PAGE(0),
    /* TEON (Tearing Effect Line ON) */
    ILI9806E_SET_REG(0x35),
    /* bit[6:4] - COLMOD (Interface Pixel Format) 
       3'b101 - 16-bit / pixel
       3'b110 - 18-bit / pixel
       3'b111 - 24-bit / pixel
    */
	ILI9806E_SET_REG_PARAM(0x3A, 0x70),
    /* SLPOUT (Sleep Out) */
	ILI9806E_SET_REG(0x11),
    /* DISPON (Display ON) */
	ILI9806E_SET_REG(0x29),
};

/*******************************************************************************
 * Code
 ******************************************************************************/

status_t ILI9806E_Init(display_handle_t *handle, const display_config_t *config)
{
    uint8_t i;
    status_t status                   = kStatus_Success;
    const ili9806e_resource_t *resource = (const ili9806e_resource_t *)(handle->resource);
    mipi_dsi_device_t *dsiDevice      = resource->dsiDevice;

    /* Only support 480 * 854 */
    if (config->resolution != FSL_VIDEO_RESOLUTION(480, 854))
    {
        return kStatus_InvalidArgument;
    }

    /* Power on. */
    resource->pullPowerPin(true);
    ILI9806E_DelayMs(1U);

    /* Perform reset. */
    resource->pullResetPin(true);
    ILI9806E_DelayMs(10U);
    resource->pullResetPin(false);
    ILI9806E_DelayMs(10U);
    resource->pullResetPin(true);
    ILI9806E_DelayMs(120U);
    
    for (i = 0; i < ARRAY_SIZE(s_ili9806eMsgs); i++)
    {
        status = MIPI_DSI_GenericWrite(dsiDevice, s_ili9806eMsgs[i].msg, s_ili9806eMsgs[i].len);

        if (kStatus_Success != status)
        {
            break;
        }
    }
    
    if (kStatus_Success == status)
    {
        status = MIPI_DSI_DCS_EnterSleepMode(dsiDevice, false);
    }

    if (kStatus_Success == status)
    {
        ILI9806E_DelayMs(120U);

        status = MIPI_DSI_DCS_SetDisplayOn(dsiDevice, true);
    }

    return status;
}

status_t ILI9806E_Deinit(display_handle_t *handle)
{
    const ili9806e_resource_t *resource = (const ili9806e_resource_t *)(handle->resource);
    mipi_dsi_device_t *dsiDevice      = resource->dsiDevice;

    (void)MIPI_DSI_DCS_EnterSleepMode(dsiDevice, true);

    resource->pullResetPin(false);
    resource->pullPowerPin(false);

    return kStatus_Success;
}

status_t ILI9806E_Start(display_handle_t *handle)
{
    const ili9806e_resource_t *resource = (const ili9806e_resource_t *)(handle->resource);
    mipi_dsi_device_t *dsiDevice      = resource->dsiDevice;

    return MIPI_DSI_DCS_SetDisplayOn(dsiDevice, true);
}

status_t ILI9806E_Stop(display_handle_t *handle)
{
    const ili9806e_resource_t *resource = (const ili9806e_resource_t *)(handle->resource);
    mipi_dsi_device_t *dsiDevice      = resource->dsiDevice;

    return MIPI_DSI_DCS_SetDisplayOn(dsiDevice, false);
}
