v 20110115 2
C 38000 39600 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 38000 39600 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 55700 40400 55700 39800 15 0 0 0 -1 -1
B 52200 39800 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 52200 40400 59800 40400 15 0 0 0 -1 -1
L 38200 49600 38000 49600 15 0 0 0 -1 -1
L 38200 47600 38000 47600 15 0 0 0 -1 -1
L 38200 45600 38000 45600 15 0 0 0 -1 -1
L 38200 43600 38000 43600 15 0 0 0 -1 -1
L 38200 41600 38000 41600 15 0 0 0 -1 -1
L 40000 39800 40000 39600 15 0 0 0 -1 -1
L 42000 39800 42000 39600 15 0 0 0 -1 -1
L 44000 39800 44000 39600 15 0 0 0 -1 -1
L 46000 39800 46000 39600 15 0 0 0 -1 -1
L 48000 39800 48000 39600 15 0 0 0 -1 -1
L 50000 39800 50000 39600 15 0 0 0 -1 -1
L 52000 39800 52000 39600 15 0 0 0 -1 -1
L 54000 39800 54000 39600 15 0 0 0 -1 -1
B 38200 39800 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 38200 51600 38000 51600 15 0 0 0 -1 -1
L 38200 53600 38000 53600 15 0 0 0 -1 -1
L 38200 55600 38000 55600 15 0 0 0 -1 -1
L 60000 55600 59800 55600 15 0 0 0 -1 -1
L 60000 53600 59800 53600 15 0 0 0 -1 -1
L 60000 51600 59800 51600 15 0 0 0 -1 -1
L 60000 49600 59800 49600 15 0 0 0 -1 -1
L 60000 47600 59800 47600 15 0 0 0 -1 -1
L 60000 45600 59800 45600 15 0 0 0 -1 -1
L 60000 43600 59800 43600 15 0 0 0 -1 -1
L 60000 41600 59800 41600 15 0 0 0 -1 -1
L 58000 39800 58000 39600 15 0 0 0 -1 -1
L 56000 39800 56000 39600 15 0 0 0 -1 -1
L 40000 56600 40000 56400 15 0 0 0 -1 -1
L 42000 56600 42000 56400 15 0 0 0 -1 -1
L 44000 56600 44000 56400 15 0 0 0 -1 -1
L 46000 56600 46000 56400 15 0 0 0 -1 -1
L 48000 56600 48000 56400 15 0 0 0 -1 -1
L 50000 56600 50000 56400 15 0 0 0 -1 -1
L 52000 56600 52000 56400 15 0 0 0 -1 -1
L 54000 56600 54000 56400 15 0 0 0 -1 -1
L 56000 56600 56000 56400 15 0 0 0 -1 -1
L 58000 56600 58000 56400 15 0 0 0 -1 -1
T 52400 41100 5 10 0 0 0 0 1
graphical=1
T 52300 40200 15 8 1 0 0 0 1
FILE:
T 55800 40200 15 8 1 0 0 0 1
REVISION:
T 55800 39900 15 8 1 0 0 0 1
DRAWN BY: 
T 52300 39900 15 8 1 0 0 0 1
PAGE
T 54000 39900 15 8 1 0 0 0 1
OF
T 52300 40500 15 8 1 0 0 0 1
TITLE
T 38100 48600 15 8 1 0 0 4 1
E
T 38100 46600 15 8 1 0 0 4 1
D
T 38100 44600 15 8 1 0 0 4 1
C
T 38100 42600 15 8 1 0 0 4 1
B
T 38100 40600 15 8 1 0 0 4 1
A
T 39000 39700 15 8 1 0 0 4 1
1
T 41000 39700 15 8 1 0 0 4 1
2
T 43000 39700 15 8 1 0 0 4 1
3
T 45000 39700 15 8 1 0 0 4 1
4
T 47000 39700 15 8 1 0 0 4 1
5
T 49000 39700 15 8 1 0 0 4 1
6
T 51000 39700 15 8 1 0 0 4 1
7
T 53000 39700 15 8 1 0 0 4 1
8
T 38100 50600 15 8 1 0 0 4 1
F
T 38100 52600 15 8 1 0 0 4 1
G
T 38100 54600 15 8 1 0 0 4 1
H
T 38100 56100 15 8 1 0 0 4 1
I
T 59900 56100 15 8 1 0 0 4 1
I
T 59900 54600 15 8 1 0 0 4 1
H
T 59900 52600 15 8 1 0 0 4 1
G
T 59900 50600 15 8 1 0 0 4 1
F
T 59900 48600 15 8 1 0 0 4 1
E
T 59900 46600 15 8 1 0 0 4 1
D
T 59900 44600 15 8 1 0 0 4 1
C
T 59900 42600 15 8 1 0 0 4 1
B
T 59900 40600 15 8 1 0 0 4 1
A
T 59000 39700 15 8 1 0 0 4 1
11
T 57000 39700 15 8 1 0 0 4 1
10
T 55000 39700 15 8 1 0 0 4 1
9
T 39000 56500 15 8 1 0 0 4 1
1
T 41000 56500 15 8 1 0 0 4 1
2
T 43000 56500 15 8 1 0 0 4 1
3
T 45000 56500 15 8 1 0 0 4 1
4
T 47000 56500 15 8 1 0 0 4 1
5
T 49000 56500 15 8 1 0 0 4 1
6
T 51000 56500 15 8 1 0 0 4 1
7
T 53000 56500 15 8 1 0 0 4 1
8
T 55000 56500 15 8 1 0 0 4 1
9
T 57000 56500 15 8 1 0 0 4 1
10
T 59000 56500 15 8 1 0 0 4 1
11
]
{
T 52900 40200 5 10 1 1 0 0 1
file=sdr_lure_pg2.sch
T 56900 39900 5 10 1 1 0 0 1
author=Eric Brombaugh / Tom King
}
C 50800 40600 1 0 0 EMBEDDEDmount_hole.sym
[
P 50800 41100 51400 41100 1 0 0
{
T 51200 41400 5 10 0 1 0 0 1
device=mount_hole
T 50800 41100 5 10 0 0 0 0 1
pinseq=1
T 51305 41145 5 10 0 1 0 6 1
pinnumber=1
T 51455 41095 5 10 0 1 0 0 1
pinlabel=unknown
T 50800 41100 5 10 0 0 0 0 1
pintype=unknown
}
V 51699 41099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 51699 41099 5 10 0 1 0 0 1
footprint=mount_hole
}
T 51595 40599 8 10 0 1 0 0 1
refdes=MH?
]
{
T 51595 40599 5 10 1 1 0 0 1
refdes=MH2
T 50800 40600 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 50800 39900 1 0 0 EMBEDDEDmount_hole.sym
[
P 50800 40400 51400 40400 1 0 0
{
T 51200 40700 5 10 0 1 0 0 1
device=mount_hole
T 50800 40400 5 10 0 0 0 0 1
pinseq=1
T 51305 40445 5 10 0 1 0 6 1
pinnumber=1
T 51455 40395 5 10 0 1 0 0 1
pinlabel=unknown
T 50800 40400 5 10 0 0 0 0 1
pintype=unknown
}
V 51699 40399 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 51699 40399 5 10 0 1 0 0 1
footprint=mount_hole
}
T 51595 39899 8 10 0 1 0 0 1
refdes=MH?
]
{
T 51595 39899 5 10 1 1 0 0 1
refdes=MH4
T 50800 39900 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 49500 40600 1 0 0 EMBEDDEDmount_hole.sym
[
P 49500 41100 50100 41100 1 0 0
{
T 49900 41400 5 10 0 1 0 0 1
device=mount_hole
T 49500 41100 5 10 0 0 0 0 1
pinseq=1
T 50005 41145 5 10 0 1 0 6 1
pinnumber=1
T 50155 41095 5 10 0 1 0 0 1
pinlabel=unknown
T 49500 41100 5 10 0 0 0 0 1
pintype=unknown
}
V 50399 41099 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 50399 41099 5 10 0 1 0 0 1
footprint=mount_hole
}
T 50295 40599 8 10 0 1 0 0 1
refdes=MH?
]
{
T 50295 40599 5 10 1 1 0 0 1
refdes=MH1
T 49500 40600 5 10 0 0 0 0 1
footprint=mount_hole_125
}
C 49500 39900 1 0 0 EMBEDDEDmount_hole.sym
[
P 49500 40400 50100 40400 1 0 0
{
T 49900 40700 5 10 0 1 0 0 1
device=mount_hole
T 49500 40400 5 10 0 0 0 0 1
pinseq=1
T 50005 40445 5 10 0 1 0 6 1
pinnumber=1
T 50155 40395 5 10 0 1 0 0 1
pinlabel=unknown
T 49500 40400 5 10 0 0 0 0 1
pintype=unknown
}
V 50399 40399 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
{
T 50399 40399 5 10 0 1 0 0 1
footprint=mount_hole
}
T 50295 39899 8 10 0 1 0 0 1
refdes=MH?
]
{
T 50295 39899 5 10 1 1 0 0 1
refdes=MH3
T 49500 39900 5 10 0 0 0 0 1
footprint=mount_hole_125
}
N 44400 51200 44900 51200 4
{
T 44500 51200 5 10 1 1 0 0 1
netname=JC7
}
N 44400 50800 44900 50800 4
{
T 44500 50800 5 10 1 1 0 0 1
netname=JC6
}
N 44400 50400 44900 50400 4
{
T 44500 50400 5 10 1 1 0 0 1
netname=JC5
}
N 44400 50000 44900 50000 4
{
T 44500 50000 5 10 1 1 0 0 1
netname=JC4
}
N 44400 49600 44900 49600 4
{
T 44500 49600 5 10 1 1 0 0 1
netname=JB7
}
N 47000 47400 47000 47900 4
{
T 47000 47300 5 10 1 1 90 0 1
netname=SPI_MISO
}
N 47400 47400 47400 47900 4
{
T 47400 47300 5 10 1 1 90 0 1
netname=AD_CS
}
N 47800 47400 47800 47900 4
{
T 47800 47500 5 10 1 1 90 0 1
netname=JB4
}
N 48200 47400 48200 47900 4
{
T 48200 47500 5 10 1 1 90 0 1
netname=JA7
}
N 48600 47400 48600 47900 4
{
T 48600 47500 5 10 1 1 90 0 1
netname=JA6
}
N 44400 49400 44900 49400 4
{
T 44500 49400 5 10 1 1 0 0 1
netname=JA5
}
N 44400 51600 44900 51600 4
{
T 44500 51600 5 10 1 1 0 0 1
netname=JD4
}
N 44400 52000 44900 52000 4
{
T 44500 52000 5 10 1 1 0 0 1
netname=JD5
}
N 46800 53500 46800 54000 4
{
T 46800 53600 5 10 1 1 90 0 1
netname=JD7
}
N 44400 49200 44900 49200 4
{
T 44500 49200 5 10 1 1 0 0 1
netname=JA1
}
N 48800 47400 48800 47900 4
{
T 48800 47500 5 10 1 1 90 0 1
netname=JA2
}
N 48400 47400 48400 47900 4
{
T 48400 47500 5 10 1 1 90 0 1
netname=JA3
}
N 48000 47400 48000 47900 4
{
T 48000 47500 5 10 1 1 90 0 1
netname=JB0
}
N 47600 47400 47600 47900 4
{
T 47600 47500 5 10 1 1 90 0 1
netname=JB1
}
N 47200 47400 47200 47900 4
{
T 47200 47300 5 10 1 1 90 0 1
netname=SPI_SCLK
}
N 46800 47400 46800 47900 4
{
T 46800 47300 5 10 1 1 90 0 1
netname=SPI_MOSI
}
N 44400 49800 44900 49800 4
{
T 44500 49800 5 10 1 1 0 0 1
netname=JC0
}
N 44400 50200 44900 50200 4
{
T 44500 50200 5 10 1 1 0 0 1
netname=JC1
}
N 44400 50600 44900 50600 4
{
T 44500 50600 5 10 1 1 0 0 1
netname=JC2
}
N 44400 51000 44900 51000 4
{
T 44500 51000 5 10 1 1 0 0 1
netname=JC3
}
N 44400 51400 44900 51400 4
{
T 44500 51400 5 10 1 1 0 0 1
netname=JD0
}
N 44400 51800 44900 51800 4
{
T 44500 51800 5 10 1 1 0 0 1
netname=JD1
}
N 44400 52200 44900 52200 4
{
T 44500 52200 5 10 1 1 0 0 1
netname=JD2
}
C 46300 46600 1 0 0 EMBEDDEDgnd-1.sym
[
L 46380 46610 46420 46610 3 0 0 0 -1 -1
L 46355 46650 46445 46650 3 0 0 0 -1 -1
L 46300 46700 46500 46700 3 0 0 0 -1 -1
P 46400 46700 46400 46900 1 0 1
{
T 46458 46761 5 4 0 1 0 0 1
pinnumber=1
T 46458 46761 5 4 0 0 0 0 1
pinseq=1
T 46458 46761 5 4 0 1 0 0 1
pinlabel=1
T 46458 46761 5 4 0 1 0 0 1
pintype=pwr
}
T 46600 46650 8 10 0 0 0 0 1
net=GND:1
]
N 46400 47900 46400 46900 4
N 49000 47900 49000 47200 4
N 46400 47200 50900 47200 4
N 50500 52200 50900 52200 4
N 50900 47200 50900 52200 4
N 50900 52000 50500 52000 4
N 50500 51400 50900 51400 4
N 50500 50400 50900 50400 4
N 50500 49800 50900 49800 4
N 50500 49400 50900 49400 4
N 50500 49600 50700 49600 4
N 50700 49600 50700 52800 4
N 50500 50600 50700 50600 4
N 50500 51200 50700 51200 4
C 45300 53200 1 0 0 EMBEDDEDgnd-1.sym
[
L 45380 53210 45420 53210 3 0 0 0 -1 -1
L 45355 53250 45445 53250 3 0 0 0 -1 -1
L 45300 53300 45500 53300 3 0 0 0 -1 -1
P 45400 53300 45400 53500 1 0 1
{
T 45458 53361 5 4 0 1 0 0 1
pinnumber=1
T 45458 53361 5 4 0 0 0 0 1
pinseq=1
T 45458 53361 5 4 0 1 0 0 1
pinlabel=1
T 45458 53361 5 4 0 1 0 0 1
pintype=pwr
}
T 45600 53250 8 10 0 0 0 0 1
net=GND:1
]
N 48000 53500 48000 54200 4
N 48000 54200 45400 54200 4
N 45400 54200 45400 53500 4
N 47200 53500 47200 54200 4
N 46400 53500 46400 54200 4
C 45200 47900 1 0 0 EMBEDDEDgeneric-power.sym
[
L 45250 48100 45550 48100 3 0 0 0 -1 -1
P 45400 47900 45400 48100 1 0 0
{
T 45450 47950 5 6 0 1 0 0 1
pintype=pwr
T 45450 47950 5 6 0 1 0 0 1
pinlabel=1
T 45450 47950 5 6 0 0 0 0 1
pinseq=1
T 45450 47950 5 6 0 1 0 0 1
pinnumber=1
}
T 45400 48150 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 45400 48150 5 10 0 1 0 3 1
net=DVDD:1
T 45200 48100 5 10 1 1 0 0 1
value=DVDD
}
N 46200 47900 45400 47900 4
C 46000 54500 1 0 0 EMBEDDEDgeneric-power.sym
[
L 46050 54700 46350 54700 3 0 0 0 -1 -1
P 46200 54500 46200 54700 1 0 0
{
T 46250 54550 5 6 0 1 0 0 1
pintype=pwr
T 46250 54550 5 6 0 1 0 0 1
pinlabel=1
T 46250 54550 5 6 0 0 0 0 1
pinseq=1
T 46250 54550 5 6 0 1 0 0 1
pinnumber=1
}
T 46200 54750 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 46200 54750 5 10 0 1 0 3 1
net=DVDD:1
T 46000 54700 5 10 1 1 0 0 1
value=DVDD
}
N 46200 53500 46200 54500 4
N 46200 54400 47400 54400 4
N 47000 54400 47000 53500 4
N 47400 54400 47400 53500 4
C 49100 54600 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 48900 55000 48900 54800 3 0 0 0 -1 -1
L 48900 55300 48900 55100 3 0 0 0 -1 -1
L 48700 55100 49100 55100 3 0 0 0 -1 -1
L 48700 55000 49100 55000 3 0 0 0 -1 -1
P 48900 55500 48900 55300 1 0 0
{
T 48850 55350 5 8 0 1 90 0 1
pinnumber=2
T 48950 55350 5 8 0 1 90 2 1
pinseq=2
T 48900 55300 9 8 0 1 90 6 1
pinlabel=2
T 48900 55300 5 8 0 1 90 8 1
pintype=pas
}
P 48900 54600 48900 54800 1 0 0
{
T 48850 54750 5 8 0 1 90 6 1
pinnumber=1
T 48950 54750 5 8 0 1 90 8 1
pinseq=1
T 48900 54800 9 8 0 1 90 0 1
pinlabel=1
T 48900 54800 5 8 0 1 90 2 1
pintype=pas
}
T 48200 54800 5 10 0 0 90 0 1
symversion=0.1
T 48000 54800 5 10 0 0 90 0 1
numslots=0
T 47800 54800 5 10 0 0 90 0 1
description=capacitor
T 48600 54800 8 10 0 1 90 0 1
refdes=C?
T 48400 54800 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 48400 54800 5 10 0 0 90 0 1
device=CAPACITOR
T 48200 54800 5 10 0 0 90 0 1
symversion=0.1
T 49100 54600 5 10 0 0 0 0 1
footprint=my_0402_sm
T 48600 55300 5 10 1 1 180 0 1
refdes=C111
T 48300 54900 5 10 1 1 0 0 1
value=33pf
}
C 50200 54600 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 50000 55000 50000 54800 3 0 0 0 -1 -1
L 50000 55300 50000 55100 3 0 0 0 -1 -1
L 49800 55100 50200 55100 3 0 0 0 -1 -1
L 49800 55000 50200 55000 3 0 0 0 -1 -1
P 50000 55500 50000 55300 1 0 0
{
T 49950 55350 5 8 0 1 90 0 1
pinnumber=2
T 50050 55350 5 8 0 1 90 2 1
pinseq=2
T 50000 55300 9 8 0 1 90 6 1
pinlabel=2
T 50000 55300 5 8 0 1 90 8 1
pintype=pas
}
P 50000 54600 50000 54800 1 0 0
{
T 49950 54750 5 8 0 1 90 6 1
pinnumber=1
T 50050 54750 5 8 0 1 90 8 1
pinseq=1
T 50000 54800 9 8 0 1 90 0 1
pinlabel=1
T 50000 54800 5 8 0 1 90 2 1
pintype=pas
}
T 49300 54800 5 10 0 0 90 0 1
symversion=0.1
T 49100 54800 5 10 0 0 90 0 1
numslots=0
T 48900 54800 5 10 0 0 90 0 1
description=capacitor
T 49700 54800 8 10 0 1 90 0 1
refdes=C?
T 49500 54800 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 49500 54800 5 10 0 0 90 0 1
device=CAPACITOR
T 49300 54800 5 10 0 0 90 0 1
symversion=0.1
T 50200 54600 5 10 0 0 0 0 1
footprint=my_0402_sm
T 49700 55300 5 10 1 1 180 0 1
refdes=C110
T 49400 54900 5 10 1 1 0 0 1
value=33pf
}
C 48800 54300 1 0 0 EMBEDDEDgnd-1.sym
[
L 48880 54310 48920 54310 3 0 0 0 -1 -1
L 48855 54350 48945 54350 3 0 0 0 -1 -1
L 48800 54400 49000 54400 3 0 0 0 -1 -1
P 48900 54400 48900 54600 1 0 1
{
T 48958 54461 5 4 0 1 0 0 1
pinnumber=1
T 48958 54461 5 4 0 0 0 0 1
pinseq=1
T 48958 54461 5 4 0 1 0 0 1
pinlabel=1
T 48958 54461 5 4 0 1 0 0 1
pintype=pwr
}
T 49100 54350 8 10 0 0 0 0 1
net=GND:1
]
C 49900 54300 1 0 0 EMBEDDEDgnd-1.sym
[
L 49980 54310 50020 54310 3 0 0 0 -1 -1
L 49955 54350 50045 54350 3 0 0 0 -1 -1
L 49900 54400 50100 54400 3 0 0 0 -1 -1
P 50000 54400 50000 54600 1 0 1
{
T 50058 54461 5 4 0 1 0 0 1
pinnumber=1
T 50058 54461 5 4 0 0 0 0 1
pinseq=1
T 50058 54461 5 4 0 1 0 0 1
pinlabel=1
T 50058 54461 5 4 0 1 0 0 1
pintype=pwr
}
T 50200 54350 8 10 0 0 0 0 1
net=GND:1
]
N 48500 55500 49200 55500 4
{
T 48400 55500 5 10 1 1 0 0 1
netname=XTAL
}
N 49700 55500 50800 55500 4
{
T 50000 55500 5 10 1 1 0 0 1
netname=OSCIN
}
C 49200 55300 1 0 0 EMBEDDEDxtal-small.sym
[
P 49200 55500 49300 55500 1 0 0
{
T 49350 55550 5 8 0 1 0 6 1
pinnumber=1
T 49350 55450 5 8 0 1 0 8 1
pinseq=1
T 49400 55500 9 8 0 1 0 0 1
pinlabel=1
T 49400 55500 5 8 0 1 0 2 1
pintype=pas
}
P 49700 55500 49600 55500 1 0 0
{
T 49650 55550 5 8 0 1 0 0 1
pinnumber=2
T 49650 55450 5 8 0 1 0 2 1
pinseq=2
T 49600 55500 9 8 0 1 0 6 1
pinlabel=2
T 49600 55500 5 8 0 1 0 8 1
pintype=pas
}
L 49400 55600 49400 55400 3 0 0 0 -1 -1
L 49500 55600 49500 55400 3 0 0 0 -1 -1
L 49600 55500 49500 55500 3 0 0 0 -1 -1
L 49400 55500 49300 55500 3 0 0 0 -1 -1
B 49425 55425 50 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 49400 56000 5 10 0 0 0 0 1
device=CRYSTAL
T 49450 55700 8 8 0 1 0 4 1
refdes=X?
T 49400 56400 5 10 0 0 0 0 1
description=crystal
T 49400 56200 5 10 0 0 0 0 1
numslots=0
]
{
T 49400 56000 5 10 0 0 0 0 1
device=CRYSTAL
T 49200 55300 5 10 0 0 0 0 1
footprint=XTAL_7A
T 49450 55850 5 8 1 1 0 6 1
refdes=X201
T 49250 55650 5 8 1 1 0 0 1
value=40 MHz
}
N 47600 53500 47600 54900 4
{
T 47600 54500 5 10 1 1 90 0 1
netname=XTAL
}
N 47800 53500 47800 54900 4
{
T 47800 54300 5 10 1 1 90 0 1
netname=OSCIN
}
N 49000 53900 56000 53900 4
N 49000 53500 49000 53900 4
N 50500 51800 54400 51800 4
C 53200 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 53000 48400 53000 48200 3 0 0 0 -1 -1
L 53000 48700 53000 48500 3 0 0 0 -1 -1
L 52800 48500 53200 48500 3 0 0 0 -1 -1
L 52800 48400 53200 48400 3 0 0 0 -1 -1
P 53000 48900 53000 48700 1 0 0
{
T 52950 48750 5 8 0 1 90 0 1
pinnumber=2
T 53050 48750 5 8 0 1 90 2 1
pinseq=2
T 53000 48700 9 8 0 1 90 6 1
pinlabel=2
T 53000 48700 5 8 0 1 90 8 1
pintype=pas
}
P 53000 48000 53000 48200 1 0 0
{
T 52950 48150 5 8 0 1 90 6 1
pinnumber=1
T 53050 48150 5 8 0 1 90 8 1
pinseq=1
T 53000 48200 9 8 0 1 90 0 1
pinlabel=1
T 53000 48200 5 8 0 1 90 2 1
pintype=pas
}
T 52300 48200 5 10 0 0 90 0 1
symversion=0.1
T 52100 48200 5 10 0 0 90 0 1
numslots=0
T 51900 48200 5 10 0 0 90 0 1
description=capacitor
T 52700 48200 8 10 0 1 90 0 1
refdes=C?
T 52500 48200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 52500 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 52800 48700 5 10 1 1 180 0 1
refdes=C107
T 52100 48200 5 10 1 1 0 0 1
value=10uF 10V
T 53200 48000 5 10 0 0 0 0 1
footprint=my_0805
}
C 52000 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 51800 48400 51800 48200 3 0 0 0 -1 -1
L 51800 48700 51800 48500 3 0 0 0 -1 -1
L 51600 48500 52000 48500 3 0 0 0 -1 -1
L 51600 48400 52000 48400 3 0 0 0 -1 -1
P 51800 48900 51800 48700 1 0 0
{
T 51750 48750 5 8 0 1 90 0 1
pinnumber=2
T 51850 48750 5 8 0 1 90 2 1
pinseq=2
T 51800 48700 9 8 0 1 90 6 1
pinlabel=2
T 51800 48700 5 8 0 1 90 8 1
pintype=pas
}
P 51800 48000 51800 48200 1 0 0
{
T 51750 48150 5 8 0 1 90 6 1
pinnumber=1
T 51850 48150 5 8 0 1 90 8 1
pinseq=1
T 51800 48200 9 8 0 1 90 0 1
pinlabel=1
T 51800 48200 5 8 0 1 90 2 1
pintype=pas
}
T 51100 48200 5 10 0 0 90 0 1
symversion=0.1
T 50900 48200 5 10 0 0 90 0 1
numslots=0
T 50700 48200 5 10 0 0 90 0 1
description=capacitor
T 51500 48200 8 10 0 1 90 0 1
refdes=C?
T 51300 48200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 51300 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 51500 48500 5 10 1 1 180 0 1
value=0.1uf
T 52000 48000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 51500 48700 5 10 1 1 180 0 1
refdes=C106
}
N 50500 49200 54100 49200 4
N 51800 49200 51800 48900 4
N 49200 47900 49200 47700 4
N 49200 47700 53300 47700 4
N 51800 47700 51800 48000 4
C 53500 46800 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 53300 47200 53300 47000 3 0 0 0 -1 -1
L 53300 47500 53300 47300 3 0 0 0 -1 -1
L 53100 47300 53500 47300 3 0 0 0 -1 -1
L 53100 47200 53500 47200 3 0 0 0 -1 -1
P 53300 47700 53300 47500 1 0 0
{
T 53250 47550 5 8 0 1 90 0 1
pinnumber=2
T 53350 47550 5 8 0 1 90 2 1
pinseq=2
T 53300 47500 9 8 0 1 90 6 1
pinlabel=2
T 53300 47500 5 8 0 1 90 8 1
pintype=pas
}
P 53300 46800 53300 47000 1 0 0
{
T 53250 46950 5 8 0 1 90 6 1
pinnumber=1
T 53350 46950 5 8 0 1 90 8 1
pinseq=1
T 53300 47000 9 8 0 1 90 0 1
pinlabel=1
T 53300 47000 5 8 0 1 90 2 1
pintype=pas
}
T 52600 47000 5 10 0 0 90 0 1
symversion=0.1
T 52400 47000 5 10 0 0 90 0 1
numslots=0
T 52200 47000 5 10 0 0 90 0 1
description=capacitor
T 53000 47000 8 10 0 1 90 0 1
refdes=C?
T 52800 47000 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 52800 47000 5 10 0 0 90 0 1
device=CAPACITOR
T 53000 47300 5 10 1 1 180 0 1
value=0.1uf
T 53500 46800 5 10 0 0 0 0 1
footprint=my_0402_sm
T 53000 47500 5 10 1 1 180 0 1
refdes=C113
}
C 54300 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 54100 48400 54100 48200 3 0 0 0 -1 -1
L 54100 48700 54100 48500 3 0 0 0 -1 -1
L 53900 48500 54300 48500 3 0 0 0 -1 -1
L 53900 48400 54300 48400 3 0 0 0 -1 -1
P 54100 48900 54100 48700 1 0 0
{
T 54050 48750 5 8 0 1 90 0 1
pinnumber=2
T 54150 48750 5 8 0 1 90 2 1
pinseq=2
T 54100 48700 9 8 0 1 90 6 1
pinlabel=2
T 54100 48700 5 8 0 1 90 8 1
pintype=pas
}
P 54100 48000 54100 48200 1 0 0
{
T 54050 48150 5 8 0 1 90 6 1
pinnumber=1
T 54150 48150 5 8 0 1 90 8 1
pinseq=1
T 54100 48200 9 8 0 1 90 0 1
pinlabel=1
T 54100 48200 5 8 0 1 90 2 1
pintype=pas
}
T 53400 48200 5 10 0 0 90 0 1
symversion=0.1
T 53200 48200 5 10 0 0 90 0 1
numslots=0
T 53000 48200 5 10 0 0 90 0 1
description=capacitor
T 53800 48200 8 10 0 1 90 0 1
refdes=C?
T 53600 48200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 53600 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 53800 48400 5 10 1 1 180 0 1
value=0.1uf
T 54300 48000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 53900 48700 5 10 1 1 180 0 1
refdes=C108
}
C 53200 46500 1 0 0 EMBEDDEDgnd-1.sym
[
L 53280 46510 53320 46510 3 0 0 0 -1 -1
L 53255 46550 53345 46550 3 0 0 0 -1 -1
L 53200 46600 53400 46600 3 0 0 0 -1 -1
P 53300 46600 53300 46800 1 0 1
{
T 53358 46661 5 4 0 1 0 0 1
pinnumber=1
T 53358 46661 5 4 0 0 0 0 1
pinseq=1
T 53358 46661 5 4 0 1 0 0 1
pinlabel=1
T 53358 46661 5 4 0 1 0 0 1
pintype=pwr
}
T 53500 46550 8 10 0 0 0 0 1
net=GND:1
]
C 54000 47700 1 0 0 EMBEDDEDgnd-1.sym
[
L 54080 47710 54120 47710 3 0 0 0 -1 -1
L 54055 47750 54145 47750 3 0 0 0 -1 -1
L 54000 47800 54200 47800 3 0 0 0 -1 -1
P 54100 47800 54100 48000 1 0 1
{
T 54158 47861 5 4 0 1 0 0 1
pinnumber=1
T 54158 47861 5 4 0 0 0 0 1
pinseq=1
T 54158 47861 5 4 0 1 0 0 1
pinlabel=1
T 54158 47861 5 4 0 1 0 0 1
pintype=pwr
}
T 54300 47750 8 10 0 0 0 0 1
net=GND:1
]
N 53000 49200 53000 48900 4
N 54100 48900 54100 49200 4
N 53000 47700 53000 48000 4
C 55800 48000 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 55600 48400 55600 48200 3 0 0 0 -1 -1
L 55600 48700 55600 48500 3 0 0 0 -1 -1
L 55400 48500 55800 48500 3 0 0 0 -1 -1
L 55400 48400 55800 48400 3 0 0 0 -1 -1
P 55600 48900 55600 48700 1 0 0
{
T 55550 48750 5 8 0 1 90 0 1
pinnumber=2
T 55650 48750 5 8 0 1 90 2 1
pinseq=2
T 55600 48700 9 8 0 1 90 6 1
pinlabel=2
T 55600 48700 5 8 0 1 90 8 1
pintype=pas
}
P 55600 48000 55600 48200 1 0 0
{
T 55550 48150 5 8 0 1 90 6 1
pinnumber=1
T 55650 48150 5 8 0 1 90 8 1
pinseq=1
T 55600 48200 9 8 0 1 90 0 1
pinlabel=1
T 55600 48200 5 8 0 1 90 2 1
pintype=pas
}
T 54900 48200 5 10 0 0 90 0 1
symversion=0.1
T 54700 48200 5 10 0 0 90 0 1
numslots=0
T 54500 48200 5 10 0 0 90 0 1
description=capacitor
T 55300 48200 8 10 0 1 90 0 1
refdes=C?
T 55100 48200 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 55100 48200 5 10 0 0 90 0 1
device=CAPACITOR
T 55800 48000 5 10 0 0 0 0 1
footprint=my_0402_sm
T 56300 48400 5 10 1 1 180 0 1
value=0.1uf
T 56300 48600 5 10 1 1 180 0 1
refdes=C109
}
C 55500 47700 1 0 0 EMBEDDEDgnd-1.sym
[
L 55580 47710 55620 47710 3 0 0 0 -1 -1
L 55555 47750 55645 47750 3 0 0 0 -1 -1
L 55500 47800 55700 47800 3 0 0 0 -1 -1
P 55600 47800 55600 48000 1 0 1
{
T 55658 47861 5 4 0 1 0 0 1
pinnumber=1
T 55658 47861 5 4 0 0 0 0 1
pinseq=1
T 55658 47861 5 4 0 1 0 0 1
pinlabel=1
T 55658 47861 5 4 0 1 0 0 1
pintype=pwr
}
T 55800 47750 8 10 0 0 0 0 1
net=GND:1
]
N 50500 51000 55600 51000 4
N 50500 50800 54600 50800 4
C 54500 47700 1 0 0 EMBEDDEDgnd-1.sym
[
L 54580 47710 54620 47710 3 0 0 0 -1 -1
L 54555 47750 54645 47750 3 0 0 0 -1 -1
L 54500 47800 54700 47800 3 0 0 0 -1 -1
P 54600 47800 54600 48000 1 0 1
{
T 54658 47861 5 4 0 1 0 0 1
pinnumber=1
T 54658 47861 5 4 0 0 0 0 1
pinseq=1
T 54658 47861 5 4 0 1 0 0 1
pinlabel=1
T 54658 47861 5 4 0 1 0 0 1
pintype=pwr
}
T 54800 47750 8 10 0 0 0 0 1
net=GND:1
]
C 54700 48000 1 90 0 EMBEDDEDresistor-1.sym
[
L 54500 48201 54600 48150 3 0 0 0 -1 -1
P 54600 48000 54600 48152 1 0 0
{
T 54550 48100 5 8 0 1 90 0 1
pintype=pas
T 54550 48100 5 8 0 1 90 0 1
pinlabel=1
T 54550 48100 5 8 0 0 90 0 1
pinseq=1
T 54550 48100 5 8 0 1 90 0 1
pinnumber=1
}
P 54600 48900 54600 48750 1 0 0
{
T 54550 48800 5 8 0 1 90 0 1
pintype=pas
T 54550 48800 5 8 0 1 90 0 1
pinlabel=2
T 54550 48800 5 8 0 0 90 0 1
pinseq=2
T 54550 48800 5 8 0 1 90 0 1
pinnumber=2
}
L 54700 48700 54600 48750 3 0 0 0 -1 -1
L 54500 48600 54700 48700 3 0 0 0 -1 -1
L 54700 48300 54500 48200 3 0 0 0 -1 -1
L 54500 48400 54700 48300 3 0 0 0 -1 -1
L 54700 48500 54500 48400 3 0 0 0 -1 -1
L 54500 48600 54700 48500 3 0 0 0 -1 -1
T 54700 48000 8 10 0 1 90 0 1
class=DISCRETE
T 54700 48000 8 10 0 1 90 0 1
pins=2
T 54400 48200 8 10 0 1 90 0 1
refdes=R?
T 54300 48300 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 54300 48300 5 10 0 0 90 0 1
device=RESISTOR
T 54800 48300 5 10 1 1 0 0 1
value=1.96k
T 54700 48000 5 10 0 1 0 0 1
footprint=my_0402_sm
T 54800 48500 5 10 1 1 0 0 1
refdes=R106
}
N 50500 50200 54400 50200 4
N 50500 50000 56000 50000 4
C 31600 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 31400 46700 31400 46500 3 0 0 0 -1 -1
L 31400 47000 31400 46800 3 0 0 0 -1 -1
L 31200 46800 31600 46800 3 0 0 0 -1 -1
L 31200 46700 31600 46700 3 0 0 0 -1 -1
P 31400 47200 31400 47000 1 0 0
{
T 31350 47050 5 8 0 1 90 0 1
pinnumber=2
T 31450 47050 5 8 0 1 90 2 1
pinseq=2
T 31400 47000 9 8 0 1 90 6 1
pinlabel=2
T 31400 47000 5 8 0 1 90 8 1
pintype=pas
}
P 31400 46300 31400 46500 1 0 0
{
T 31350 46450 5 8 0 1 90 6 1
pinnumber=1
T 31450 46450 5 8 0 1 90 8 1
pinseq=1
T 31400 46500 9 8 0 1 90 0 1
pinlabel=1
T 31400 46500 5 8 0 1 90 2 1
pintype=pas
}
T 30700 46500 5 10 0 0 90 0 1
symversion=0.1
T 30500 46500 5 10 0 0 90 0 1
numslots=0
T 30300 46500 5 10 0 0 90 0 1
description=capacitor
T 31100 46500 8 10 0 1 90 0 1
refdes=C?
T 30900 46500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 30900 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 31100 46800 5 10 1 1 180 0 1
value=0.1uf
T 31600 46300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 31100 47000 5 10 1 1 180 0 1
refdes=C117
}
C 31300 46000 1 0 0 EMBEDDEDgnd-1.sym
[
L 31380 46010 31420 46010 3 0 0 0 -1 -1
L 31355 46050 31445 46050 3 0 0 0 -1 -1
L 31300 46100 31500 46100 3 0 0 0 -1 -1
P 31400 46100 31400 46300 1 0 1
{
T 31458 46161 5 4 0 1 0 0 1
pinnumber=1
T 31458 46161 5 4 0 0 0 0 1
pinseq=1
T 31458 46161 5 4 0 1 0 0 1
pinlabel=1
T 31458 46161 5 4 0 1 0 0 1
pintype=pwr
}
T 31600 46050 8 10 0 0 0 0 1
net=GND:1
]
C 32600 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 32400 46700 32400 46500 3 0 0 0 -1 -1
L 32400 47000 32400 46800 3 0 0 0 -1 -1
L 32200 46800 32600 46800 3 0 0 0 -1 -1
L 32200 46700 32600 46700 3 0 0 0 -1 -1
P 32400 47200 32400 47000 1 0 0
{
T 32350 47050 5 8 0 1 90 0 1
pinnumber=2
T 32450 47050 5 8 0 1 90 2 1
pinseq=2
T 32400 47000 9 8 0 1 90 6 1
pinlabel=2
T 32400 47000 5 8 0 1 90 8 1
pintype=pas
}
P 32400 46300 32400 46500 1 0 0
{
T 32350 46450 5 8 0 1 90 6 1
pinnumber=1
T 32450 46450 5 8 0 1 90 8 1
pinseq=1
T 32400 46500 9 8 0 1 90 0 1
pinlabel=1
T 32400 46500 5 8 0 1 90 2 1
pintype=pas
}
T 31700 46500 5 10 0 0 90 0 1
symversion=0.1
T 31500 46500 5 10 0 0 90 0 1
numslots=0
T 31300 46500 5 10 0 0 90 0 1
description=capacitor
T 32100 46500 8 10 0 1 90 0 1
refdes=C?
T 31900 46500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 31900 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 32600 46300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 32100 46800 5 10 1 1 180 0 1
value=0.1uf
T 32100 47000 5 10 1 1 180 0 1
refdes=C118
}
C 32300 46000 1 0 0 EMBEDDEDgnd-1.sym
[
L 32380 46010 32420 46010 3 0 0 0 -1 -1
L 32355 46050 32445 46050 3 0 0 0 -1 -1
L 32300 46100 32500 46100 3 0 0 0 -1 -1
P 32400 46100 32400 46300 1 0 1
{
T 32458 46161 5 4 0 1 0 0 1
pinnumber=1
T 32458 46161 5 4 0 0 0 0 1
pinseq=1
T 32458 46161 5 4 0 1 0 0 1
pinlabel=1
T 32458 46161 5 4 0 1 0 0 1
pintype=pwr
}
T 32600 46050 8 10 0 0 0 0 1
net=GND:1
]
C 33600 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 33400 46700 33400 46500 3 0 0 0 -1 -1
L 33400 47000 33400 46800 3 0 0 0 -1 -1
L 33200 46800 33600 46800 3 0 0 0 -1 -1
L 33200 46700 33600 46700 3 0 0 0 -1 -1
P 33400 47200 33400 47000 1 0 0
{
T 33350 47050 5 8 0 1 90 0 1
pinnumber=2
T 33450 47050 5 8 0 1 90 2 1
pinseq=2
T 33400 47000 9 8 0 1 90 6 1
pinlabel=2
T 33400 47000 5 8 0 1 90 8 1
pintype=pas
}
P 33400 46300 33400 46500 1 0 0
{
T 33350 46450 5 8 0 1 90 6 1
pinnumber=1
T 33450 46450 5 8 0 1 90 8 1
pinseq=1
T 33400 46500 9 8 0 1 90 0 1
pinlabel=1
T 33400 46500 5 8 0 1 90 2 1
pintype=pas
}
T 32700 46500 5 10 0 0 90 0 1
symversion=0.1
T 32500 46500 5 10 0 0 90 0 1
numslots=0
T 32300 46500 5 10 0 0 90 0 1
description=capacitor
T 33100 46500 8 10 0 1 90 0 1
refdes=C?
T 32900 46500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 32900 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 33600 46300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 33100 46800 5 10 1 1 180 0 1
value=0.1uf
T 33100 47000 5 10 1 1 180 0 1
refdes=C119
}
C 33300 46000 1 0 0 EMBEDDEDgnd-1.sym
[
L 33380 46010 33420 46010 3 0 0 0 -1 -1
L 33355 46050 33445 46050 3 0 0 0 -1 -1
L 33300 46100 33500 46100 3 0 0 0 -1 -1
P 33400 46100 33400 46300 1 0 1
{
T 33458 46161 5 4 0 1 0 0 1
pinnumber=1
T 33458 46161 5 4 0 0 0 0 1
pinseq=1
T 33458 46161 5 4 0 1 0 0 1
pinlabel=1
T 33458 46161 5 4 0 1 0 0 1
pintype=pwr
}
T 33600 46050 8 10 0 0 0 0 1
net=GND:1
]
C 34600 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 34400 46700 34400 46500 3 0 0 0 -1 -1
L 34400 47000 34400 46800 3 0 0 0 -1 -1
L 34200 46800 34600 46800 3 0 0 0 -1 -1
L 34200 46700 34600 46700 3 0 0 0 -1 -1
P 34400 47200 34400 47000 1 0 0
{
T 34350 47050 5 8 0 1 90 0 1
pinnumber=2
T 34450 47050 5 8 0 1 90 2 1
pinseq=2
T 34400 47000 9 8 0 1 90 6 1
pinlabel=2
T 34400 47000 5 8 0 1 90 8 1
pintype=pas
}
P 34400 46300 34400 46500 1 0 0
{
T 34350 46450 5 8 0 1 90 6 1
pinnumber=1
T 34450 46450 5 8 0 1 90 8 1
pinseq=1
T 34400 46500 9 8 0 1 90 0 1
pinlabel=1
T 34400 46500 5 8 0 1 90 2 1
pintype=pas
}
T 33700 46500 5 10 0 0 90 0 1
symversion=0.1
T 33500 46500 5 10 0 0 90 0 1
numslots=0
T 33300 46500 5 10 0 0 90 0 1
description=capacitor
T 34100 46500 8 10 0 1 90 0 1
refdes=C?
T 33900 46500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 33900 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 34600 46300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 34100 46800 5 10 1 1 180 0 1
value=0.1uf
T 34100 47000 5 10 1 1 180 0 1
refdes=C120
}
C 34300 46000 1 0 0 EMBEDDEDgnd-1.sym
[
L 34380 46010 34420 46010 3 0 0 0 -1 -1
L 34355 46050 34445 46050 3 0 0 0 -1 -1
L 34300 46100 34500 46100 3 0 0 0 -1 -1
P 34400 46100 34400 46300 1 0 1
{
T 34458 46161 5 4 0 1 0 0 1
pinnumber=1
T 34458 46161 5 4 0 0 0 0 1
pinseq=1
T 34458 46161 5 4 0 1 0 0 1
pinlabel=1
T 34458 46161 5 4 0 1 0 0 1
pintype=pwr
}
T 34600 46050 8 10 0 0 0 0 1
net=GND:1
]
N 29100 47200 35400 47200 4
C 31800 41600 1 0 0 EMBEDDEDgnd-1.sym
[
L 31880 41610 31920 41610 3 0 0 0 -1 -1
L 31855 41650 31945 41650 3 0 0 0 -1 -1
L 31800 41700 32000 41700 3 0 0 0 -1 -1
P 31900 41700 31900 41900 1 0 1
{
T 31958 41761 5 4 0 1 0 0 1
pinnumber=1
T 31958 41761 5 4 0 0 0 0 1
pinseq=1
T 31958 41761 5 4 0 1 0 0 1
pinlabel=1
T 31958 41761 5 4 0 1 0 0 1
pintype=pwr
}
T 32100 41650 8 10 0 0 0 0 1
net=GND:1
]
C 33100 41900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 32900 42300 32900 42100 3 0 0 0 -1 -1
L 32900 42600 32900 42400 3 0 0 0 -1 -1
L 32700 42400 33100 42400 3 0 0 0 -1 -1
L 32700 42300 33100 42300 3 0 0 0 -1 -1
P 32900 42800 32900 42600 1 0 0
{
T 32850 42650 5 8 0 1 90 0 1
pinnumber=2
T 32950 42650 5 8 0 1 90 2 1
pinseq=2
T 32900 42600 9 8 0 1 90 6 1
pinlabel=2
T 32900 42600 5 8 0 1 90 8 1
pintype=pas
}
P 32900 41900 32900 42100 1 0 0
{
T 32850 42050 5 8 0 1 90 6 1
pinnumber=1
T 32950 42050 5 8 0 1 90 8 1
pinseq=1
T 32900 42100 9 8 0 1 90 0 1
pinlabel=1
T 32900 42100 5 8 0 1 90 2 1
pintype=pas
}
T 32200 42100 5 10 0 0 90 0 1
symversion=0.1
T 32000 42100 5 10 0 0 90 0 1
numslots=0
T 31800 42100 5 10 0 0 90 0 1
description=capacitor
T 32600 42100 8 10 0 1 90 0 1
refdes=C?
T 32400 42100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 32400 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 33100 41900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 32600 42400 5 10 1 1 180 0 1
value=0.1uf
T 32600 42600 5 10 1 1 180 0 1
refdes=C115
}
C 32800 41600 1 0 0 EMBEDDEDgnd-1.sym
[
L 32880 41610 32920 41610 3 0 0 0 -1 -1
L 32855 41650 32945 41650 3 0 0 0 -1 -1
L 32800 41700 33000 41700 3 0 0 0 -1 -1
P 32900 41700 32900 41900 1 0 1
{
T 32958 41761 5 4 0 1 0 0 1
pinnumber=1
T 32958 41761 5 4 0 0 0 0 1
pinseq=1
T 32958 41761 5 4 0 1 0 0 1
pinlabel=1
T 32958 41761 5 4 0 1 0 0 1
pintype=pwr
}
T 33100 41650 8 10 0 0 0 0 1
net=GND:1
]
C 34100 41900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 33900 42300 33900 42100 3 0 0 0 -1 -1
L 33900 42600 33900 42400 3 0 0 0 -1 -1
L 33700 42400 34100 42400 3 0 0 0 -1 -1
L 33700 42300 34100 42300 3 0 0 0 -1 -1
P 33900 42800 33900 42600 1 0 0
{
T 33850 42650 5 8 0 1 90 0 1
pinnumber=2
T 33950 42650 5 8 0 1 90 2 1
pinseq=2
T 33900 42600 9 8 0 1 90 6 1
pinlabel=2
T 33900 42600 5 8 0 1 90 8 1
pintype=pas
}
P 33900 41900 33900 42100 1 0 0
{
T 33850 42050 5 8 0 1 90 6 1
pinnumber=1
T 33950 42050 5 8 0 1 90 8 1
pinseq=1
T 33900 42100 9 8 0 1 90 0 1
pinlabel=1
T 33900 42100 5 8 0 1 90 2 1
pintype=pas
}
T 33200 42100 5 10 0 0 90 0 1
symversion=0.1
T 33000 42100 5 10 0 0 90 0 1
numslots=0
T 32800 42100 5 10 0 0 90 0 1
description=capacitor
T 33600 42100 8 10 0 1 90 0 1
refdes=C?
T 33400 42100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 33400 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 34100 41900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 33600 42400 5 10 1 1 180 0 1
value=0.1uf
T 33600 42600 5 10 1 1 180 0 1
refdes=C116
}
C 33800 41600 1 0 0 EMBEDDEDgnd-1.sym
[
L 33880 41610 33920 41610 3 0 0 0 -1 -1
L 33855 41650 33945 41650 3 0 0 0 -1 -1
L 33800 41700 34000 41700 3 0 0 0 -1 -1
P 33900 41700 33900 41900 1 0 1
{
T 33958 41761 5 4 0 1 0 0 1
pinnumber=1
T 33958 41761 5 4 0 0 0 0 1
pinseq=1
T 33958 41761 5 4 0 1 0 0 1
pinlabel=1
T 33958 41761 5 4 0 1 0 0 1
pintype=pwr
}
T 34100 41650 8 10 0 0 0 0 1
net=GND:1
]
N 33900 42800 30700 42800 4
C 32100 41900 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 31900 42300 31900 42100 3 0 0 0 -1 -1
L 31900 42600 31900 42400 3 0 0 0 -1 -1
L 31700 42400 32100 42400 3 0 0 0 -1 -1
L 31700 42300 32100 42300 3 0 0 0 -1 -1
P 31900 42800 31900 42600 1 0 0
{
T 31850 42650 5 8 0 1 90 0 1
pinnumber=2
T 31950 42650 5 8 0 1 90 2 1
pinseq=2
T 31900 42600 9 8 0 1 90 6 1
pinlabel=2
T 31900 42600 5 8 0 1 90 8 1
pintype=pas
}
P 31900 41900 31900 42100 1 0 0
{
T 31850 42050 5 8 0 1 90 6 1
pinnumber=1
T 31950 42050 5 8 0 1 90 8 1
pinseq=1
T 31900 42100 9 8 0 1 90 0 1
pinlabel=1
T 31900 42100 5 8 0 1 90 2 1
pintype=pas
}
T 31200 42100 5 10 0 0 90 0 1
symversion=0.1
T 31000 42100 5 10 0 0 90 0 1
numslots=0
T 30800 42100 5 10 0 0 90 0 1
description=capacitor
T 31600 42100 8 10 0 1 90 0 1
refdes=C?
T 31400 42100 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 31400 42100 5 10 0 0 90 0 1
device=CAPACITOR
T 32100 41900 5 10 0 0 0 0 1
footprint=my_0402_sm
T 31600 42400 5 10 1 1 180 0 1
value=0.1uf
T 31600 42600 5 10 1 1 180 0 1
refdes=C114
}
C 35600 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 35400 46700 35400 46500 3 0 0 0 -1 -1
L 35400 47000 35400 46800 3 0 0 0 -1 -1
L 35200 46800 35600 46800 3 0 0 0 -1 -1
L 35200 46700 35600 46700 3 0 0 0 -1 -1
P 35400 47200 35400 47000 1 0 0
{
T 35400 47000 5 8 0 1 90 8 1
pintype=pas
T 35400 47000 9 8 0 1 90 6 1
pinlabel=2
T 35450 47050 5 8 0 1 90 2 1
pinseq=2
T 35350 47050 5 8 0 1 90 0 1
pinnumber=2
}
P 35400 46300 35400 46500 1 0 0
{
T 35400 46500 5 8 0 1 90 2 1
pintype=pas
T 35400 46500 9 8 0 1 90 0 1
pinlabel=1
T 35450 46450 5 8 0 1 90 8 1
pinseq=1
T 35350 46450 5 8 0 1 90 6 1
pinnumber=1
}
T 34700 46500 5 10 0 0 90 0 1
symversion=0.1
T 34500 46500 5 10 0 0 90 0 1
numslots=0
T 34300 46500 5 10 0 0 90 0 1
description=capacitor
T 35100 46500 8 10 0 1 90 0 1
refdes=C?
T 34900 46500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 34900 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 35600 46300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 35100 46800 5 10 1 1 180 0 1
value=0.1uf
T 35100 47000 5 10 1 1 180 0 1
refdes=C121
}
C 35300 46000 1 0 0 EMBEDDEDgnd-1.sym
[
L 35380 46010 35420 46010 3 0 0 0 -1 -1
L 35355 46050 35445 46050 3 0 0 0 -1 -1
L 35300 46100 35500 46100 3 0 0 0 -1 -1
P 35400 46100 35400 46300 1 0 1
{
T 35458 46161 5 4 0 1 0 0 1
pintype=pwr
T 35458 46161 5 4 0 1 0 0 1
pinlabel=1
T 35458 46161 5 4 0 0 0 0 1
pinseq=1
T 35458 46161 5 4 0 1 0 0 1
pinnumber=1
}
T 35600 46050 8 10 0 0 0 0 1
net=GND:1
]
N 48400 53500 48400 54400 4
{
T 48400 53700 5 10 1 1 90 0 1
netname=MODE
}
N 48200 53500 48200 54400 4
{
T 48200 53700 5 10 1 1 90 0 1
netname=CONFIG
}
N 46600 53500 46600 55400 4
{
T 46600 55000 5 10 1 1 90 0 1
netname=PDN
}
C 54300 46100 1 0 0 EMBEDDEDio-1.sym
[
L 54600 46100 55000 46100 3 0 0 0 -1 -1
L 54600 46300 55000 46300 3 0 0 0 -1 -1
L 54600 46300 54500 46200 3 0 0 0 -1 -1
L 54500 46200 54600 46100 3 0 0 0 -1 -1
L 55100 46200 55000 46100 3 0 0 0 -1 -1
L 55000 46300 55100 46200 3 0 0 0 -1 -1
P 54300 46200 54500 46200 1 0 0
{
T 54450 46250 5 10 0 1 0 6 1
pinnumber=1
T 54550 46350 9 10 0 0 0 0 1
pinlabel=I/O
T 54550 46550 5 10 0 0 0 0 1
pinseq=1
T 54550 46450 5 10 0 0 0 0 1
pintype=io
}
T 55200 46200 5 10 0 1 0 1 1
value=IO
T 54500 46800 5 10 0 0 0 0 1
description=I/O module port
T 54500 46700 5 10 0 0 0 0 1
device=none
T 55200 46300 5 10 0 0 0 0 1
net=IO:1
]
{
T 55200 46300 5 10 0 0 0 0 1
net=PLL_REF:1
T 55200 46200 5 10 1 1 0 1 1
value=PLL_REF
}
N 46600 47900 46600 46200 4
N 46600 46200 54300 46200 4
N 55800 53300 56000 53300 4
N 56000 52700 54400 52700 4
N 54400 51200 56000 51200 4
N 54400 51800 54400 52700 4
N 54600 50800 54600 48900 4
N 55600 48900 55600 51000 4
N 54400 51200 54400 50200 4
C 57500 52600 1 0 1 EMBEDDEDTC1-1T.sym
[
V 56600 54050 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56900 54050 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 56200 53300 56000 53300 1 0 1
{
T 56200 53300 5 10 0 1 0 6 1
pinlabel=2
T 56200 53300 5 10 0 0 0 6 1
pintype=pas
T 56200 53200 5 10 0 0 0 6 1
pinseq=2
T 56200 53400 5 10 1 1 0 6 1
pinnumber=2
}
L 56500 53300 56200 53300 3 0 0 0 -1 -1
P 56200 53900 56000 53900 1 0 1
{
T 56200 53900 5 10 0 1 0 6 1
pinlabel=1
T 56200 53900 5 10 0 1 0 6 1
pintype=pas
T 56200 53800 5 10 0 0 0 6 1
pinseq=1
T 56200 53700 5 10 1 1 0 6 1
pinnumber=1
}
P 56200 52700 56000 52700 1 0 1
{
T 56200 52700 5 10 0 1 0 6 1
pinlabel=3
T 56200 52700 5 10 0 1 0 6 1
pintype=pas
T 56200 52800 5 10 0 0 0 6 1
pinseq=3
T 56200 52800 5 10 1 1 0 6 1
pinnumber=3
}
P 57300 53900 57500 53900 1 0 1
{
T 57300 53900 5 10 0 1 0 6 1
pinlabel=6
T 57300 53900 5 10 0 0 0 6 1
pintype=pas
T 57300 53800 5 10 0 0 0 6 1
pinseq=6
T 57400 53700 5 10 1 1 0 6 1
pinnumber=6
}
P 57300 52700 57500 52700 1 0 1
{
T 57300 52700 5 10 0 1 0 6 1
pinlabel=4
T 57300 52700 5 10 0 1 0 6 1
pintype=pas
T 57200 52800 5 10 0 0 0 6 1
pinseq=4
T 57400 52800 5 10 1 1 0 6 1
pinnumber=4
}
L 56700 54000 56700 52600 3 0 0 0 -1 -1
L 56800 54000 56800 52600 3 0 0 0 -1 -1
L 56500 52700 56200 52700 3 0 0 0 -1 -1
L 56500 53900 56200 53900 3 0 0 0 -1 -1
L 57000 52700 57300 52700 3 0 0 0 -1 -1
L 57000 53900 57300 53900 3 0 0 0 -1 -1
A 56500 52800 98 270 180 3 0 0 0 -1 -1
A 56500 53000 98 270 180 3 0 0 0 -1 -1
A 56500 53200 98 270 180 3 0 0 0 -1 -1
A 56500 53400 98 270 180 3 0 0 0 -1 -1
A 56500 53600 98 270 180 3 0 0 0 -1 -1
A 57000 52800 98 90 180 3 0 0 0 -1 -1
A 57000 53000 98 90 180 3 0 0 0 -1 -1
A 56500 53800 98 270 180 3 0 0 0 -1 -1
A 57000 53200 100 90 180 3 0 0 0 -1 -1
A 57000 53400 98 90 180 3 0 0 0 -1 -1
A 57000 53600 98 90 180 3 0 0 0 -1 -1
A 57000 53800 98 90 180 3 0 0 0 -1 -1
T 57200 54200 8 10 0 1 0 6 1
value=TC1-1T
T 57500 54600 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 57500 54400 8 10 0 0 0 6 1
device=T1-1T-W38
T 57500 54000 8 10 0 1 0 6 1
refdes=T?
]
{
T 57500 54000 5 10 1 1 0 6 1
refdes=T101
T 57500 54400 5 10 0 0 0 6 1
device=TC1-1T
T 57500 54600 5 10 0 0 0 6 1
footprint=MINICIRCUITS_AT1521
T 57100 54200 5 10 1 1 0 6 1
value=TC1-1T
}
C 57500 49900 1 0 1 EMBEDDEDADT8-1T.sym
[
P 56200 50600 56000 50600 1 0 1
{
T 56205 50645 5 10 1 1 0 6 1
pinnumber=5
T 56255 50595 5 10 0 1 0 0 1
pinlabel=5
T 56200 50600 5 10 0 1 0 0 1
pintype=pas
T 56300 50700 5 10 0 0 0 0 1
pinseq=5
}
V 56600 51350 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 56900 51350 52 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 56500 50600 56200 50600 3 0 0 0 -1 -1
P 57300 50000 57500 50000 1 0 1
{
T 57245 49995 5 10 0 1 0 6 1
pinlabel=1
T 57300 50000 5 10 0 1 0 0 1
pintype=pas
T 57300 49900 5 10 0 0 0 0 1
pinseq=1
T 57295 50045 5 10 1 1 0 0 1
pinnumber=1
}
P 57300 51200 57500 51200 1 0 1
{
T 57245 51195 5 10 0 1 0 6 1
pinlabel=3
T 57300 51200 5 10 0 1 0 0 1
pintype=pas
T 57300 51300 5 10 0 0 0 0 1
pinseq=3
T 57295 51045 5 10 1 1 0 0 1
pinnumber=3
}
P 56200 50000 56000 50000 1 0 1
{
T 56255 49995 5 10 0 1 0 0 1
pinlabel=6
T 56200 50000 5 10 0 0 0 0 1
pintype=pas
T 56200 49900 5 10 0 0 0 0 1
pinseq=6
T 56205 50045 5 10 1 1 0 6 1
pinnumber=6
}
P 56200 51200 56000 51200 1 0 1
{
T 56255 51195 5 10 0 1 0 0 1
pinlabel=4
T 56200 51200 5 10 0 1 0 0 1
pintype=pas
T 56300 51300 5 10 0 0 0 0 1
pinseq=4
T 56205 51045 5 10 1 1 0 6 1
pinnumber=4
}
L 56700 51300 56700 49900 3 0 0 0 -1 -1
L 56800 51300 56800 49900 3 0 0 0 -1 -1
L 56500 50000 56200 50000 3 0 0 0 -1 -1
L 56500 51200 56200 51200 3 0 0 0 -1 -1
L 57000 50000 57300 50000 3 0 0 0 -1 -1
L 57000 51200 57300 51200 3 0 0 0 -1 -1
A 56500 50100 98 270 180 3 0 0 0 -1 -1
A 56500 50300 98 270 180 3 0 0 0 -1 -1
A 56500 50500 98 270 180 3 0 0 0 -1 -1
A 56500 50700 98 270 180 3 0 0 0 -1 -1
A 56500 50900 98 270 180 3 0 0 0 -1 -1
A 57000 50100 98 90 180 3 0 0 0 -1 -1
A 57000 50300 98 90 180 3 0 0 0 -1 -1
A 56500 51100 98 270 180 3 0 0 0 -1 -1
A 57000 50500 100 90 180 3 0 0 0 -1 -1
A 57000 50700 98 90 180 3 0 0 0 -1 -1
A 57000 50900 98 90 180 3 0 0 0 -1 -1
A 57000 51100 98 90 180 3 0 0 0 -1 -1
T 57200 51500 8 10 0 1 0 6 1
value=ADT8-1T
T 57500 51900 8 10 0 0 0 6 1
footprint=MINICIRCUITS_W38
T 57500 51700 8 10 0 0 0 6 1
device=T1-1T-W38
T 57500 51300 8 10 0 1 0 6 1
refdes=T?
]
{
T 57500 51300 5 10 1 1 0 6 1
refdes=T102
T 57500 51700 5 10 0 0 0 6 1
device=ADT8-1T
T 57500 51900 5 10 0 0 0 6 1
footprint=MINICIRCUITS_CD637
T 57200 51500 5 10 1 1 0 6 1
value=ADT8-1T
}
C 56700 54500 1 90 0 EMBEDDEDresistor-1.sym
[
L 56500 54701 56600 54650 3 0 0 0 -1 -1
P 56600 54500 56600 54652 1 0 0
{
T 56550 54600 5 8 0 1 90 0 1
pintype=pas
T 56550 54600 5 8 0 1 90 0 1
pinlabel=1
T 56550 54600 5 8 0 0 90 0 1
pinseq=1
T 56550 54600 5 8 0 1 90 0 1
pinnumber=1
}
P 56600 55400 56600 55250 1 0 0
{
T 56550 55300 5 8 0 1 90 0 1
pintype=pas
T 56550 55300 5 8 0 1 90 0 1
pinlabel=2
T 56550 55300 5 8 0 0 90 0 1
pinseq=2
T 56550 55300 5 8 0 1 90 0 1
pinnumber=2
}
L 56700 55200 56600 55250 3 0 0 0 -1 -1
L 56500 55100 56700 55200 3 0 0 0 -1 -1
L 56700 54800 56500 54700 3 0 0 0 -1 -1
L 56500 54900 56700 54800 3 0 0 0 -1 -1
L 56700 55000 56500 54900 3 0 0 0 -1 -1
L 56500 55100 56700 55000 3 0 0 0 -1 -1
T 56700 54500 8 10 0 1 90 0 1
class=DISCRETE
T 56700 54500 8 10 0 1 90 0 1
pins=2
T 56400 54700 8 10 0 1 90 0 1
refdes=R?
T 56300 54800 5 10 0 0 90 0 1
device=RESISTOR
]
{
T 56300 54800 5 10 0 0 90 0 1
device=RESISTOR
T 56800 54800 5 10 1 1 0 0 1
value=0
T 56700 54500 5 10 0 1 0 0 1
footprint=my_0402_sm
T 56800 55000 5 10 1 1 0 0 1
refdes=R105
}
C 56400 55400 1 0 0 EMBEDDEDgeneric-power.sym
[
L 56450 55600 56750 55600 3 0 0 0 -1 -1
P 56600 55400 56600 55600 1 0 0
{
T 56650 55450 5 6 0 1 0 0 1
pinnumber=1
T 56650 55450 5 6 0 0 0 0 1
pinseq=1
T 56650 55450 5 6 0 1 0 0 1
pinlabel=1
T 56650 55450 5 6 0 1 0 0 1
pintype=pwr
}
T 56600 55650 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 56600 55650 5 10 0 1 0 3 1
net=AVDD:1
T 56400 55600 5 10 1 1 0 0 1
value=AVDD
}
C 58400 54300 1 0 0 EMBEDDEDgnd-1.sym
[
L 58480 54310 58520 54310 3 0 0 0 -1 -1
L 58455 54350 58545 54350 3 0 0 0 -1 -1
L 58400 54400 58600 54400 3 0 0 0 -1 -1
P 58500 54400 58500 54600 1 0 1
{
T 58558 54461 5 4 0 1 0 0 1
pinnumber=1
T 58558 54461 5 4 0 0 0 0 1
pinseq=1
T 58558 54461 5 4 0 1 0 0 1
pinlabel=1
T 58558 54461 5 4 0 1 0 0 1
pintype=pwr
}
T 58700 54350 8 10 0 0 0 0 1
net=GND:1
]
N 55800 54500 55800 53300 4
C 58700 54500 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 58500 54900 58500 54700 3 0 0 0 -1 -1
L 58500 55200 58500 55000 3 0 0 0 -1 -1
L 58300 55000 58700 55000 3 0 0 0 -1 -1
L 58300 54900 58700 54900 3 0 0 0 -1 -1
P 58500 55400 58500 55200 1 0 0
{
T 58500 55200 5 8 0 1 90 8 1
pintype=pas
T 58500 55200 9 8 0 1 90 6 1
pinlabel=2
T 58550 55250 5 8 0 1 90 2 1
pinseq=2
T 58450 55250 5 8 0 1 90 0 1
pinnumber=2
}
P 58500 54500 58500 54700 1 0 0
{
T 58500 54700 5 8 0 1 90 2 1
pintype=pas
T 58500 54700 9 8 0 1 90 0 1
pinlabel=1
T 58550 54650 5 8 0 1 90 8 1
pinseq=1
T 58450 54650 5 8 0 1 90 6 1
pinnumber=1
}
T 57800 54700 5 10 0 0 90 0 1
symversion=0.1
T 57600 54700 5 10 0 0 90 0 1
numslots=0
T 57400 54700 5 10 0 0 90 0 1
description=capacitor
T 58200 54700 8 10 0 1 90 0 1
refdes=C?
T 58000 54700 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 58000 54700 5 10 0 0 90 0 1
device=CAPACITOR
T 57800 54700 5 10 0 0 90 0 1
symversion=0.1
T 58700 54500 5 10 0 0 0 0 1
footprint=my_0402_sm
T 58200 55200 5 10 1 1 180 0 1
refdes=C112
T 57900 54800 5 10 1 1 0 0 1
value=0.1uf
}
N 58500 55400 56600 55400 4
C 50500 52800 1 0 0 EMBEDDEDgeneric-power.sym
[
L 50550 53000 50850 53000 3 0 0 0 -1 -1
P 50700 52800 50700 53000 1 0 0
{
T 50750 52850 5 6 0 1 0 0 1
pinnumber=1
T 50750 52850 5 6 0 0 0 0 1
pinseq=1
T 50750 52850 5 6 0 1 0 0 1
pinlabel=1
T 50750 52850 5 6 0 1 0 0 1
pintype=pwr
}
T 50700 53050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 50700 53050 5 10 0 1 0 3 1
net=AVDD:1
T 50500 53000 5 10 1 1 0 0 1
value=AVDD
}
C 28900 47200 1 0 0 EMBEDDEDgeneric-power.sym
[
L 28950 47400 29250 47400 3 0 0 0 -1 -1
P 29100 47200 29100 47400 1 0 0
{
T 29150 47250 5 6 0 1 0 0 1
pinnumber=1
T 29150 47250 5 6 0 0 0 0 1
pinseq=1
T 29150 47250 5 6 0 1 0 0 1
pinlabel=1
T 29150 47250 5 6 0 1 0 0 1
pintype=pwr
}
T 29100 47450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 29100 47450 5 10 0 1 0 3 1
net=DVDD:1
T 28900 47400 5 10 1 1 0 0 1
value=DVDD
}
C 30500 42800 1 0 0 EMBEDDEDgeneric-power.sym
[
L 30550 43000 30850 43000 3 0 0 0 -1 -1
P 30700 42800 30700 43000 1 0 0
{
T 30750 42850 5 6 0 1 0 0 1
pinnumber=1
T 30750 42850 5 6 0 0 0 0 1
pinseq=1
T 30750 42850 5 6 0 1 0 0 1
pinlabel=1
T 30750 42850 5 6 0 1 0 0 1
pintype=pwr
}
T 30700 43050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 30700 43050 5 10 0 1 0 3 1
net=AVDD:1
}
N 55800 54500 56600 54500 4
C 57400 49700 1 0 0 EMBEDDEDgnd-1.sym
[
L 57480 49710 57520 49710 3 0 0 0 -1 -1
L 57455 49750 57545 49750 3 0 0 0 -1 -1
L 57400 49800 57600 49800 3 0 0 0 -1 -1
P 57500 49800 57500 50000 1 0 1
{
T 57558 49861 5 4 0 1 0 0 1
pintype=pwr
T 57558 49861 5 4 0 1 0 0 1
pinlabel=1
T 57558 49861 5 4 0 0 0 0 1
pinseq=1
T 57558 49861 5 4 0 1 0 0 1
pinnumber=1
}
T 57700 49750 8 10 0 0 0 0 1
net=GND:1
]
C 57400 52400 1 0 0 EMBEDDEDgnd-1.sym
[
L 57480 52410 57520 52410 3 0 0 0 -1 -1
L 57455 52450 57545 52450 3 0 0 0 -1 -1
L 57400 52500 57600 52500 3 0 0 0 -1 -1
P 57500 52500 57500 52700 1 0 1
{
T 57558 52561 5 4 0 1 0 0 1
pintype=pwr
T 57558 52561 5 4 0 1 0 0 1
pinlabel=1
T 57558 52561 5 4 0 0 0 0 1
pinseq=1
T 57558 52561 5 4 0 1 0 0 1
pinnumber=1
}
T 57700 52450 8 10 0 0 0 0 1
net=GND:1
]
C 30400 46300 1 90 0 EMBEDDEDcapacitor-1.sym
[
L 30200 46700 30200 46500 3 0 0 0 -1 -1
L 30200 47000 30200 46800 3 0 0 0 -1 -1
L 30000 46800 30400 46800 3 0 0 0 -1 -1
L 30000 46700 30400 46700 3 0 0 0 -1 -1
P 30200 47200 30200 47000 1 0 0
{
T 30150 47050 5 8 0 1 90 0 1
pinnumber=2
T 30250 47050 5 8 0 1 90 2 1
pinseq=2
T 30200 47000 9 8 0 1 90 6 1
pinlabel=2
T 30200 47000 5 8 0 1 90 8 1
pintype=pas
}
P 30200 46300 30200 46500 1 0 0
{
T 30150 46450 5 8 0 1 90 6 1
pinnumber=1
T 30250 46450 5 8 0 1 90 8 1
pinseq=1
T 30200 46500 9 8 0 1 90 0 1
pinlabel=1
T 30200 46500 5 8 0 1 90 2 1
pintype=pas
}
T 29500 46500 5 10 0 0 90 0 1
symversion=0.1
T 29300 46500 5 10 0 0 90 0 1
numslots=0
T 29100 46500 5 10 0 0 90 0 1
description=capacitor
T 29900 46500 8 10 0 1 90 0 1
refdes=C?
T 29700 46500 5 10 0 0 90 0 1
device=CAPACITOR
]
{
T 29700 46500 5 10 0 0 90 0 1
device=CAPACITOR
T 30400 46300 5 10 0 0 0 0 1
footprint=my_0402_sm
T 29900 46800 5 10 1 1 180 0 1
value=0.1uf
T 29900 47000 5 10 1 1 180 0 1
refdes=C124
}
C 30100 46000 1 0 0 EMBEDDEDgnd-1.sym
[
L 30180 46010 30220 46010 3 0 0 0 -1 -1
L 30155 46050 30245 46050 3 0 0 0 -1 -1
L 30100 46100 30300 46100 3 0 0 0 -1 -1
P 30200 46100 30200 46300 1 0 1
{
T 30258 46161 5 4 0 1 0 0 1
pinnumber=1
T 30258 46161 5 4 0 0 0 0 1
pinseq=1
T 30258 46161 5 4 0 1 0 0 1
pinlabel=1
T 30258 46161 5 4 0 1 0 0 1
pintype=pwr
}
T 30400 46050 8 10 0 0 0 0 1
net=GND:1
]
C 44900 47900 1 0 0 EMBEDDEDad9865.sym
[
P 44900 50200 45500 50200 1 0 0
{
T 44900 50200 5 10 0 0 0 0 1
pinseq=11
T 45405 50245 5 10 1 1 0 6 1
pinnumber=11
T 45555 50195 5 10 1 1 0 0 1
pinlabel=RX1
T 44900 50200 5 10 0 0 0 0 1
pintype=pas
}
P 44900 50000 45500 50000 1 0 0
{
T 44900 50000 5 10 0 0 0 0 1
pinseq=12
T 45405 50045 5 10 1 1 0 6 1
pinnumber=12
T 45555 49995 5 10 1 1 0 0 1
pinlabel=RX0
T 44900 50000 5 10 0 0 0 0 1
pintype=pas
}
P 46200 47900 46200 48500 1 0 0
{
T 46200 47900 5 10 0 0 90 0 1
pinseq=17
T 46150 48405 5 10 1 1 90 6 1
pinnumber=17
T 46200 48555 5 10 1 1 90 0 1
pinlabel=DRVDD
T 46200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 46400 47900 46400 48500 1 0 0
{
T 46400 47900 5 10 0 0 90 0 1
pinseq=18
T 46350 48405 5 10 1 1 90 6 1
pinnumber=18
T 46400 48555 5 10 1 1 90 0 1
pinlabel=DRVSS
T 46400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 46600 47900 46600 48500 1 0 0
{
T 46600 47900 5 10 0 0 90 0 1
pinseq=19
T 46550 48405 5 10 1 1 90 6 1
pinnumber=19
T 46600 48555 5 10 1 1 90 0 1
pinlabel=CLKOUT1
T 46600 47900 5 10 0 0 90 0 1
pintype=pas
}
P 46800 47900 46800 48500 1 0 0
{
T 46800 47900 5 10 0 0 90 0 1
pinseq=20
T 46750 48405 5 10 1 1 90 6 1
pinnumber=20
T 46800 48555 5 10 1 1 90 0 1
pinlabel=SDIO
T 46800 47900 5 10 0 0 90 0 1
pintype=pas
}
P 47000 47900 47000 48500 1 0 0
{
T 47000 47900 5 10 0 0 90 0 1
pinseq=21
T 46950 48405 5 10 1 1 90 6 1
pinnumber=21
T 47000 48555 5 10 1 1 90 0 1
pinlabel=SDO
T 47000 47900 5 10 0 0 90 0 1
pintype=pas
}
P 47200 47900 47200 48500 1 0 0
{
T 47200 47900 5 10 0 0 90 0 1
pinseq=22
T 47150 48405 5 10 1 1 90 6 1
pinnumber=22
T 47200 48555 5 10 1 1 90 0 1
pinlabel=SCLK
T 47200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 47400 47900 47400 48500 1 0 0
{
T 47400 47900 5 10 0 0 90 0 1
pinseq=23
T 47350 48405 5 10 1 1 90 6 1
pinnumber=23
T 47400 48555 5 10 1 1 90 0 1
pinlabel=/SEN
T 47400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 47600 47900 47600 48500 1 0 0
{
T 47600 47900 5 10 0 0 90 0 1
pinseq=24
T 47550 48405 5 10 1 1 90 6 1
pinnumber=24
T 47600 48555 5 10 1 1 90 0 1
pinlabel=PGA5
T 47600 47900 5 10 0 0 90 0 1
pintype=pas
}
P 44900 52200 45500 52200 1 0 0
{
T 44900 52200 5 10 0 0 0 0 1
pinseq=1
T 45405 52245 5 10 1 1 0 6 1
pinnumber=1
T 45555 52195 5 10 1 1 0 0 1
pinlabel=TX5
T 44900 52200 5 10 0 0 0 0 1
pintype=pas
}
P 44900 52000 45500 52000 1 0 0
{
T 44900 52000 5 10 0 0 0 0 1
pinseq=2
T 45405 52045 5 10 1 1 0 6 1
pinnumber=2
T 45555 51995 5 10 1 1 0 0 1
pinlabel=TX4
T 44900 52000 5 10 0 0 0 0 1
pintype=pas
}
P 44900 51800 45500 51800 1 0 0
{
T 44900 51800 5 10 0 0 0 0 1
pinseq=3
T 45405 51845 5 10 1 1 0 6 1
pinnumber=3
T 45555 51795 5 10 1 1 0 0 1
pinlabel=TX3
T 44900 51800 5 10 0 0 0 0 1
pintype=pas
}
P 44900 51600 45500 51600 1 0 0
{
T 44900 51600 5 10 0 0 0 0 1
pinseq=4
T 45405 51645 5 10 1 1 0 6 1
pinnumber=4
T 45555 51595 5 10 1 1 0 0 1
pinlabel=TX2
T 44900 51600 5 10 0 0 0 0 1
pintype=pas
}
P 44900 51400 45500 51400 1 0 0
{
T 44900 51400 5 10 0 0 0 0 1
pinseq=5
T 45405 51445 5 10 1 1 0 6 1
pinnumber=5
T 45555 51395 5 10 1 1 0 0 1
pinlabel=TX1
T 44900 51400 5 10 0 0 0 0 1
pintype=pas
}
P 44900 51200 45500 51200 1 0 0
{
T 44900 51200 5 10 0 0 0 0 1
pinseq=6
T 45405 51245 5 10 1 1 0 6 1
pinnumber=6
T 45555 51195 5 10 1 1 0 0 1
pinlabel=TX0
T 44900 51200 5 10 0 0 0 0 1
pintype=pas
}
P 44900 51000 45500 51000 1 0 0
{
T 44900 51000 5 10 0 0 0 0 1
pinseq=7
T 45405 51045 5 10 1 1 0 6 1
pinnumber=7
T 45555 50995 5 10 1 1 0 0 1
pinlabel=RX5
T 44900 51000 5 10 0 0 0 0 1
pintype=pas
}
P 44900 50800 45500 50800 1 0 0
{
T 44900 50800 5 10 0 0 0 0 1
pinseq=8
T 45405 50845 5 10 1 1 0 6 1
pinnumber=8
T 45555 50795 5 10 1 1 0 0 1
pinlabel=RX4
T 44900 50800 5 10 0 0 0 0 1
pintype=pas
}
P 44900 50600 45500 50600 1 0 0
{
T 44900 50600 5 10 0 0 0 0 1
pinseq=9
T 45405 50645 5 10 1 1 0 6 1
pinnumber=9
T 45555 50595 5 10 1 1 0 0 1
pinlabel=RX3
T 44900 50600 5 10 0 0 0 0 1
pintype=pas
}
P 44900 50400 45500 50400 1 0 0
{
T 44900 50400 5 10 0 0 0 0 1
pinseq=10
T 45405 50445 5 10 1 1 0 6 1
pinnumber=10
T 45555 50395 5 10 1 1 0 0 1
pinlabel=RX2
T 44900 50400 5 10 0 0 0 0 1
pintype=pas
}
P 50500 50400 49900 50400 1 0 0
{
T 50500 50400 5 10 0 0 180 0 1
pinseq=39
T 49995 50445 5 10 1 1 0 0 1
pinnumber=39
T 49845 50395 5 10 1 1 0 6 1
pinlabel=AVSS
T 50500 50400 5 10 0 0 180 0 1
pintype=pas
}
P 50500 50600 49900 50600 1 0 0
{
T 50500 50600 5 10 0 0 180 0 1
pinseq=40
T 49995 50645 5 10 1 1 0 0 1
pinnumber=40
T 49845 50595 5 10 1 1 0 6 1
pinlabel=AVDD
T 50500 50600 5 10 0 0 180 0 1
pintype=pas
}
P 50500 50800 49900 50800 1 0 0
{
T 50500 50800 5 10 0 0 180 0 1
pinseq=41
T 49995 50845 5 10 1 1 0 0 1
pinnumber=41
T 49845 50795 5 10 1 1 0 6 1
pinlabel=REFADJ
T 50500 50800 5 10 0 0 180 0 1
pintype=pas
}
P 50500 51000 49900 51000 1 0 0
{
T 50500 51000 5 10 0 0 180 0 1
pinseq=42
T 49995 51045 5 10 1 1 0 0 1
pinnumber=42
T 49845 50995 5 10 1 1 0 6 1
pinlabel=REFIO
T 50500 51000 5 10 0 0 180 0 1
pintype=pas
}
P 50500 52000 49900 52000 1 0 0
{
T 50500 52000 5 10 0 0 180 0 1
pinseq=47
T 49995 52045 5 10 1 1 0 0 1
pinnumber=47
T 49845 51995 5 10 1 1 0 6 1
pinlabel=AVSS
T 50500 52000 5 10 0 0 180 0 1
pintype=pas
}
P 50500 52200 49900 52200 1 0 0
{
T 50500 52200 5 10 0 0 180 0 1
pinseq=48
T 49995 52245 5 10 1 1 0 0 1
pinnumber=48
T 49845 52195 5 10 1 1 0 6 1
pinlabel=AVSS
T 50500 52200 5 10 0 0 180 0 1
pintype=pas
}
P 49200 53500 49200 52900 1 0 0
{
T 49200 53500 5 10 0 0 270 0 1
pinseq=49
T 49150 52995 5 10 1 1 90 0 1
pinnumber=49
T 49200 52845 5 10 1 1 90 6 1
pinlabel=IOUT_G+
T 49200 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48200 53500 48200 52900 1 0 0
{
T 48200 53500 5 10 0 0 270 0 1
pinseq=54
T 48150 52995 5 10 1 1 90 0 1
pinnumber=54
T 48200 52845 5 10 1 1 90 6 1
pinlabel=CONFIG
T 48200 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48000 53500 48000 52900 1 0 0
{
T 48000 53500 5 10 0 0 270 0 1
pinseq=55
T 47950 52995 5 10 1 1 90 0 1
pinnumber=55
T 48000 52845 5 10 1 1 90 6 1
pinlabel=CLKVSS
T 48000 53500 5 10 0 0 270 0 1
pintype=pas
}
P 47800 53500 47800 52900 1 0 0
{
T 47800 53500 5 10 0 0 270 0 1
pinseq=56
T 47750 52995 5 10 1 1 90 0 1
pinnumber=56
T 47800 52845 5 10 1 1 90 6 1
pinlabel=XTAL
T 47800 53500 5 10 0 0 270 0 1
pintype=pas
}
P 47800 47900 47800 48500 1 0 0
{
T 47800 47900 5 10 0 0 90 0 1
pinseq=25
T 47750 48405 5 10 1 1 90 6 1
pinnumber=25
T 47800 48555 5 10 1 1 90 0 1
pinlabel=PGA4
T 47800 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48000 47900 48000 48500 1 0 0
{
T 48000 47900 5 10 0 0 90 0 1
pinseq=26
T 47950 48405 5 10 1 1 90 6 1
pinnumber=26
T 48000 48555 5 10 1 1 90 0 1
pinlabel=PGA3
T 48000 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48200 47900 48200 48500 1 0 0
{
T 48200 47900 5 10 0 0 90 0 1
pinseq=27
T 48150 48405 5 10 1 1 90 6 1
pinnumber=27
T 48200 48555 5 10 1 1 90 0 1
pinlabel=PGA2
T 48200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48400 47900 48400 48500 1 0 0
{
T 48400 47900 5 10 0 0 90 0 1
pinseq=28
T 48350 48405 5 10 1 1 90 6 1
pinnumber=28
T 48400 48555 5 10 1 1 90 0 1
pinlabel=PGA1
T 48400 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50500 49200 49900 49200 1 0 0
{
T 50500 49200 5 10 0 0 180 0 1
pinseq=33
T 49995 49245 5 10 1 1 0 0 1
pinnumber=33
T 49845 49195 5 10 1 1 0 6 1
pinlabel=REFT
T 50500 49200 5 10 0 0 180 0 1
pintype=pas
}
P 50500 49400 49900 49400 1 0 0
{
T 50500 49400 5 10 0 0 180 0 1
pinseq=34
T 49995 49445 5 10 1 1 0 0 1
pinnumber=34
T 49845 49395 5 10 1 1 0 6 1
pinlabel=AVSS
T 50500 49400 5 10 0 0 180 0 1
pintype=pas
}
P 50500 49600 49900 49600 1 0 0
{
T 50500 49600 5 10 0 0 180 0 1
pinseq=35
T 49995 49645 5 10 1 1 0 0 1
pinnumber=35
T 49845 49595 5 10 1 1 0 6 1
pinlabel=AVDD
T 50500 49600 5 10 0 0 180 0 1
pintype=pas
}
P 50500 49800 49900 49800 1 0 0
{
T 50500 49800 5 10 0 0 180 0 1
pinseq=36
T 49995 49845 5 10 1 1 0 0 1
pinnumber=36
T 49845 49795 5 10 1 1 0 6 1
pinlabel=AVSS
T 50500 49800 5 10 0 0 180 0 1
pintype=pas
}
P 50500 50000 49900 50000 1 0 0
{
T 50500 50000 5 10 0 0 180 0 1
pinseq=37
T 49995 50045 5 10 1 1 0 0 1
pinnumber=37
T 49845 49995 5 10 1 1 0 6 1
pinlabel=RX-
T 50500 50000 5 10 0 0 180 0 1
pintype=pas
}
P 50500 50200 49900 50200 1 0 0
{
T 50500 50200 5 10 0 0 180 0 1
pinseq=38
T 49995 50245 5 10 1 1 0 0 1
pinnumber=38
T 49845 50195 5 10 1 1 0 6 1
pinlabel=RX+
T 50500 50200 5 10 0 0 180 0 1
pintype=pas
}
P 47600 53500 47600 52900 1 0 0
{
T 47600 53500 5 10 0 0 270 0 1
pinseq=57
T 47550 52995 5 10 1 1 90 0 1
pinnumber=57
T 47600 52845 5 10 1 1 90 6 1
pinlabel=OSCIN
T 47600 53500 5 10 0 0 270 0 1
pintype=pas
}
P 47400 53500 47400 52900 1 0 0
{
T 47400 53500 5 10 0 0 270 0 1
pinseq=58
T 47350 52995 5 10 1 1 90 0 1
pinnumber=58
T 47400 52845 5 10 1 1 90 6 1
pinlabel=CLKVDD
T 47400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 47200 53500 47200 52900 1 0 0
{
T 47200 53500 5 10 0 0 270 0 1
pinseq=59
T 47150 52995 5 10 1 1 90 0 1
pinnumber=59
T 47200 52845 5 10 1 1 90 6 1
pinlabel=DVSS
T 47200 53500 5 10 0 0 270 0 1
pintype=pas
}
P 47000 53500 47000 52900 1 0 0
{
T 47000 53500 5 10 0 0 270 0 1
pinseq=60
T 46950 52995 5 10 1 1 90 0 1
pinnumber=60
T 47000 52845 5 10 1 1 90 6 1
pinlabel=DVDD
T 47000 53500 5 10 0 0 270 0 1
pintype=pas
}
P 46800 53500 46800 52900 1 0 0
{
T 46800 53500 5 10 0 0 270 0 1
pinseq=61
T 46750 52995 5 10 1 1 90 0 1
pinnumber=61
T 46800 52845 5 10 1 1 90 6 1
pinlabel=CLKOUT2
T 46800 53500 5 10 0 0 270 0 1
pintype=pas
}
P 46600 53500 46600 52900 1 0 0
{
T 46600 53500 5 10 0 0 270 0 1
pinseq=62
T 46550 52995 5 10 1 1 90 0 1
pinnumber=62
T 46600 52845 5 10 1 1 90 6 1
pinlabel=PWR_DWN
T 46600 53500 5 10 0 0 270 0 1
pintype=pas
}
P 46400 53500 46400 52900 1 0 0
{
T 46400 53500 5 10 0 0 270 0 1
pinseq=63
T 46350 52995 5 10 1 1 90 0 1
pinnumber=63
T 46400 52845 5 10 1 1 90 6 1
pinlabel=DRVSS
T 46400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 46200 53500 46200 52900 1 0 0
{
T 46200 53500 5 10 0 0 270 0 1
pinseq=64
T 46150 52995 5 10 1 1 90 0 1
pinnumber=64
T 46200 52845 5 10 1 1 90 6 1
pinlabel=DRVDD
T 46200 53500 5 10 0 0 270 0 1
pintype=pas
}
L 45500 52500 45900 52900 3 0 0 0 -1 -1
L 45500 48500 45500 52500 3 0 0 0 -1 -1
L 49900 52900 49900 48500 3 0 0 0 -1 -1
L 49900 52900 45900 52900 3 0 0 0 -1 -1
L 49900 48500 45500 48500 3 0 0 0 -1 -1
P 44900 49800 45500 49800 1 0 0
{
T 44900 49800 5 10 0 0 0 0 1
pinseq=13
T 45405 49845 5 10 1 1 0 6 1
pinnumber=13
T 45555 49795 5 10 1 1 0 0 1
pinlabel=RXEN
T 44900 49800 5 10 0 0 0 0 1
pintype=pas
}
P 44900 49600 45500 49600 1 0 0
{
T 44900 49600 5 10 0 0 0 0 1
pinseq=14
T 45405 49645 5 10 1 1 0 6 1
pinnumber=14
T 45555 49595 5 10 1 1 0 0 1
pinlabel=TXEN
T 44900 49600 5 10 0 0 0 0 1
pintype=pas
}
P 44900 49400 45500 49400 1 0 0
{
T 44900 49400 5 10 0 0 0 0 1
pinseq=15
T 45405 49445 5 10 1 1 0 6 1
pinnumber=15
T 45555 49395 5 10 1 1 0 0 1
pinlabel=TXCLK
T 44900 49400 5 10 0 0 0 0 1
pintype=pas
}
P 44900 49200 45500 49200 1 0 0
{
T 44900 49200 5 10 0 0 0 0 1
pinseq=16
T 45405 49245 5 10 1 1 0 6 1
pinnumber=16
T 45555 49195 5 10 1 1 0 0 1
pinlabel=RXCLK
T 44900 49200 5 10 0 0 0 0 1
pintype=pas
}
P 48600 47900 48600 48500 1 0 0
{
T 48600 47900 5 10 0 0 90 0 1
pinseq=29
T 48550 48405 5 10 1 1 90 6 1
pinnumber=29
T 48600 48555 5 10 1 1 90 0 1
pinlabel=PGA0
T 48600 47900 5 10 0 0 90 0 1
pintype=pas
}
P 48800 47900 48800 48500 1 0 0
{
T 48800 47900 5 10 0 0 90 0 1
pinseq=30
T 48750 48405 5 10 1 1 90 6 1
pinnumber=30
T 48800 48555 5 10 1 1 90 0 1
pinlabel=/RESET
T 48800 47900 5 10 0 0 90 0 1
pintype=pas
}
P 49000 47900 49000 48500 1 0 0
{
T 49000 47900 5 10 0 0 90 0 1
pinseq=31
T 48950 48405 5 10 1 1 90 6 1
pinnumber=31
T 49000 48555 5 10 1 1 90 0 1
pinlabel=AVSS
T 49000 47900 5 10 0 0 90 0 1
pintype=pas
}
P 49200 47900 49200 48500 1 0 0
{
T 49200 47900 5 10 0 0 90 0 1
pinseq=32
T 49150 48405 5 10 1 1 90 6 1
pinnumber=32
T 49200 48555 5 10 1 1 90 0 1
pinlabel=REFB
T 49200 47900 5 10 0 0 90 0 1
pintype=pas
}
P 50500 51200 49900 51200 1 0 0
{
T 50500 51200 5 10 0 0 180 0 1
pinseq=43
T 49995 51245 5 10 1 1 0 0 1
pinnumber=43
T 49845 51195 5 10 1 1 0 6 1
pinlabel=AVDD
T 50500 51200 5 10 0 0 180 0 1
pintype=pas
}
P 50500 51600 49900 51600 1 0 0
{
T 50500 51600 5 10 0 0 180 0 1
pinseq=45
T 49995 51645 5 10 1 1 0 0 1
pinnumber=45
T 49845 51595 5 10 1 1 0 6 1
pinlabel=IOUT_G-
T 50500 51600 5 10 0 0 180 0 1
pintype=pas
}
P 50500 51400 49900 51400 1 0 0
{
T 50500 51400 5 10 0 0 180 0 1
pinseq=44
T 49995 51445 5 10 1 1 0 0 1
pinnumber=44
T 49845 51395 5 10 1 1 0 6 1
pinlabel=AVSS
T 50500 51400 5 10 0 0 180 0 1
pintype=pas
}
P 50500 51800 49900 51800 1 0 0
{
T 50500 51800 5 10 0 0 180 0 1
pinseq=46
T 49995 51845 5 10 1 1 0 0 1
pinnumber=46
T 49845 51795 5 10 1 1 0 6 1
pinlabel=IOUT_N-
T 50500 51800 5 10 0 0 180 0 1
pintype=pas
}
P 49000 53500 49000 52900 1 0 0
{
T 49000 53500 5 10 0 0 270 0 1
pinseq=50
T 48950 52995 5 10 1 1 90 0 1
pinnumber=50
T 49000 52845 5 10 1 1 90 6 1
pinlabel=IOUT_N+
T 49000 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48800 53500 48800 52900 1 0 0
{
T 48800 53500 5 10 0 0 270 0 1
pinseq=51
T 48750 52995 5 10 1 1 90 0 1
pinnumber=51
T 48800 52845 5 10 1 1 90 6 1
pinlabel=IOUT_P-
T 48800 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48600 53500 48600 52900 1 0 0
{
T 48600 53500 5 10 0 0 270 0 1
pinseq=52
T 48550 52995 5 10 1 1 90 0 1
pinnumber=52
T 48600 52845 5 10 1 1 90 6 1
pinlabel=IOUT_P+
T 48600 53500 5 10 0 0 270 0 1
pintype=pas
}
P 48400 53500 48400 52900 1 0 0
{
T 48400 53500 5 10 0 0 270 0 1
pinseq=53
T 48350 52995 5 10 1 1 90 0 1
pinnumber=53
T 48400 52845 5 10 1 1 90 6 1
pinlabel=MODE
T 48400 53500 5 10 0 0 270 0 1
pintype=pas
}
P 49700 47900 49700 48500 1 0 0
{
T 49700 47900 5 10 0 0 0 0 1
pinseq=0
T 49650 48405 5 10 1 1 90 6 1
pinnumber=65
T 49700 48555 5 10 1 1 90 0 1
pinlabel=PAD
T 49700 47900 5 10 0 0 0 0 1
pintype=unknown
}
T 47295 50495 8 10 0 1 0 0 1
device=AD9865
T 44595 49295 8 10 0 1 0 0 1
footprint=LQFP48_12
T 47595 50795 8 10 0 1 0 0 1
refdes=U?
]
{
T 47295 50495 5 10 1 1 0 0 1
device=AD9865
T 44595 49295 5 10 0 1 0 0 1
footprint=CP-64-3
T 47595 50795 5 10 1 1 0 0 1
refdes=U104
}
C 49600 46700 1 0 0 EMBEDDEDgnd-1.sym
[
L 49680 46710 49720 46710 3 0 0 0 -1 -1
L 49655 46750 49745 46750 3 0 0 0 -1 -1
L 49600 46800 49800 46800 3 0 0 0 -1 -1
P 49700 46800 49700 47000 1 0 1
{
T 49758 46861 5 4 0 1 0 0 1
pinnumber=1
T 49758 46861 5 4 0 0 0 0 1
pinseq=1
T 49758 46861 5 4 0 1 0 0 1
pinlabel=1
T 49758 46861 5 4 0 1 0 0 1
pintype=pwr
}
T 49900 46750 8 10 0 0 0 0 1
net=GND:1
]
N 49700 47000 49700 47900 4
C 44700 53800 1 0 0 EMBEDDEDjumper-1.sym
[
P 44800 54800 44800 54600 1 0 0
{
T 44850 54650 5 8 0 1 0 0 1
pintype=pas
T 44850 54650 5 8 0 1 0 0 1
pinlabel=2
T 44850 54650 5 8 0 0 0 0 1
pinseq=2
T 44850 54650 5 8 1 1 0 0 1
pinnumber=2
}
P 44800 53800 44800 54000 1 0 0
{
T 44850 53850 5 8 0 1 0 0 1
pintype=pas
T 44850 53850 5 8 0 1 0 0 1
pinlabel=1
T 44850 53850 5 8 0 0 0 0 1
pinseq=1
T 44850 53850 5 8 1 1 0 0 1
pinnumber=1
}
V 44800 54500 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 44800 54100 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44700 54000 200 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45000 54300 5 8 0 0 0 0 1
device=JUMPER
T 45000 54300 8 10 0 1 0 0 1
refdes=J?
]
{
T 45000 54300 5 8 0 0 0 0 1
device=JUMPER
T 44900 55000 5 10 1 1 0 0 1
refdes=J104
T 44700 53800 5 10 0 0 0 0 1
footprint=HEADER2_2
}
C 44700 53400 1 0 0 EMBEDDEDgnd-1.sym
[
L 44780 53410 44820 53410 3 0 0 0 -1 -1
L 44755 53450 44845 53450 3 0 0 0 -1 -1
L 44700 53500 44900 53500 3 0 0 0 -1 -1
P 44800 53500 44800 53700 1 0 1
{
T 44858 53561 5 4 0 1 0 0 1
pintype=pwr
T 44858 53561 5 4 0 1 0 0 1
pinlabel=1
T 44858 53561 5 4 0 0 0 0 1
pinseq=1
T 44858 53561 5 4 0 1 0 0 1
pinnumber=1
}
T 45000 53450 8 10 0 0 0 0 1
net=GND:1
]
N 44800 54800 44300 54800 4
{
T 44400 54800 5 10 1 1 0 0 1
netname=JA4
}
N 44800 53700 44800 53800 4
C 51300 55000 1 0 1 EMBEDDEDBNC-1.sym
[
V 51150 55450 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 51150 55450 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 51200 55300 51200 55000 1 0 1
{
T 51150 55100 5 8 0 1 0 6 1
pintype=pas
T 51150 55100 5 8 0 1 0 6 1
pinlabel=2
T 51150 55100 5 8 0 0 0 6 1
pinseq=2
T 51150 55100 5 8 1 1 0 6 1
pinnumber=2
}
L 51100 55500 51115 55485 3 0 0 0 -1 -1
P 51100 55500 50800 55500 1 0 1
{
T 50950 55550 5 8 0 1 0 6 1
pintype=pas
T 50950 55550 5 8 0 1 0 6 1
pinlabel=1
T 50950 55550 5 8 0 0 0 6 1
pinseq=1
T 50950 55550 5 8 1 1 0 6 1
pinnumber=1
}
L 51200 55300 51196 55307 3 0 0 0 -1 -1
T 50950 55650 5 10 0 0 0 6 1
device=BNC
T 51300 55800 8 10 0 1 0 6 1
refdes=CONN?
T 51300 55000 8 10 0 1 0 6 1
class=IO
T 51300 55000 8 10 0 1 0 6 1
pins=2
]
{
T 50950 55650 5 10 0 0 0 6 1
device=BNC
T 51300 55800 5 10 1 1 0 6 1
refdes=J104
T 51300 55000 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 51100 54700 1 0 0 EMBEDDEDgnd-1.sym
[
L 51180 54710 51220 54710 3 0 0 0 -1 -1
L 51155 54750 51245 54750 3 0 0 0 -1 -1
L 51100 54800 51300 54800 3 0 0 0 -1 -1
P 51200 54800 51200 55000 1 0 1
{
T 51258 54861 5 4 0 1 0 0 1
pintype=pwr
T 51258 54861 5 4 0 1 0 0 1
pinlabel=1
T 51258 54861 5 4 0 0 0 0 1
pinseq=1
T 51258 54861 5 4 0 1 0 0 1
pinnumber=1
}
T 51400 54750 8 10 0 0 0 0 1
net=GND:1
]
T 56900 40200 9 10 1 0 0 0 1
-
T 53300 39900 9 10 1 0 0 0 1
2
T 54700 39900 9 10 1 0 0 0 1
3
T 52900 40600 9 10 1 0 0 0 1
SDR Lure
C 52700 44900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
L 52750 45100 53050 45100 3 0 0 0 -1 -1
P 52900 44900 52900 45100 1 0 0
{
T 52950 44950 5 6 0 1 0 0 1
pintype=pwr
T 52950 44950 5 6 0 1 0 0 1
pinlabel=1
T 52950 44950 5 6 0 0 0 0 1
pinseq=1
T 52950 44950 5 6 0 1 0 0 1
pinnumber=1
}
T 53000 44900 8 8 0 0 0 0 1
net=+3.3V:1
T 52775 45150 9 8 1 0 0 0 1
+3.3V
]
C 57500 44200 1 0 0 EMBEDDEDoutput-1.sym
[
L 58200 44200 57700 44200 3 0 0 0 -1 -1
L 58300 44300 58200 44200 3 0 0 0 -1 -1
L 58200 44400 58300 44300 3 0 0 0 -1 -1
L 57700 44400 58200 44400 3 0 0 0 -1 -1
L 57700 44400 57700 44200 3 0 0 0 -1 -1
P 57500 44300 57700 44300 1 0 0
{
T 57750 44250 5 6 0 0 0 0 1
pinseq=1
T 57750 44250 5 6 0 1 0 0 1
pinnumber=1
}
T 57600 44500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 44500 5 10 0 0 0 0 1
device=OUTPUT
T 58400 44200 5 10 1 1 0 0 1
value=FPGA_INIT
T 57500 44200 5 10 0 1 180 0 1
net=FPGA_INIT:1
}
C 52700 44200 1 0 1 EMBEDDEDoutput-1.sym
[
P 52700 44300 52500 44300 1 0 0
{
T 52450 44250 5 6 0 1 0 6 1
pinnumber=1
T 52450 44250 5 6 0 0 0 6 1
pinseq=1
}
L 52500 44400 52500 44200 3 0 0 0 -1 -1
L 52500 44400 52000 44400 3 0 0 0 -1 -1
L 52000 44400 51900 44300 3 0 0 0 -1 -1
L 51900 44300 52000 44200 3 0 0 0 -1 -1
L 52000 44200 52500 44200 3 0 0 0 -1 -1
T 52600 44500 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 52600 44500 5 10 0 0 0 6 1
device=OUTPUT
T 51800 44200 5 10 1 1 0 6 1
value=I2C2_SDA
T 52700 44200 5 10 0 1 180 6 1
net=I2C2_SDA:1
}
C 52700 44600 1 0 1 EMBEDDEDoutput-1.sym
[
P 52700 44700 52500 44700 1 0 0
{
T 52450 44650 5 6 0 1 0 6 1
pinnumber=1
T 52450 44650 5 6 0 0 0 6 1
pinseq=1
}
L 52500 44800 52500 44600 3 0 0 0 -1 -1
L 52500 44800 52000 44800 3 0 0 0 -1 -1
L 52000 44800 51900 44700 3 0 0 0 -1 -1
L 51900 44700 52000 44600 3 0 0 0 -1 -1
L 52000 44600 52500 44600 3 0 0 0 -1 -1
T 52600 44900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 52600 44900 5 10 0 0 0 6 1
device=OUTPUT
T 51800 44600 5 10 1 1 0 6 1
value=I2C2_SCL
T 52700 44600 5 10 0 1 180 6 1
net=I2C2_SCL:1
}
N 53100 44300 52700 44300 4
N 52700 44700 53300 44700 4
N 57500 44300 56200 44300 4
N 57500 44100 56200 44100 4
N 56200 43700 57500 43700 4
C 53000 42100 1 0 0 EMBEDDEDgnd-1.sym
[
L 53080 42110 53120 42110 3 0 0 0 -1 -1
L 53055 42150 53145 42150 3 0 0 0 -1 -1
L 53000 42200 53200 42200 3 0 0 0 -1 -1
P 53100 42200 53100 42400 1 0 1
{
T 53158 42261 5 4 0 1 0 0 1
pinnumber=1
T 53158 42261 5 4 0 0 0 0 1
pinseq=1
T 53158 42261 5 4 0 1 0 0 1
pinlabel=1
T 53158 42261 5 4 0 1 0 0 1
pintype=pwr
}
T 53300 42150 8 10 0 0 0 0 1
net=GND:1
]
N 53000 43100 53500 43100 4
N 52800 43300 53500 43300 4
N 53100 42700 53500 42700 4
C 52600 43300 1 0 1 EMBEDDEDcapacitor-1.sym
[
P 52600 43500 52400 43500 1 0 0
{
T 52400 43500 5 8 0 1 0 8 1
pintype=pas
T 52400 43500 9 8 0 1 0 6 1
pinlabel=1
T 52450 43450 5 8 0 1 0 2 1
pinseq=1
T 52450 43550 5 8 0 1 0 0 1
pinnumber=1
}
P 51700 43500 51900 43500 1 0 0
{
T 51900 43500 5 8 0 1 0 2 1
pintype=pas
T 51900 43500 9 8 0 1 0 0 1
pinlabel=2
T 51850 43450 5 8 0 1 0 8 1
pinseq=2
T 51850 43550 5 8 0 1 0 6 1
pinnumber=2
}
L 52200 43700 52200 43300 3 0 0 0 -1 -1
L 52100 43700 52100 43300 3 0 0 0 -1 -1
L 51900 43500 52100 43500 3 0 0 0 -1 -1
L 52200 43500 52400 43500 3 0 0 0 -1 -1
T 52400 44000 5 10 0 0 0 6 1
device=CAPACITOR
T 52400 43800 8 10 0 1 0 6 1
refdes=C?
T 52400 44600 5 10 0 0 0 6 1
description=capacitor
T 52400 44400 5 10 0 0 0 6 1
numslots=0
T 52400 44200 5 10 0 0 0 6 1
symversion=0.1
]
{
T 52400 44000 5 10 0 0 0 6 1
device=CAPACITOR
T 51800 44000 5 10 1 1 180 6 1
refdes=C105
T 52200 43700 5 10 1 1 0 6 1
value=0.1uf
T 52600 43300 5 10 0 0 270 2 1
footprint=my_0603
}
C 51800 43200 1 0 1 EMBEDDEDgnd-1.sym
[
P 51700 43300 51700 43500 1 0 1
{
T 51642 43361 5 4 0 1 0 6 1
pintype=pwr
T 51642 43361 5 4 0 1 0 6 1
pinlabel=1
T 51642 43361 5 4 0 0 0 6 1
pinseq=1
T 51642 43361 5 4 0 1 0 6 1
pinnumber=1
}
L 51800 43300 51600 43300 3 0 0 0 -1 -1
L 51745 43250 51655 43250 3 0 0 0 -1 -1
L 51720 43210 51680 43210 3 0 0 0 -1 -1
T 51500 43250 8 10 0 0 0 6 1
net=GND:1
]
C 57500 44000 1 0 0 EMBEDDEDoutput-1.sym
[
P 57500 44100 57700 44100 1 0 0
{
T 57750 44050 5 6 0 0 0 0 1
pinseq=1
T 57750 44050 5 6 0 1 0 0 1
pinnumber=1
}
L 57700 44200 57700 44000 3 0 0 0 -1 -1
L 57700 44200 58200 44200 3 0 0 0 -1 -1
L 58200 44200 58300 44100 3 0 0 0 -1 -1
L 58300 44100 58200 44000 3 0 0 0 -1 -1
L 58200 44000 57700 44000 3 0 0 0 -1 -1
T 57600 44300 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 44300 5 10 0 0 0 0 1
device=OUTPUT
T 58400 44000 5 10 1 1 0 0 1
value=FPGA_DONE
T 57500 44000 5 10 0 1 180 0 1
net=FPGA_DONE:1
}
C 57500 43600 1 0 0 EMBEDDEDoutput-1.sym
[
L 58200 43600 57700 43600 3 0 0 0 -1 -1
L 58300 43700 58200 43600 3 0 0 0 -1 -1
L 58200 43800 58300 43700 3 0 0 0 -1 -1
L 57700 43800 58200 43800 3 0 0 0 -1 -1
L 57700 43800 57700 43600 3 0 0 0 -1 -1
P 57500 43700 57700 43700 1 0 0
{
T 57750 43650 5 6 0 0 0 0 1
pinseq=1
T 57750 43650 5 6 0 1 0 0 1
pinnumber=1
}
T 57600 43900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 43900 5 10 0 0 0 0 1
device=OUTPUT
T 58400 43600 5 10 1 1 0 0 1
value=FPGA_PROG
T 57500 43600 5 10 0 1 180 0 1
net=FPGA_PROG:1
}
C 53500 42300 1 0 0 EMBEDDEDpcf8574_ts.sym
[
B 53800 42300 2100 2200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 53500 44300 53800 44300 1 0 0
{
T 53500 44300 5 10 0 0 0 0 1
pinseq=1
T 53705 44345 5 10 1 1 0 6 1
pinnumber=1
T 53855 44295 5 10 1 1 0 0 1
pinlabel=nINT
T 53500 44300 5 10 0 0 0 0 1
pintype=pas
}
P 53500 44100 53800 44100 1 0 0
{
T 53500 44100 5 10 0 0 0 0 1
pinseq=2
T 53705 44145 5 10 1 1 0 6 1
pinnumber=2
T 53855 44095 5 10 1 1 0 0 1
pinlabel=SCL
T 53500 44100 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43900 53800 43900 1 0 0
{
T 53500 43900 5 10 0 0 0 0 1
pinseq=3
T 53705 43945 5 10 1 1 0 6 1
pinnumber=3
T 53855 43895 5 10 1 1 0 0 1
pinlabel=NC
T 53500 43900 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43700 53800 43700 1 0 0
{
T 53500 43700 5 10 0 0 0 0 1
pinseq=4
T 53705 43745 5 10 1 1 0 6 1
pinnumber=4
T 53855 43695 5 10 1 1 0 0 1
pinlabel=SDA
T 53500 43700 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43500 53800 43500 1 0 0
{
T 53500 43500 5 10 0 0 0 0 1
pinseq=5
T 53705 43545 5 10 1 1 0 6 1
pinnumber=5
T 53855 43495 5 10 1 1 0 0 1
pinlabel=VDD
T 53500 43500 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43300 53800 43300 1 0 0
{
T 53500 43300 5 10 0 0 0 0 1
pinseq=6
T 53705 43345 5 10 1 1 0 6 1
pinnumber=6
T 53855 43295 5 10 1 1 0 0 1
pinlabel=A0
T 53500 43300 5 10 0 0 0 0 1
pintype=pas
}
P 53500 43100 53800 43100 1 0 0
{
T 53500 43100 5 10 0 0 0 0 1
pinseq=7
T 53705 43145 5 10 1 1 0 6 1
pinnumber=7
T 53855 43095 5 10 1 1 0 0 1
pinlabel=A1
T 53500 43100 5 10 0 0 0 0 1
pintype=pas
}
P 53500 42900 53800 42900 1 0 0
{
T 53500 42900 5 10 0 0 0 0 1
pinseq=8
T 53705 42945 5 10 1 1 0 6 1
pinnumber=8
T 53855 42895 5 10 1 1 0 0 1
pinlabel=NC
T 53500 42900 5 10 0 0 0 0 1
pintype=pas
}
P 53500 42700 53800 42700 1 0 0
{
T 53500 42700 5 10 0 0 0 0 1
pinseq=9
T 53705 42745 5 10 1 1 0 6 1
pinnumber=9
T 53855 42695 5 10 1 1 0 0 1
pinlabel=A2
T 53500 42700 5 10 0 0 0 0 1
pintype=pas
}
P 53500 42500 53800 42500 1 0 0
{
T 53500 42500 5 10 0 0 0 0 1
pinseq=10
T 53705 42545 5 10 1 1 0 6 1
pinnumber=10
T 53855 42495 5 10 1 1 0 0 1
pinlabel=P0
T 53500 42500 5 10 0 0 0 0 1
pintype=pas
}
P 56200 42500 55900 42500 1 0 0
{
T 56200 42500 5 10 0 0 0 6 1
pinseq=11
T 55995 42545 5 10 1 1 0 0 1
pinnumber=11
T 55845 42495 5 10 1 1 0 6 1
pinlabel=P1
T 56200 42500 5 10 0 0 0 6 1
pintype=pas
}
P 56200 42700 55900 42700 1 0 0
{
T 56200 42700 5 10 0 0 0 6 1
pinseq=12
T 55995 42745 5 10 1 1 0 0 1
pinnumber=12
T 55845 42695 5 10 1 1 0 6 1
pinlabel=P2
T 56200 42700 5 10 0 0 0 6 1
pintype=pas
}
P 56200 42900 55900 42900 1 0 0
{
T 56200 42900 5 10 0 0 0 6 1
pinseq=13
T 55995 42945 5 10 1 1 0 0 1
pinnumber=13
T 55845 42895 5 10 1 1 0 6 1
pinlabel=NC
T 56200 42900 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43100 55900 43100 1 0 0
{
T 56200 43100 5 10 0 0 0 6 1
pinseq=14
T 55995 43145 5 10 1 1 0 0 1
pinnumber=14
T 55845 43095 5 10 1 1 0 6 1
pinlabel=P3
T 56200 43100 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43300 55900 43300 1 0 0
{
T 56200 43300 5 10 0 0 0 6 1
pinseq=15
T 55995 43345 5 10 1 1 0 0 1
pinnumber=15
T 55845 43295 5 10 1 1 0 6 1
pinlabel=VSS
T 56200 43300 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43500 55900 43500 1 0 0
{
T 56200 43500 5 10 0 0 0 6 1
pinseq=16
T 55995 43545 5 10 1 1 0 0 1
pinnumber=16
T 55845 43495 5 10 1 1 0 6 1
pinlabel=P4
T 56200 43500 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43700 55900 43700 1 0 0
{
T 56200 43700 5 10 0 0 0 6 1
pinseq=17
T 55995 43745 5 10 1 1 0 0 1
pinnumber=17
T 55845 43695 5 10 1 1 0 6 1
pinlabel=P5
T 56200 43700 5 10 0 0 0 6 1
pintype=pas
}
P 56200 43900 55900 43900 1 0 0
{
T 56200 43900 5 10 0 0 0 6 1
pinseq=18
T 55995 43945 5 10 1 1 0 0 1
pinnumber=18
T 55845 43895 5 10 1 1 0 6 1
pinlabel=NC
T 56200 43900 5 10 0 0 0 6 1
pintype=pas
}
P 56200 44100 55900 44100 1 0 0
{
T 56200 44100 5 10 0 0 0 6 1
pinseq=19
T 55995 44145 5 10 1 1 0 0 1
pinnumber=19
T 55845 44095 5 10 1 1 0 6 1
pinlabel=P6
T 56200 44100 5 10 0 0 0 6 1
pintype=pas
}
P 56200 44300 55900 44300 1 0 0
{
T 56200 44300 5 10 0 0 0 6 1
pinseq=20
T 55995 44345 5 10 1 1 0 0 1
pinnumber=20
T 55845 44295 5 10 1 1 0 6 1
pinlabel=P7
T 56200 44300 5 10 0 0 0 6 1
pintype=pas
}
T 53100 43400 8 10 0 1 0 0 1
footprint=TSSOP16
T 54900 44500 8 10 0 1 0 0 1
device=PCF8574_TS
T 53800 44500 5 10 0 1 0 0 1
refdes=U?
]
{
T 53100 43400 5 10 0 1 0 0 1
footprint=SSOP20
T 54900 44500 5 10 1 1 0 0 1
device=PCF8574_TS
T 53800 44500 5 10 1 1 0 0 1
refdes=U105
}
N 53100 42700 53100 42400 4
N 53500 43500 52600 43500 4
N 52900 44900 52900 43500 4
N 53500 44100 53300 44100 4
N 53300 44100 53300 44700 4
N 53500 43700 53100 43700 4
N 53100 43700 53100 44300 4
N 56200 43100 56500 43100 4
C 57100 43000 1 0 0 EMBEDDEDgnd-1.sym
[
P 57200 43100 57200 43300 1 0 1
{
T 57258 43161 5 4 0 1 0 0 1
pinnumber=1
T 57258 43161 5 4 0 0 0 0 1
pinseq=1
T 57258 43161 5 4 0 1 0 0 1
pinlabel=1
T 57258 43161 5 4 0 1 0 0 1
pintype=pwr
}
L 57100 43100 57300 43100 3 0 0 0 -1 -1
L 57155 43050 57245 43050 3 0 0 0 -1 -1
L 57180 43010 57220 43010 3 0 0 0 -1 -1
T 57400 43050 8 10 0 0 0 0 1
net=GND:1
]
N 56200 43300 57200 43300 4
N 57500 42900 56500 42900 4
N 56500 42900 56500 43100 4
C 57500 42800 1 0 0 EMBEDDEDoutput-1.sym
[
L 58200 42800 57700 42800 3 0 0 0 -1 -1
L 58300 42900 58200 42800 3 0 0 0 -1 -1
L 58200 43000 58300 42900 3 0 0 0 -1 -1
L 57700 43000 58200 43000 3 0 0 0 -1 -1
L 57700 43000 57700 42800 3 0 0 0 -1 -1
P 57500 42900 57700 42900 1 0 0
{
T 57750 42850 5 6 0 0 0 0 1
pinseq=1
T 57750 42850 5 6 0 1 0 0 1
pinnumber=1
}
T 57600 43100 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 43100 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42800 5 10 1 1 0 0 1
value=FPGA_AUX3
T 57500 42800 5 10 0 1 180 0 1
net=FPGA_AUX3:1
}
C 57500 42600 1 0 0 EMBEDDEDoutput-1.sym
[
L 58200 42600 57700 42600 3 0 0 0 -1 -1
L 58300 42700 58200 42600 3 0 0 0 -1 -1
L 58200 42800 58300 42700 3 0 0 0 -1 -1
L 57700 42800 58200 42800 3 0 0 0 -1 -1
L 57700 42800 57700 42600 3 0 0 0 -1 -1
P 57500 42700 57700 42700 1 0 0
{
T 57750 42650 5 6 0 0 0 0 1
pinseq=1
T 57750 42650 5 6 0 1 0 0 1
pinnumber=1
}
T 57600 42900 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 42900 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42600 5 10 1 1 0 0 1
value=FPGA_AUX2
T 57500 42600 5 10 0 1 180 0 1
net=FPGA_AUX2:1
}
C 57500 42400 1 0 0 EMBEDDEDoutput-1.sym
[
L 58200 42400 57700 42400 3 0 0 0 -1 -1
L 58300 42500 58200 42400 3 0 0 0 -1 -1
L 58200 42600 58300 42500 3 0 0 0 -1 -1
L 57700 42600 58200 42600 3 0 0 0 -1 -1
L 57700 42600 57700 42400 3 0 0 0 -1 -1
P 57500 42500 57700 42500 1 0 0
{
T 57750 42450 5 6 0 0 0 0 1
pinseq=1
T 57750 42450 5 6 0 1 0 0 1
pinnumber=1
}
T 57600 42700 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 42700 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42400 5 10 1 1 0 0 1
value=FPGA_AUX1
T 57500 42400 5 10 0 1 180 0 1
net=FPGA_AUX1:1
}
C 57500 42200 1 0 0 EMBEDDEDoutput-1.sym
[
L 58200 42200 57700 42200 3 0 0 0 -1 -1
L 58300 42300 58200 42200 3 0 0 0 -1 -1
L 58200 42400 58300 42300 3 0 0 0 -1 -1
L 57700 42400 58200 42400 3 0 0 0 -1 -1
L 57700 42400 57700 42200 3 0 0 0 -1 -1
P 57500 42300 57700 42300 1 0 0
{
T 57750 42250 5 6 0 0 0 0 1
pinseq=1
T 57750 42250 5 6 0 1 0 0 1
pinnumber=1
}
T 57600 42500 5 10 0 0 0 0 1
device=OUTPUT
]
{
T 57600 42500 5 10 0 0 0 0 1
device=OUTPUT
T 58400 42200 5 10 1 1 0 0 1
value=FPGA_AUX0
T 57500 42200 5 10 0 1 180 0 1
net=FPGA_AUX0:1
}
N 56200 42700 57500 42700 4
N 56200 42500 57500 42500 4
N 53500 42500 53500 42100 4
N 53500 42100 56500 42100 4
N 56500 42100 56500 42300 4
N 56500 42300 57500 42300 4
C 52800 42600 1 0 1 EMBEDDEDoutput-1.sym
[
P 52800 42700 52600 42700 1 0 0
{
T 52550 42650 5 6 0 0 0 6 1
pinseq=1
T 52550 42650 5 6 0 1 0 6 1
pinnumber=1
}
L 52600 42800 52600 42600 3 0 0 0 -1 -1
L 52600 42800 52100 42800 3 0 0 0 -1 -1
L 52100 42800 52000 42700 3 0 0 0 -1 -1
L 52000 42700 52100 42600 3 0 0 0 -1 -1
L 52100 42600 52600 42600 3 0 0 0 -1 -1
T 52700 42900 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 52700 42900 5 10 0 0 0 6 1
device=OUTPUT
T 51900 42600 5 10 1 1 0 6 1
value=I2C_A1
T 52800 42600 5 10 0 1 180 6 1
net=I2C_A1:1
}
C 52800 42800 1 0 1 EMBEDDEDoutput-1.sym
[
P 52800 42900 52600 42900 1 0 0
{
T 52550 42850 5 6 0 1 0 6 1
pinnumber=1
T 52550 42850 5 6 0 0 0 6 1
pinseq=1
}
L 52600 43000 52600 42800 3 0 0 0 -1 -1
L 52600 43000 52100 43000 3 0 0 0 -1 -1
L 52100 43000 52000 42900 3 0 0 0 -1 -1
L 52000 42900 52100 42800 3 0 0 0 -1 -1
L 52100 42800 52600 42800 3 0 0 0 -1 -1
T 52700 43100 5 10 0 0 0 6 1
device=OUTPUT
]
{
T 52700 43100 5 10 0 0 0 6 1
device=OUTPUT
T 52800 42800 5 10 0 1 180 6 1
net=I2C_A0:1
T 51900 42800 5 10 1 1 0 6 1
value=I2C_A0
}
N 52800 42900 52800 43300 4
N 52800 42700 53000 42700 4
N 53000 42700 53000 43100 4
T 51100 42100 9 10 1 0 0 0 2
I2C Address Mapping
0 - 0x38
T 53800 44900 9 10 1 0 0 0 2
I2C Port Expander manages FPGA Config
and level-shifter direction
C 58600 53400 1 0 1 EMBEDDEDBNC-1.sym
[
V 58450 53850 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 58450 53850 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 58500 53700 58500 53400 1 0 1
{
T 58450 53500 5 8 0 1 0 6 1
pintype=pas
T 58450 53500 5 8 0 1 0 6 1
pinlabel=2
T 58450 53500 5 8 0 0 0 6 1
pinseq=2
T 58450 53500 5 8 1 1 0 6 1
pinnumber=2
}
L 58400 53900 58415 53885 3 0 0 0 -1 -1
P 58400 53900 58100 53900 1 0 1
{
T 58250 53950 5 8 0 1 0 6 1
pintype=pas
T 58250 53950 5 8 0 1 0 6 1
pinlabel=1
T 58250 53950 5 8 0 0 0 6 1
pinseq=1
T 58250 53950 5 8 1 1 0 6 1
pinnumber=1
}
L 58500 53700 58496 53707 3 0 0 0 -1 -1
T 58250 54050 5 10 0 0 0 6 1
device=BNC
T 58600 54200 8 10 0 1 0 6 1
refdes=CONN?
T 58600 53400 8 10 0 1 0 6 1
class=IO
T 58600 53400 8 10 0 1 0 6 1
pins=2
]
{
T 58250 54050 5 10 0 0 0 6 1
device=BNC
T 59200 53800 5 10 1 1 0 6 1
refdes=J102
T 58600 53400 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
C 58700 50700 1 0 1 EMBEDDEDBNC-1.sym
[
V 58550 51150 150 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 58550 51150 50 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 58600 51000 58600 50700 1 0 1
{
T 58550 50800 5 8 0 1 0 6 1
pintype=pas
T 58550 50800 5 8 0 1 0 6 1
pinlabel=2
T 58550 50800 5 8 0 0 0 6 1
pinseq=2
T 58550 50800 5 8 1 1 0 6 1
pinnumber=2
}
L 58500 51200 58515 51185 3 0 0 0 -1 -1
P 58500 51200 58200 51200 1 0 1
{
T 58350 51250 5 8 0 1 0 6 1
pintype=pas
T 58350 51250 5 8 0 1 0 6 1
pinlabel=1
T 58350 51250 5 8 0 0 0 6 1
pinseq=1
T 58350 51250 5 8 1 1 0 6 1
pinnumber=1
}
L 58600 51000 58596 51007 3 0 0 0 -1 -1
T 58350 51350 5 10 0 0 0 6 1
device=BNC
T 58700 51500 8 10 0 1 0 6 1
refdes=CONN?
T 58700 50700 8 10 0 1 0 6 1
class=IO
T 58700 50700 8 10 0 1 0 6 1
pins=2
]
{
T 58350 51350 5 10 0 0 0 6 1
device=BNC
T 59300 51100 5 10 1 1 0 6 1
refdes=J103
T 58700 50700 5 10 0 0 0 0 1
footprint=SMA_ENDLAUNCH
}
N 58500 54600 58500 54500 4
N 58100 53900 57500 53900 4
N 58200 51200 57500 51200 4
C 58400 52400 1 0 0 EMBEDDEDgnd-1.sym
[
L 58480 52410 58520 52410 3 0 0 0 -1 -1
L 58455 52450 58545 52450 3 0 0 0 -1 -1
L 58400 52500 58600 52500 3 0 0 0 -1 -1
P 58500 52500 58500 52700 1 0 1
{
T 58558 52561 5 4 0 1 0 0 1
pinnumber=1
T 58558 52561 5 4 0 0 0 0 1
pinseq=1
T 58558 52561 5 4 0 1 0 0 1
pinlabel=1
T 58558 52561 5 4 0 1 0 0 1
pintype=pwr
}
T 58700 52450 8 10 0 0 0 0 1
net=GND:1
]
N 58500 52700 58500 53400 4
C 58500 49700 1 0 0 EMBEDDEDgnd-1.sym
[
L 58580 49710 58620 49710 3 0 0 0 -1 -1
L 58555 49750 58645 49750 3 0 0 0 -1 -1
L 58500 49800 58700 49800 3 0 0 0 -1 -1
P 58600 49800 58600 50000 1 0 1
{
T 58658 49861 5 4 0 1 0 0 1
pinnumber=1
T 58658 49861 5 4 0 0 0 0 1
pinseq=1
T 58658 49861 5 4 0 1 0 0 1
pinlabel=1
T 58658 49861 5 4 0 1 0 0 1
pintype=pwr
}
T 58800 49750 8 10 0 0 0 0 1
net=GND:1
]
N 58600 50000 58600 50700 4
T 58800 53500 9 10 1 0 0 0 1
TX
T 58900 50800 9 10 1 0 0 0 1
RX
C 42200 42300 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 42400 42300 42400 42500 1 0 0
{
T 42450 42350 5 6 0 1 0 0 1
pinnumber=1
T 42450 42350 5 6 0 0 0 0 1
pinseq=1
T 42450 42350 5 6 0 1 0 0 1
pinlabel=1
T 42450 42350 5 6 0 1 0 0 1
pintype=pwr
}
L 42250 42500 42550 42500 3 0 0 0 -1 -1
T 42275 42550 9 8 1 0 0 0 1
+3.3V
T 42500 42300 8 8 0 0 0 0 1
net=+3.3V:1
]
C 39600 41700 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 39800 41700 39800 41500 1 0 0
{
T 39850 41550 5 8 1 1 270 6 1
pinnumber=1
T 39750 41500 5 8 0 1 270 8 1
pinseq=1
T 39800 41450 9 8 0 1 270 0 1
pinlabel=+
T 39800 41450 5 8 0 1 270 2 1
pintype=pas
}
P 39800 40800 39800 41000 1 0 0
{
T 39850 40950 5 8 1 1 270 0 1
pinnumber=2
T 39750 41000 5 8 0 1 270 2 1
pinseq=2
T 39800 41050 9 8 0 1 270 6 1
pinlabel=-
T 39800 41050 5 8 0 1 270 8 1
pintype=pas
}
L 40000 41300 39600 41300 3 0 0 0 -1 -1
L 39800 41000 39800 41200 3 0 0 0 -1 -1
L 39800 41300 39800 41500 3 0 0 0 -1 -1
A 39800 40500 700 75 30 3 0 0 0 -1 -1
L 40000 41411 39900 41411 3 0 0 0 -1 -1
L 39949 41360 39949 41460 3 0 0 0 -1 -1
T 40300 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 40100 41500 8 10 0 1 270 0 1
refdes=C?
T 40900 41500 5 10 0 0 270 0 1
description=polarized capacitor
T 40700 41500 5 10 0 0 270 0 1
numslots=0
T 40500 41500 5 10 0 0 270 0 1
symversion=0.1
]
{
T 40300 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 39000 41400 5 10 1 1 0 0 1
refdes=C101
T 40500 41500 5 10 0 0 270 0 1
symversion=0.1
T 38700 41200 5 10 1 1 0 0 1
value=10uF 16V
T 39600 41700 5 10 0 0 0 0 1
footprint=cap-elec-ave_b
}
C 39800 46400 1 0 0 EMBEDDED5V-plus-1.sym
[
P 40000 46400 40000 46600 1 0 0
{
T 40050 46450 5 6 0 1 0 0 1
pinnumber=1
T 40050 46450 5 6 0 0 0 0 1
pinseq=1
T 40050 46450 5 6 0 1 0 0 1
pinlabel=1
T 40050 46450 5 6 0 1 0 0 1
pintype=pwr
}
L 39850 46600 40150 46600 3 0 0 0 -1 -1
T 39875 46650 9 8 1 0 0 0 1
+5V
T 40100 46400 8 8 0 0 0 0 1
net=+5V:1
]
C 39700 40300 1 0 0 EMBEDDEDgnd-1.sym
[
P 39800 40400 39800 40600 1 0 1
{
T 39858 40461 5 4 0 1 0 0 1
pinnumber=1
T 39858 40461 5 4 0 0 0 0 1
pinseq=1
T 39858 40461 5 4 0 1 0 0 1
pinlabel=1
T 39858 40461 5 4 0 1 0 0 1
pintype=pwr
}
L 39700 40400 39900 40400 3 0 0 0 -1 -1
L 39755 40350 39845 40350 3 0 0 0 -1 -1
L 39780 40310 39820 40310 3 0 0 0 -1 -1
T 40000 40350 8 10 0 0 0 0 1
net=GND:1
]
N 39800 41700 39800 46300 4
N 39800 40800 42400 40800 4
N 40300 41900 39800 41900 4
N 42400 41700 42400 42300 4
N 41100 40800 41100 41300 4
N 41900 41900 42400 41900 4
N 39600 46300 40300 46300 4
C 42200 46300 1 270 0 EMBEDDEDcapacitor-2.sym
[
P 42400 46300 42400 46100 1 0 0
{
T 42450 46150 5 8 1 1 270 6 1
pinnumber=1
T 42350 46100 5 8 0 1 270 8 1
pinseq=1
T 42400 46050 9 8 0 1 270 0 1
pinlabel=+
T 42400 46050 5 8 0 1 270 2 1
pintype=pas
}
P 42400 45400 42400 45600 1 0 0
{
T 42450 45550 5 8 1 1 270 0 1
pinnumber=2
T 42350 45600 5 8 0 1 270 2 1
pinseq=2
T 42400 45650 9 8 0 1 270 6 1
pinlabel=-
T 42400 45650 5 8 0 1 270 8 1
pintype=pas
}
L 42600 45900 42200 45900 3 0 0 0 -1 -1
L 42400 45600 42400 45800 3 0 0 0 -1 -1
L 42400 45900 42400 46100 3 0 0 0 -1 -1
A 42400 45100 700 75 30 3 0 0 0 -1 -1
L 42600 46011 42500 46011 3 0 0 0 -1 -1
L 42549 45960 42549 46060 3 0 0 0 -1 -1
T 42900 46100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42700 46100 8 10 0 1 270 0 1
refdes=C?
T 43500 46100 5 10 0 0 270 0 1
description=polarized capacitor
T 43300 46100 5 10 0 0 270 0 1
numslots=0
T 43100 46100 5 10 0 0 270 0 1
symversion=0.1
]
{
T 42900 46100 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42700 45900 5 10 1 1 0 0 1
refdes=C103
T 42700 45700 5 10 1 1 0 0 1
value=10uF 10V
T 42200 46300 5 10 0 0 0 0 1
footprint=1206_pol
}
C 41000 45100 1 0 0 EMBEDDEDgnd-1.sym
[
P 41100 45200 41100 45400 1 0 1
{
T 41158 45261 5 4 0 1 0 0 1
pinnumber=1
T 41158 45261 5 4 0 0 0 0 1
pinseq=1
T 41158 45261 5 4 0 1 0 0 1
pinlabel=1
T 41158 45261 5 4 0 1 0 0 1
pintype=pwr
}
L 41000 45200 41200 45200 3 0 0 0 -1 -1
L 41055 45150 41145 45150 3 0 0 0 -1 -1
L 41080 45110 41120 45110 3 0 0 0 -1 -1
T 41300 45150 8 10 0 0 0 0 1
net=GND:1
]
N 41100 45700 41100 45400 4
N 42400 45400 41100 45400 4
C 44200 46200 1 0 1 EMBEDDEDinput-1.sym
[
P 43600 46300 43400 46300 1 0 1
{
T 43750 46250 5 6 0 1 0 6 1
pinnumber=1
T 43750 46250 5 6 0 0 0 6 1
pinseq=1
}
L 44200 46400 44200 46200 3 0 0 0 -1 -1
L 44200 46400 43700 46400 3 0 0 0 -1 -1
L 43700 46400 43600 46300 3 0 0 0 -1 -1
L 43600 46300 43700 46200 3 0 0 0 -1 -1
L 43700 46200 44200 46200 3 0 0 0 -1 -1
T 44200 46500 5 10 0 0 0 6 1
device=INPUT
]
{
T 44200 46500 5 10 0 0 0 6 1
device=INPUT
T 43700 46600 5 10 1 1 180 6 1
value=VCCINT
T 44200 46200 5 10 0 0 90 2 1
net=VCCINT:1
}
N 41900 46300 43400 46300 4
C 40300 45700 1 0 0 EMBEDDEDlm1117-1.sym
[
B 40600 46000 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 40600 46300 40300 46300 1 0 1
{
T 40400 46350 5 8 1 1 0 0 1
pinnumber=3
T 40400 46350 5 8 0 0 0 0 1
pinseq=3
T 40600 46300 5 10 1 1 0 0 1
value=IN
}
P 41100 45700 41100 46000 1 0 0
{
T 41000 45800 5 8 1 1 0 0 1
pinnumber=1
T 41000 45800 5 8 0 0 0 0 1
pinseq=1
T 40900 46100 5 10 1 1 0 0 1
value=GND
}
P 41600 46300 41900 46300 1 0 1
{
T 41730 46350 5 8 1 1 0 0 1
pinnumber=2
T 41730 46350 5 8 0 0 0 0 1
pinseq=2
T 41200 46300 5 10 1 1 0 0 1
value=OUT
}
T 41900 47000 5 10 0 0 0 0 1
device=1117
T 41700 46700 8 10 0 1 0 6 1
refdes=U?
T 41900 46800 5 10 0 0 0 0 1
pins=3
T 40295 45695 8 10 0 1 0 0 1
footprint=TO220
]
{
T 41200 46700 5 10 1 1 0 0 1
device=ZLDO1117
T 41000 46700 5 10 1 1 0 6 1
refdes=U103
T 40295 45695 5 10 0 1 0 0 1
footprint=SOT223
T 42100 46700 5 10 1 1 0 0 1
value=1.2V
}
C 40300 41300 1 0 0 EMBEDDEDlm1117-1.sym
[
B 40600 41600 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 40600 41900 40300 41900 1 0 1
{
T 40400 41950 5 8 1 1 0 0 1
pinnumber=3
T 40400 41950 5 8 0 0 0 0 1
pinseq=3
T 40600 41900 5 10 1 1 0 0 1
value=IN
}
P 41100 41300 41100 41600 1 0 0
{
T 41000 41400 5 8 1 1 0 0 1
pinnumber=1
T 41000 41400 5 8 0 0 0 0 1
pinseq=1
T 40900 41700 5 10 1 1 0 0 1
value=GND
}
P 41600 41900 41900 41900 1 0 1
{
T 41730 41950 5 8 1 1 0 0 1
pinnumber=2
T 41730 41950 5 8 0 0 0 0 1
pinseq=2
T 41200 41900 5 10 1 1 0 0 1
value=OUT
}
T 41900 42600 5 10 0 0 0 0 1
device=1117
T 41700 42300 8 10 0 1 0 6 1
refdes=U?
T 41900 42400 5 10 0 0 0 0 1
pins=3
T 40295 41295 8 10 0 1 0 0 1
footprint=TO220
]
{
T 41100 42300 5 10 1 1 0 0 1
device=LM1117
T 41000 42300 5 10 1 1 0 6 1
refdes=U101
T 40295 41295 5 10 0 1 0 0 1
footprint=SOT223
T 41800 42300 5 10 1 1 0 0 1
value=3.3V
}
C 42200 41700 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 42549 41360 42549 41460 3 0 0 0 -1 -1
L 42600 41411 42500 41411 3 0 0 0 -1 -1
A 42400 40500 700 75 30 3 0 0 0 -1 -1
L 42400 41300 42400 41500 3 0 0 0 -1 -1
L 42400 41000 42400 41200 3 0 0 0 -1 -1
L 42600 41300 42200 41300 3 0 0 0 -1 -1
P 42400 40800 42400 41000 1 0 0
{
T 42450 40950 5 8 1 1 270 0 1
pinnumber=2
T 42350 41000 5 8 0 1 270 2 1
pinseq=2
T 42400 41050 9 8 0 1 270 6 1
pinlabel=-
T 42400 41050 5 8 0 1 270 8 1
pintype=pas
}
P 42400 41700 42400 41500 1 0 0
{
T 42450 41550 5 8 1 1 270 6 1
pinnumber=1
T 42350 41500 5 8 0 1 270 8 1
pinseq=1
T 42400 41450 9 8 0 1 270 0 1
pinlabel=+
T 42400 41450 5 8 0 1 270 2 1
pintype=pas
}
T 43100 41500 5 10 0 0 270 0 1
symversion=0.1
T 43300 41500 5 10 0 0 270 0 1
numslots=0
T 43500 41500 5 10 0 0 270 0 1
description=polarized capacitor
T 42700 41500 8 10 0 1 270 0 1
refdes=C?
T 42900 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 42900 41500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42700 41300 5 10 1 1 0 0 1
refdes=C102
T 42700 41100 5 10 1 1 0 0 1
value=10uF 10V
T 42200 41700 5 10 0 0 0 0 1
footprint=1206_pol
}
C 38700 46200 1 0 0 EMBEDDEDcui-pj-002a.sym
[
L 39250 46350 39150 46350 3 0 0 0 -1 -1
L 39250 46350 39200 46300 3 0 0 0 -1 -1
L 39150 46350 39200 46300 3 0 0 0 -1 -1
L 39200 46400 39200 46300 3 0 0 0 -1 -1
L 39300 46400 39200 46400 3 0 0 0 -1 -1
P 39300 46400 39600 46400 1 0 1
{
T 38750 46350 5 8 1 1 0 0 1
pinnumber=3
T 38750 46350 5 8 0 0 0 0 1
pinseq=3
T 38750 46350 5 8 0 1 0 0 1
pinlabel=3
T 38750 46350 5 8 0 1 0 0 1
pintype=pas
}
B 38700 46200 600 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 38900 46500 39300 46500 3 0 0 0 -1 -1
L 39100 46300 39300 46300 3 0 0 0 -1 -1
L 39000 46400 38900 46300 3 0 0 0 -1 -1
L 39100 46300 39000 46400 3 0 0 0 -1 -1
P 39300 46500 39600 46500 1 0 1
{
T 38750 46450 5 8 1 1 0 0 1
pinnumber=1
T 38750 46450 5 8 0 0 0 0 1
pinseq=1
T 38750 46450 5 8 0 1 0 0 1
pinlabel=1
T 38750 46450 5 8 0 1 0 0 1
pintype=pas
}
P 39300 46300 39600 46300 1 0 1
{
T 38750 46250 5 8 1 1 0 0 1
pinnumber=2
T 38750 46250 5 8 0 0 0 0 1
pinseq=2
T 38750 46250 5 8 0 1 0 0 1
pinlabel=2
T 38750 46250 5 8 0 1 0 0 1
pintype=pas
}
T 38700 46700 8 10 0 1 0 0 1
refdes=J?
T 37900 45700 5 10 0 0 0 0 1
device=PJ-002A-SMT
]
{
T 37900 45700 5 10 0 0 0 0 1
device=PJ-002A-SMT
T 38700 46700 5 10 1 1 0 0 1
refdes=J101
T 38700 46200 5 10 0 0 0 0 1
footprint=cui-pj-002a
}
C 42200 44600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 42400 44600 42400 44800 1 0 0
{
T 42450 44650 5 6 0 1 0 0 1
pinnumber=1
T 42450 44650 5 6 0 0 0 0 1
pinseq=1
T 42450 44650 5 6 0 1 0 0 1
pinlabel=1
T 42450 44650 5 6 0 1 0 0 1
pintype=pwr
}
L 42250 44800 42550 44800 3 0 0 0 -1 -1
T 42275 44850 9 8 1 0 0 0 1
+3.3V
T 42500 44600 8 8 0 0 0 0 1
net=+3.3V:1
]
N 41100 43100 42400 43100 4
N 40300 44200 39800 44200 4
N 42400 44000 42400 44600 4
N 41100 43100 41100 43600 4
N 41900 44200 42400 44200 4
C 40300 43600 1 0 0 EMBEDDEDlm1117-1.sym
[
B 40600 43900 1000 600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 40600 44200 40300 44200 1 0 1
{
T 40400 44250 5 8 1 1 0 0 1
pinnumber=3
T 40400 44250 5 8 0 0 0 0 1
pinseq=3
T 40600 44200 5 10 1 1 0 0 1
value=IN
}
P 41100 43600 41100 43900 1 0 0
{
T 41000 43700 5 8 1 1 0 0 1
pinnumber=1
T 41000 43700 5 8 0 0 0 0 1
pinseq=1
T 40900 44000 5 10 1 1 0 0 1
value=GND
}
P 41600 44200 41900 44200 1 0 1
{
T 41730 44250 5 8 1 1 0 0 1
pinnumber=2
T 41730 44250 5 8 0 0 0 0 1
pinseq=2
T 41200 44200 5 10 1 1 0 0 1
value=OUT
}
T 41900 44900 5 10 0 0 0 0 1
device=1117
T 41700 44600 8 10 0 1 0 6 1
refdes=U?
T 41900 44700 5 10 0 0 0 0 1
pins=3
T 40295 43595 8 10 0 1 0 0 1
footprint=TO220
]
{
T 41100 44600 5 10 1 1 0 0 1
device=LM1117
T 41000 44600 5 10 1 1 0 6 1
refdes=U102
T 40295 43595 5 10 0 1 0 0 1
footprint=SOT223
T 41800 44600 5 10 1 1 0 0 1
value=3.3V
}
C 42200 44000 1 270 0 EMBEDDEDcapacitor-2.sym
[
L 42549 43660 42549 43760 3 0 0 0 -1 -1
L 42600 43711 42500 43711 3 0 0 0 -1 -1
A 42400 42800 700 75 30 3 0 0 0 -1 -1
L 42400 43600 42400 43800 3 0 0 0 -1 -1
L 42400 43300 42400 43500 3 0 0 0 -1 -1
L 42600 43600 42200 43600 3 0 0 0 -1 -1
P 42400 43100 42400 43300 1 0 0
{
T 42450 43250 5 8 1 1 270 0 1
pinnumber=2
T 42350 43300 5 8 0 1 270 2 1
pinseq=2
T 42400 43350 9 8 0 1 270 6 1
pinlabel=-
T 42400 43350 5 8 0 1 270 8 1
pintype=pas
}
P 42400 44000 42400 43800 1 0 0
{
T 42450 43850 5 8 1 1 270 6 1
pinnumber=1
T 42350 43800 5 8 0 1 270 8 1
pinseq=1
T 42400 43750 9 8 0 1 270 0 1
pinlabel=+
T 42400 43750 5 8 0 1 270 2 1
pintype=pas
}
T 43100 43800 5 10 0 0 270 0 1
symversion=0.1
T 43300 43800 5 10 0 0 270 0 1
numslots=0
T 43500 43800 5 10 0 0 270 0 1
description=polarized capacitor
T 42700 43800 8 10 0 1 270 0 1
refdes=C?
T 42900 43800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
]
{
T 42900 43800 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 42700 43600 5 10 1 1 0 0 1
refdes=C104
T 42700 43400 5 10 1 1 0 0 1
value=10uF 10V
T 42200 44000 5 10 0 0 0 0 1
footprint=1206_pol
}
C 41000 42800 1 0 0 EMBEDDEDgnd-1.sym
[
P 41100 42900 41100 43100 1 0 1
{
T 41158 42961 5 4 0 1 0 0 1
pinnumber=1
T 41158 42961 5 4 0 0 0 0 1
pinseq=1
T 41158 42961 5 4 0 1 0 0 1
pinlabel=1
T 41158 42961 5 4 0 1 0 0 1
pintype=pwr
}
L 41000 42900 41200 42900 3 0 0 0 -1 -1
L 41055 42850 41145 42850 3 0 0 0 -1 -1
L 41080 42810 41120 42810 3 0 0 0 -1 -1
T 41300 42850 8 10 0 0 0 0 1
net=GND:1
]
C 44200 44100 1 0 1 EMBEDDEDinput-1.sym
[
P 43600 44200 43400 44200 1 0 1
{
T 43750 44150 5 6 0 1 0 6 1
pinnumber=1
T 43750 44150 5 6 0 0 0 6 1
pinseq=1
}
L 44200 44300 44200 44100 3 0 0 0 -1 -1
L 44200 44300 43700 44300 3 0 0 0 -1 -1
L 43700 44300 43600 44200 3 0 0 0 -1 -1
L 43600 44200 43700 44100 3 0 0 0 -1 -1
L 43700 44100 44200 44100 3 0 0 0 -1 -1
T 44200 44400 5 10 0 0 0 6 1
device=INPUT
]
{
T 44200 44400 5 10 0 0 0 6 1
device=INPUT
T 43700 44500 5 10 1 1 180 6 1
value=AVDD
T 44200 44100 5 10 0 0 90 2 1
net=AVDD:1
}
N 43400 44200 42400 44200 4
C 44200 41800 1 0 1 EMBEDDEDinput-1.sym
[
P 43600 41900 43400 41900 1 0 1
{
T 43750 41850 5 6 0 1 0 6 1
pinnumber=1
T 43750 41850 5 6 0 0 0 6 1
pinseq=1
}
L 44200 42000 44200 41800 3 0 0 0 -1 -1
L 44200 42000 43700 42000 3 0 0 0 -1 -1
L 43700 42000 43600 41900 3 0 0 0 -1 -1
L 43600 41900 43700 41800 3 0 0 0 -1 -1
L 43700 41800 44200 41800 3 0 0 0 -1 -1
T 44200 42100 5 10 0 0 0 6 1
device=INPUT
]
{
T 44200 42100 5 10 0 0 0 6 1
device=INPUT
T 43700 42200 5 10 1 1 180 6 1
value=DVDD
T 44200 41800 5 10 0 0 90 2 1
net=DVDD:1
}
N 42400 41900 43400 41900 4
C 39300 46900 1 0 0 EMBEDDEDgnd-1.sym
[
P 39400 47000 39400 47200 1 0 1
{
T 39458 47061 5 4 0 1 0 0 1
pinnumber=1
T 39458 47061 5 4 0 0 0 0 1
pinseq=1
T 39458 47061 5 4 0 1 0 0 1
pinlabel=1
T 39458 47061 5 4 0 1 0 0 1
pintype=pwr
}
L 39300 47000 39500 47000 3 0 0 0 -1 -1
L 39355 46950 39445 46950 3 0 0 0 -1 -1
L 39380 46910 39420 46910 3 0 0 0 -1 -1
T 39600 46950 8 10 0 0 0 0 1
net=GND:1
]
N 39400 47200 39700 47200 4
N 39700 47200 39700 46500 4
N 39700 46500 39600 46500 4
N 39600 46400 40000 46400 4
N 39800 40800 39800 40600 4
T 42500 46400 9 10 1 0 0 0 1
+1.2V
