<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="bare_ps7_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_ps7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_axis_dwc_dm_0_tx_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_axis_dwc_dm_0_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_axis_dwc_dm_1_tx_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_axis_dwc_dm_1_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_axis_dwc_dm_0_tx_0_0_synth_1"/>
	</Run>
	<Run Id="bare_axis_dwc_dm_2_tx_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_axis_dwc_dm_2_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_axis_dwc_dm_0_tx_0_0_synth_1"/>
	</Run>
	<Run Id="bare_axis_dwc_dm_3_tx_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_axis_dwc_dm_3_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_axis_dwc_dm_0_tx_0_0_synth_1"/>
	</Run>
	<Run Id="bare_axis_dwc_dm_4_tx_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_axis_dwc_dm_4_tx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_axis_dwc_dm_0_tx_0_0_synth_1"/>
	</Run>
	<Run Id="bare_s00_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_MLP_1_if_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_if_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_dm_4_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_dm_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_dm_5_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_dm_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_xbar_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_dm_2_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_dm_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_dm_4_0_synth_1"/>
	</Run>
	<Run Id="bare_m01_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_dm_1_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_dm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_dm_4_0_synth_1"/>
	</Run>
	<Run Id="bare_dm_3_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_dm_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_dm_4_0_synth_1"/>
	</Run>
	<Run Id="bare_MLP_1_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_MLP_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_dm_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_dm_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_dm_4_0_synth_1"/>
	</Run>
	<Run Id="bare_axis_dwc_dm_5_rx_0_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_axis_dwc_dm_5_rx_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_s00_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_auto_pc_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_m00_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m00_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_xbar_1_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_s02_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_s02_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s02_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_s03_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_s03_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s03_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="bare_s04_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s04_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_s04_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s04_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="bare_s05_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s05_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_s05_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s05_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_m00_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_m00_regslice_1_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m00_regslice_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_auto_pc_1_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="bare_m02_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m02_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_m03_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m03_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_m04_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m04_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_m05_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m05_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_m06_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_m06_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_m01_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_s01_data_fifo_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s01_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="bare_s01_regslice_0_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s01_regslice_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_s00_regslice_1_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s00_regslice_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_regslice_0_synth_1"/>
	</Run>
	<Run Id="bare_s00_data_fifo_1_synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/bare_s00_data_fifo_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="bare_s02_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/steve/Graduate_Research/MLP/build/Pynq-Z1-pynqZ1/_sds/p0/vivado/prj/prj.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bare_ps7_0_0_synth_1"/>
		<Parent Id="bare_axis_dwc_dm_0_tx_0_0_synth_1"/>
		<Parent Id="bare_axis_dwc_dm_1_tx_0_0_synth_1"/>
		<Parent Id="bare_axis_dwc_dm_2_tx_0_0_synth_1"/>
		<Parent Id="bare_axis_dwc_dm_3_tx_0_0_synth_1"/>
		<Parent Id="bare_axis_dwc_dm_4_tx_0_0_synth_1"/>
		<Parent Id="bare_s00_regslice_0_synth_1"/>
		<Parent Id="bare_MLP_1_if_0_synth_1"/>
		<Parent Id="bare_dm_4_0_synth_1"/>
		<Parent Id="bare_dm_5_0_synth_1"/>
		<Parent Id="bare_xbar_0_synth_1"/>
		<Parent Id="bare_dm_2_0_synth_1"/>
		<Parent Id="bare_m01_regslice_0_synth_1"/>
		<Parent Id="bare_dm_1_0_synth_1"/>
		<Parent Id="bare_dm_3_0_synth_1"/>
		<Parent Id="bare_MLP_1_0_synth_1"/>
		<Parent Id="bare_dm_0_0_synth_1"/>
		<Parent Id="bare_axis_dwc_dm_5_rx_0_0_synth_1"/>
		<Parent Id="bare_s00_data_fifo_0_synth_1"/>
		<Parent Id="bare_auto_pc_0_synth_1"/>
		<Parent Id="bare_m00_regslice_0_synth_1"/>
		<Parent Id="bare_xbar_1_synth_1"/>
		<Parent Id="bare_s02_regslice_0_synth_1"/>
		<Parent Id="bare_s02_data_fifo_0_synth_1"/>
		<Parent Id="bare_s03_regslice_0_synth_1"/>
		<Parent Id="bare_s03_data_fifo_0_synth_1"/>
		<Parent Id="bare_s04_regslice_0_synth_1"/>
		<Parent Id="bare_s04_data_fifo_0_synth_1"/>
		<Parent Id="bare_s05_regslice_0_synth_1"/>
		<Parent Id="bare_s05_data_fifo_0_synth_1"/>
		<Parent Id="bare_m00_data_fifo_0_synth_1"/>
		<Parent Id="bare_m00_regslice_1_synth_1"/>
		<Parent Id="bare_auto_pc_1_synth_1"/>
		<Parent Id="bare_m02_regslice_0_synth_1"/>
		<Parent Id="bare_m03_regslice_0_synth_1"/>
		<Parent Id="bare_m04_regslice_0_synth_1"/>
		<Parent Id="bare_m05_regslice_0_synth_1"/>
		<Parent Id="bare_m06_regslice_0_synth_1"/>
		<Parent Id="bare_s01_data_fifo_0_synth_1"/>
		<Parent Id="bare_s01_regslice_0_synth_1"/>
		<Parent Id="bare_s00_regslice_1_synth_1"/>
		<Parent Id="bare_s00_data_fifo_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

