{"index": 259, "svad": "This property verifies that when the signal `araddr` equals the value `32'h12345678`, the signal `M_AXI_ARADDR` must also equal the same value `32'h12345678` at the next positive edge of the clock `M_AXI_ACLK`.\n\nThe verification is triggered whenever `araddr` equals `32'h12345678`. When this condition occurs, the property expects that on the immediately following positive clock edge of `M_AXI_ACLK`, the value of `M_AXI_ARADDR` will match `32'h12345678`.\n\nThe property is disabled and not checked when the reset signal `M_AXI_ARESETN` is low (0), which represents the active reset state.", "reference_sva": "property p_M_AXI_ARADDR_assignment;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 0)\n        araddr == 32'h12345678 |-> M_AXI_ARADDR == 32'h12345678;\nendproperty\nassert_p_M_AXI_ARADDR_assignment: assert property (p_M_AXI_ARADDR_assignment) else $error(\"Assertion failed: M_AXI_ARADDR does not match the expected value 32'h12345678 when araddr is 32'h12345678\");", "generated_sva": "property p_araddr_match;\n    @(posedge M_AXI_ACLK) disable iff (!M_AXI_ARESETN)\n    (araddr == 32'h12345678) |=> (M_AXI_ARADDR == 32'h12345678);\nendproperty\n\nassert property (p_araddr_match);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_M_AXI_ARADDR_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `M_AXI_ARADDR`, `araddr`, `h12345678`\n\n* **Clocks & Resets:**\n    * Primary Clock: `M_AXI_ACLK` (posedge)\n    * Reset Signal: `M_AXI_ARESETN` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `araddr == 32'h12345678`\n    * Response condition: `M_AXI_ARADDR == 32'h12345678`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `araddr == 32'h12345678`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `M_AXI_ARADDR == 32'h12345678`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (M_AXI_ARESETN == 0)`\n    * Property is disabled when reset `M_AXI_ARESETN` is active high\n\n* **Assertion Structure:**\n    * `@(posedge M_AXI_ACLK) araddr == 32'h12345678 |-> M_AXI_ARADDR == 32'h12345678`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_M_AXI_ARADDR_assignment;\n    @(posedge M_AXI_ACLK) disable iff (M_AXI_ARESETN == 0)\n        araddr == 32'h12345678 |-> M_AXI_ARADDR == 32'h12345678;\nendproperty\nassert_p_M_AXI_ARADDR_assignment: assert property (p_M_AXI_ARADDR_assignment) else $error(\"Assertion failed: M_AXI_ARADDR does not match the expected value 32'h12345678 when araddr is 32'h12345678\");\n```\n\n**Summary:**\nProperty `p_M_AXI_ARADDR_assignment` uses overlapping implication synchronized to `M_AXI_ACLK`.", "error_message": null, "generation_time": 2.5169777870178223, "verification_time": 0.011783599853515625, "from_cache": false}