0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.sim/sim_1/synth/timing/project_tb_time_synth.v,1682453598,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_1.vhd,1679755719,vhdl,C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_2.vhd,,,project_tb,,,,,,,,
C:/Users/andre/Coding/ProgettoRetiLogiche2023/ProgettoRetiLogiche2023.srcs/sim_1/imports/testbenches/tb_2.vhd,1679755719,vhdl,,,,,,,,,,,,
