#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000009444e0 .scope module, "tb_processor" "tb_processor" 2 543;
 .timescale -9 -11;
v0000000002818f70_0 .net "ALUop", 2 0, v0000000000974a50_0;  1 drivers
v0000000002818750_0 .net "ALUresult", 15 0, v0000000000975630_0;  1 drivers
v00000000028187f0_0 .var "clk", 0 0;
v00000000028189d0_0 .net "instruction", 15 0, v0000000000974730_0;  1 drivers
v0000000002819150_0 .net "pc", 8 0, v0000000002819dd0_0;  1 drivers
v0000000002818b10_0 .net "r1out", 15 0, v0000000002816b00_0;  1 drivers
v0000000002818bb0_0 .net "r2out", 15 0, v0000000002817640_0;  1 drivers
v0000000002819290_0 .net "regsrc", 0 0, v0000000000974370_0;  1 drivers
S_000000000090aea0 .scope module, "uut" "processor" 2 556, 2 444 0, S_00000000009444e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 16 "instruction"
    .port_info 2 /OUTPUT 9 "pc"
    .port_info 3 /OUTPUT 3 "ALUop"
    .port_info 4 /OUTPUT 16 "ALUresult"
    .port_info 5 /OUTPUT 16 "r1out"
    .port_info 6 /OUTPUT 16 "r2out"
    .port_info 7 /OUTPUT 1 "regsrc"
L_000000000092b330 .functor AND 1, v00000000009758b0_0, v00000000009749b0_0, C4<1>, C4<1>;
v0000000002816ec0_0 .net "ALUop", 2 0, v0000000000974a50_0;  alias, 1 drivers
v0000000002816600_0 .net "ALUresult", 15 0, v0000000000975630_0;  alias, 1 drivers
v0000000002817460_0 .net "BRANCHmuxout", 8 0, L_0000000002872dc0;  1 drivers
v0000000002817f00_0 .net "JUMPout", 8 0, L_0000000002873d60;  1 drivers
v0000000002816060_0 .net "LWSWout", 7 0, L_0000000002873680;  1 drivers
v0000000002816f60_0 .net "MEMout", 15 0, v0000000000974050_0;  1 drivers
v0000000002817500_0 .net "MEMtoREGout", 15 0, L_0000000002873c20;  1 drivers
v0000000002816420_0 .net "NEWpc", 8 0, L_0000000002819470;  1 drivers
v0000000002817c80_0 .net "REGsourceout", 3 0, L_0000000002873860;  1 drivers
v00000000028178c0_0 .net "SHIFTout", 15 0, L_0000000002873900;  1 drivers
v00000000028166a0_0 .net "SIGNEXout", 8 0, L_00000000028735e0;  1 drivers
v00000000028169c0_0 .net "STACKout", 15 0, v00000000028162e0_0;  1 drivers
L_000000000281a038 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0000000002816a60_0 .net/2u *"_s0", 8 0, L_000000000281a038;  1 drivers
L_000000000281a0c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000028190b0_0 .net/2u *"_s10", 1 0, L_000000000281a0c8;  1 drivers
v0000000002818890_0 .net *"_s12", 0 0, L_0000000002872c80;  1 drivers
L_000000000281a110 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000000028184d0_0 .net/2u *"_s14", 1 0, L_000000000281a110;  1 drivers
v0000000002819650_0 .net *"_s16", 0 0, L_00000000028734a0;  1 drivers
L_000000000281a158 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002819830_0 .net/2u *"_s18", 15 0, L_000000000281a158;  1 drivers
v0000000002818cf0_0 .net *"_s20", 15 0, L_0000000002873220;  1 drivers
v0000000002818390_0 .net *"_s22", 15 0, L_00000000028737c0;  1 drivers
v0000000002818a70_0 .net *"_s27", 3 0, L_00000000028728c0;  1 drivers
v0000000002818d90_0 .net *"_s29", 3 0, L_0000000002873360;  1 drivers
v00000000028191f0_0 .net *"_s39", 7 0, L_0000000002872280;  1 drivers
v00000000028186b0_0 .net *"_s41", 7 0, L_0000000002872b40;  1 drivers
v0000000002819e70_0 .net *"_s50", 15 0, L_0000000002872780;  1 drivers
L_000000000281a2c0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v00000000028196f0_0 .net *"_s53", 6 0, L_000000000281a2c0;  1 drivers
v0000000002818c50_0 .net *"_s54", 15 0, L_00000000028725a0;  1 drivers
L_000000000281a080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002819a10_0 .net/2u *"_s6", 1 0, L_000000000281a080;  1 drivers
v0000000002819330_0 .net *"_s8", 0 0, L_0000000002873720;  1 drivers
v0000000002818e30_0 .net "branch", 0 0, v00000000009758b0_0;  1 drivers
v0000000002819790_0 .net "branchout", 0 0, L_000000000092b330;  1 drivers
L_000000000281a1a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002819b50_0 .net "carryin", 0 0, L_000000000281a1a0;  1 drivers
v00000000028195b0_0 .net "carryout", 0 0, v0000000000975270_0;  1 drivers
v0000000002819ab0_0 .net "clk", 0 0, v00000000028187f0_0;  1 drivers
v00000000028198d0_0 .net "instruction", 15 0, v0000000000974730_0;  alias, 1 drivers
v0000000002819d30_0 .net "jump", 0 0, v0000000000974eb0_0;  1 drivers
v0000000002819970_0 .net "lwsw", 0 0, v0000000000975bd0_0;  1 drivers
v0000000002818ed0_0 .net "memread", 0 0, v0000000000974f50_0;  1 drivers
v0000000002819bf0_0 .net "memtoreg", 0 0, v0000000000974ff0_0;  1 drivers
v0000000002819c90_0 .net "memwrt", 0 0, v00000000009754f0_0;  1 drivers
v00000000028193d0_0 .net "overflow", 0 0, v0000000000975310_0;  1 drivers
v0000000002819dd0_0 .var "pc", 8 0;
v0000000002819f10_0 .net "pop", 0 0, v00000000009759f0_0;  1 drivers
v0000000002818070_0 .net "push", 0 0, v00000000009742d0_0;  1 drivers
v0000000002819010_0 .net "r1out", 15 0, v0000000002816b00_0;  alias, 1 drivers
v0000000002818110_0 .net "r2out", 15 0, v0000000002817640_0;  alias, 1 drivers
v0000000002818930_0 .net "r3out", 15 0, v0000000002817d20_0;  1 drivers
v00000000028181b0_0 .net "regsrc", 0 0, v0000000000974370_0;  alias, 1 drivers
v0000000002818250_0 .net "regwrt", 0 0, v0000000000975450_0;  1 drivers
v0000000002818570_0 .net "sign", 0 0, v0000000000974c30_0;  1 drivers
v00000000028182f0_0 .net "wd", 15 0, L_0000000002872460;  1 drivers
v0000000002818430_0 .net "wrtdata", 1 0, v0000000000975a90_0;  1 drivers
v0000000002818610_0 .net "zero", 0 0, v00000000009749b0_0;  1 drivers
E_0000000000960cb0 .event posedge, v00000000009740f0_0;
L_0000000002819470 .arith/sum 9, v0000000002819dd0_0, L_000000000281a038;
L_0000000002819510 .part v0000000000974730_0, 12, 4;
L_0000000002873720 .cmp/eq 2, v0000000000975a90_0, L_000000000281a080;
L_0000000002872c80 .cmp/eq 2, v0000000000975a90_0, L_000000000281a0c8;
L_00000000028734a0 .cmp/eq 2, v0000000000975a90_0, L_000000000281a110;
L_0000000002873220 .functor MUXZ 16, L_000000000281a158, v00000000028162e0_0, L_00000000028734a0, C4<>;
L_00000000028737c0 .functor MUXZ 16, L_0000000002873220, L_0000000002873900, L_0000000002872c80, C4<>;
L_0000000002872460 .functor MUXZ 16, L_00000000028737c0, L_0000000002873c20, L_0000000002873720, C4<>;
L_00000000028728c0 .part v0000000000974730_0, 8, 4;
L_0000000002873360 .part v0000000000974730_0, 4, 4;
L_0000000002873860 .functor MUXZ 4, L_0000000002873360, L_00000000028728c0, v0000000000974370_0, C4<>;
L_00000000028721e0 .part v0000000000974730_0, 0, 4;
L_0000000002873b80 .part v0000000000974730_0, 8, 4;
L_0000000002872280 .part v0000000000974730_0, 0, 8;
L_0000000002872b40 .part v0000000000974730_0, 4, 8;
L_0000000002873680 .functor MUXZ 8, L_0000000002872b40, L_0000000002872280, v0000000000975bd0_0, C4<>;
L_0000000002873c20 .functor MUXZ 16, v0000000000975630_0, v0000000000974050_0, v0000000000974ff0_0, C4<>;
L_0000000002873a40 .part v0000000000974730_0, 4, 4;
L_00000000028732c0 .part v0000000000974730_0, 0, 2;
L_0000000002872780 .concat [ 9 7 0 0], L_0000000002819470, L_000000000281a2c0;
L_00000000028725a0 .functor MUXZ 16, L_0000000002872780, v0000000002817d20_0, L_000000000092b330, C4<>;
L_0000000002872dc0 .part L_00000000028725a0, 0, 9;
L_0000000002872e60 .part v0000000000974730_0, 4, 8;
L_0000000002873d60 .functor MUXZ 9, L_0000000002872dc0, L_00000000028735e0, v0000000000974eb0_0, C4<>;
S_000000000090b020 .scope module, "alu1" "ALU" 2 504, 2 97 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "ALUresult"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 1 "carryout"
    .port_info 4 /OUTPUT 1 "sign"
    .port_info 5 /INPUT 16 "a"
    .port_info 6 /INPUT 16 "b"
    .port_info 7 /INPUT 3 "ALUop"
    .port_info 8 /INPUT 1 "carryin"
v00000000009753b0_0 .net "ALUop", 2 0, v0000000000974a50_0;  alias, 1 drivers
v0000000000975630_0 .var "ALUresult", 15 0;
v0000000000974d70_0 .net "a", 15 0, v0000000002816b00_0;  alias, 1 drivers
v00000000009751d0_0 .net "b", 15 0, v0000000002817640_0;  alias, 1 drivers
v0000000000974550_0 .net "carryin", 0 0, L_000000000281a1a0;  alias, 1 drivers
v0000000000975270_0 .var "carryout", 0 0;
v0000000000975310_0 .var "overflow", 0 0;
v0000000000974c30_0 .var "sign", 0 0;
v0000000000974e10_0 .var "temp", 15 0;
v00000000009749b0_0 .var "zero", 0 0;
E_000000000095fff0 .event edge, v00000000009753b0_0, v00000000009751d0_0, v0000000000974d70_0;
S_0000000000904cf0 .scope module, "consig1" "consig" 2 477, 2 237 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "lwsw"
    .port_info 1 /OUTPUT 2 "wrtdata"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrt"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 3 "ALUop"
    .port_info 8 /OUTPUT 1 "regwrt"
    .port_info 9 /OUTPUT 1 "regsrc"
    .port_info 10 /OUTPUT 1 "push"
    .port_info 11 /OUTPUT 1 "pop"
    .port_info 12 /INPUT 4 "opcode"
v0000000000974a50_0 .var "ALUop", 2 0;
v00000000009758b0_0 .var "branch", 0 0;
v0000000000974eb0_0 .var "jump", 0 0;
v0000000000975bd0_0 .var "lwsw", 0 0;
v0000000000974f50_0 .var "memread", 0 0;
v0000000000974ff0_0 .var "memtoreg", 0 0;
v00000000009754f0_0 .var "memwrt", 0 0;
v0000000000975950_0 .net "opcode", 3 0, L_0000000002819510;  1 drivers
v00000000009759f0_0 .var "pop", 0 0;
v00000000009742d0_0 .var "push", 0 0;
v0000000000974370_0 .var "regsrc", 0 0;
v0000000000975450_0 .var "regwrt", 0 0;
v0000000000975a90_0 .var "wrtdata", 1 0;
E_0000000000960670 .event edge, v0000000000975950_0;
S_0000000000904e70 .scope module, "data_mem1" "data_mem" 2 512, 2 196 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "readdata"
    .port_info 1 /INPUT 16 "wd"
    .port_info 2 /INPUT 8 "addr"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "memread"
    .port_info 5 /INPUT 1 "memwrt"
v00000000009745f0_0 .net "addr", 7 0, L_0000000002873680;  alias, 1 drivers
v00000000009740f0_0 .net "clk", 0 0, v00000000028187f0_0;  alias, 1 drivers
v0000000000975c70 .array "memory", 3 0, 15 0;
v0000000000975db0_0 .net "memread", 0 0, v0000000000974f50_0;  alias, 1 drivers
v0000000000975ef0_0 .net "memwrt", 0 0, v00000000009754f0_0;  alias, 1 drivers
v0000000000974050_0 .var "readdata", 15 0;
v0000000000974690_0 .net "wd", 15 0, v0000000002817640_0;  alias, 1 drivers
E_00000000009607f0 .event edge, v00000000009745f0_0;
E_000000000095fd70 .event negedge, v00000000009740f0_0;
S_00000000009382a0 .scope module, "instmem" "inst_mem" 2 471, 2 222 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "inst"
    .port_info 1 /INPUT 9 "readaddr"
v0000000000974730_0 .var "inst", 15 0;
v00000000009747d0 .array "memory", 7 0, 15 0;
v0000000000968ee0_0 .net "readaddr", 8 0, v0000000002819dd0_0;  alias, 1 drivers
E_00000000009608b0 .event edge, v0000000000968ee0_0;
S_0000000000938420 .scope module, "reg_file_new1" "reg_file_new" 2 497, 2 46 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "r1out"
    .port_info 1 /OUTPUT 16 "r2out"
    .port_info 2 /OUTPUT 16 "r3out"
    .port_info 3 /INPUT 4 "r1"
    .port_info 4 /INPUT 4 "r2"
    .port_info 5 /INPUT 4 "wr"
    .port_info 6 /INPUT 16 "wd"
    .port_info 7 /INPUT 1 "regwrt"
    .port_info 8 /INPUT 1 "clk"
v0000000002816c40_0 .net "clk", 0 0, v00000000028187f0_0;  alias, 1 drivers
v0000000002817a00_0 .var/i "i", 31 0;
v0000000002816ce0_0 .net "r1", 3 0, L_0000000002873860;  alias, 1 drivers
v0000000002816b00_0 .var "r1out", 15 0;
v00000000028175a0_0 .net "r2", 3 0, L_00000000028721e0;  1 drivers
v0000000002817640_0 .var "r2out", 15 0;
v0000000002817d20_0 .var "r3out", 15 0;
v0000000002816100 .array "register", 15 0, 15 0;
v0000000002817be0_0 .net "regwrt", 0 0, v0000000000975450_0;  alias, 1 drivers
v0000000002817960_0 .net "wd", 15 0, L_0000000002872460;  alias, 1 drivers
v0000000002817780_0 .net "wr", 3 0, L_0000000002873b80;  1 drivers
v0000000002816100_0 .array/port v0000000002816100, 0;
v0000000002816100_1 .array/port v0000000002816100, 1;
v0000000002816100_2 .array/port v0000000002816100, 2;
E_000000000095fe30/0 .event edge, v0000000002816ce0_0, v0000000002816100_0, v0000000002816100_1, v0000000002816100_2;
v0000000002816100_3 .array/port v0000000002816100, 3;
v0000000002816100_4 .array/port v0000000002816100, 4;
v0000000002816100_5 .array/port v0000000002816100, 5;
v0000000002816100_6 .array/port v0000000002816100, 6;
E_000000000095fe30/1 .event edge, v0000000002816100_3, v0000000002816100_4, v0000000002816100_5, v0000000002816100_6;
v0000000002816100_7 .array/port v0000000002816100, 7;
v0000000002816100_8 .array/port v0000000002816100, 8;
v0000000002816100_9 .array/port v0000000002816100, 9;
v0000000002816100_10 .array/port v0000000002816100, 10;
E_000000000095fe30/2 .event edge, v0000000002816100_7, v0000000002816100_8, v0000000002816100_9, v0000000002816100_10;
v0000000002816100_11 .array/port v0000000002816100, 11;
v0000000002816100_12 .array/port v0000000002816100, 12;
v0000000002816100_13 .array/port v0000000002816100, 13;
v0000000002816100_14 .array/port v0000000002816100, 14;
E_000000000095fe30/3 .event edge, v0000000002816100_11, v0000000002816100_12, v0000000002816100_13, v0000000002816100_14;
v0000000002816100_15 .array/port v0000000002816100, 15;
E_000000000095fe30/4 .event edge, v0000000002816100_15, v00000000028175a0_0;
E_000000000095fe30 .event/or E_000000000095fe30/0, E_000000000095fe30/1, E_000000000095fe30/2, E_000000000095fe30/3, E_000000000095fe30/4;
E_0000000000960970/0 .event edge, v0000000002816100_0, v0000000002816100_1, v0000000002816100_2, v0000000002816100_3;
E_0000000000960970/1 .event edge, v0000000002816100_4, v0000000002816100_5, v0000000002816100_6, v0000000002816100_7;
E_0000000000960970/2 .event edge, v0000000002816100_8, v0000000002816100_9, v0000000002816100_10, v0000000002816100_11;
E_0000000000960970/3 .event edge, v0000000002816100_12, v0000000002816100_13, v0000000002816100_14, v0000000002816100_15;
E_0000000000960970 .event/or E_0000000000960970/0, E_0000000000960970/1, E_0000000000960970/2, E_0000000000960970/3;
S_000000000091f030 .scope module, "shifter1" "shifter" 2 518, 2 33 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "datain"
    .port_info 2 /INPUT 4 "shftamt"
    .port_info 3 /INPUT 2 "code"
L_000000000281a1e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000000002817dc0_0 .net/2u *"_s0", 1 0, L_000000000281a1e8;  1 drivers
v0000000002817140_0 .net *"_s10", 15 0, L_0000000002872f00;  1 drivers
L_000000000281a278 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000002817e60_0 .net/2u *"_s12", 1 0, L_000000000281a278;  1 drivers
v00000000028161a0_0 .net *"_s14", 0 0, L_00000000028739a0;  1 drivers
v00000000028167e0_0 .net *"_s16", 15 0, L_0000000002872d20;  1 drivers
v0000000002816380_0 .net *"_s18", 15 0, L_0000000002873540;  1 drivers
v0000000002816d80_0 .net *"_s2", 0 0, L_0000000002873400;  1 drivers
v0000000002817280_0 .net *"_s20", 15 0, L_0000000002872500;  1 drivers
v00000000028164c0_0 .net *"_s4", 15 0, L_0000000002873180;  1 drivers
L_000000000281a230 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000000002816560_0 .net/2u *"_s6", 1 0, L_000000000281a230;  1 drivers
v00000000028176e0_0 .net *"_s8", 0 0, L_0000000002872140;  1 drivers
v0000000002816e20_0 .net "code", 1 0, L_00000000028732c0;  1 drivers
v0000000002816240_0 .net/s "datain", 15 0, v0000000002816b00_0;  alias, 1 drivers
v0000000002817320_0 .net "out", 15 0, L_0000000002873900;  alias, 1 drivers
v0000000002816880_0 .net "shftamt", 3 0, L_0000000002873a40;  1 drivers
L_0000000002873400 .cmp/eq 2, L_00000000028732c0, L_000000000281a1e8;
L_0000000002873180 .shift/r 16, v0000000002816b00_0, L_0000000002873a40;
L_0000000002872140 .cmp/eq 2, L_00000000028732c0, L_000000000281a230;
L_0000000002872f00 .shift/l 16, v0000000002816b00_0, L_0000000002873a40;
L_00000000028739a0 .cmp/eq 2, L_00000000028732c0, L_000000000281a278;
L_0000000002872d20 .shift/rs 16, v0000000002816b00_0, L_0000000002873a40;
L_0000000002873540 .functor MUXZ 16, v0000000002816b00_0, L_0000000002872d20, L_00000000028739a0, C4<>;
L_0000000002872500 .functor MUXZ 16, L_0000000002873540, L_0000000002872f00, L_0000000002872140, C4<>;
L_0000000002873900 .functor MUXZ 16, L_0000000002872500, L_0000000002873180, L_0000000002873400, C4<>;
S_000000000091f1b0 .scope module, "signex1" "signex" 2 530, 2 88 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 9 "out"
    .port_info 1 /INPUT 8 "datain"
v0000000002816920_0 .net *"_s1", 0 0, L_0000000002873ae0;  1 drivers
v00000000028170a0_0 .net "datain", 7 0, L_0000000002872e60;  1 drivers
v00000000028171e0_0 .net "out", 8 0, L_00000000028735e0;  alias, 1 drivers
L_0000000002873ae0 .part L_0000000002872e60, 7, 1;
L_00000000028735e0 .concat [ 8 1 0 0], L_0000000002872e60, L_0000000002873ae0;
S_00000000009186c0 .scope module, "stack1" "stack" 2 489, 2 3 0, S_000000000090aea0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 1 "push"
    .port_info 2 /INPUT 1 "pop"
    .port_info 3 /INPUT 16 "din"
v0000000002816ba0_0 .net "din", 15 0, v0000000002816b00_0;  alias, 1 drivers
v00000000028162e0_0 .var "dout", 15 0;
v0000000002817b40_0 .var "i", 2 0;
v0000000002817aa0_0 .net "pop", 0 0, v00000000009759f0_0;  alias, 1 drivers
v00000000028173c0_0 .net "push", 0 0, v00000000009742d0_0;  alias, 1 drivers
v0000000002817820 .array "stack", 7 0, 15 0;
E_0000000000960170/0 .event edge, v00000000009742d0_0, v0000000000974d70_0, v0000000002817b40_0, v00000000009759f0_0;
v0000000002817820_0 .array/port v0000000002817820, 0;
v0000000002817820_1 .array/port v0000000002817820, 1;
v0000000002817820_2 .array/port v0000000002817820, 2;
v0000000002817820_3 .array/port v0000000002817820, 3;
E_0000000000960170/1 .event edge, v0000000002817820_0, v0000000002817820_1, v0000000002817820_2, v0000000002817820_3;
v0000000002817820_4 .array/port v0000000002817820, 4;
v0000000002817820_5 .array/port v0000000002817820, 5;
v0000000002817820_6 .array/port v0000000002817820, 6;
v0000000002817820_7 .array/port v0000000002817820, 7;
E_0000000000960170/2 .event edge, v0000000002817820_4, v0000000002817820_5, v0000000002817820_6, v0000000002817820_7;
E_0000000000960170 .event/or E_0000000000960170/0, E_0000000000960170/1, E_0000000000960170/2;
    .scope S_00000000009382a0;
T_0 ;
    %vpi_call 2 226 "$readmemb", "inst.txt", v00000000009747d0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000000009382a0;
T_1 ;
    %wait E_00000000009608b0;
    %ix/getv 4, v0000000000968ee0_0;
    %load/vec4a v00000000009747d0, 4;
    %store/vec4 v0000000000974730_0, 0, 16;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000904cf0;
T_2 ;
    %wait E_0000000000960670;
    %load/vec4 v0000000000975950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000975a90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009758b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009754f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000974ff0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000974a50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000975450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000974370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009742d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009759f0_0, 0, 1;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000009186c0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002817b40_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_00000000009186c0;
T_4 ;
    %wait E_0000000000960170;
    %load/vec4 v00000000028173c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000000002816ba0_0;
    %load/vec4 v0000000002817b40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000000002817820, 4, 0;
    %load/vec4 v0000000002817b40_0;
    %addi 1, 0, 3;
    %store/vec4 v0000000002817b40_0, 0, 3;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000002817aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000002817b40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000000002817820, 4;
    %store/vec4 v00000000028162e0_0, 0, 16;
    %load/vec4 v0000000002817b40_0;
    %subi 1, 0, 3;
    %store/vec4 v0000000002817b40_0, 0, 3;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000938420;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002817a00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000000002817a00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0000000002817a00_0;
    %store/vec4a v0000000002816100, 4, 0;
    %load/vec4 v0000000002817a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002817a00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000000000938420;
T_6 ;
    %wait E_0000000000960970;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000002816100, 4;
    %assign/vec4 v0000000002817d20_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000938420;
T_7 ;
    %wait E_000000000095fe30;
    %load/vec4 v0000000002816ce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002816100, 4;
    %assign/vec4 v0000000002816b00_0, 0;
    %load/vec4 v00000000028175a0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000002816100, 4;
    %assign/vec4 v0000000002817640_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000938420;
T_8 ;
    %wait E_000000000095fd70;
    %load/vec4 v0000000002817be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000002817960_0;
    %load/vec4 v0000000002817780_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0000000002816100, 4, 0;
    %vpi_call 2 81 "$writememb", "reg.txt", v0000000002816100 {0 0 0};
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000090b020;
T_9 ;
    %wait E_000000000095fff0;
    %load/vec4 v00000000009753b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 17;
    %split/vec4 16;
    %store/vec4 v0000000000975630_0, 0, 16;
    %store/vec4 v0000000000975270_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0000000000974d70_0;
    %pad/u 17;
    %load/vec4 v00000000009751d0_0;
    %pad/u 17;
    %add;
    %load/vec4 v0000000000974550_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0000000000975630_0, 0, 16;
    %store/vec4 v0000000000975270_0, 0, 1;
    %load/vec4 v0000000000974d70_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %load/vec4 v00000000009751d0_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %add;
    %load/vec4 v0000000000974550_0;
    %pad/u 16;
    %add;
    %store/vec4 v0000000000974e10_0, 0, 16;
    %load/vec4 v0000000000975270_0;
    %load/vec4 v0000000000974e10_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0000000000975310_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000000000974c30_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
T_9.9 ;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0000000000974d70_0;
    %pad/u 17;
    %load/vec4 v00000000009751d0_0;
    %pad/u 17;
    %inv;
    %add;
    %addi 1, 0, 17;
    %split/vec4 16;
    %store/vec4 v0000000000975630_0, 0, 16;
    %store/vec4 v0000000000975270_0, 0, 1;
    %load/vec4 v0000000000974d70_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %load/vec4 v00000000009751d0_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %inv;
    %add;
    %addi 1, 0, 16;
    %store/vec4 v0000000000974e10_0, 0, 16;
    %load/vec4 v0000000000975270_0;
    %load/vec4 v0000000000974e10_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0000000000975310_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000000000974c30_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
T_9.11 ;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0000000000974d70_0;
    %load/vec4 v00000000009751d0_0;
    %and;
    %store/vec4 v0000000000975630_0, 0, 16;
    %load/vec4 v0000000000975630_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000000000974c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975310_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
T_9.13 ;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0000000000974d70_0;
    %load/vec4 v00000000009751d0_0;
    %or;
    %store/vec4 v0000000000975630_0, 0, 16;
    %load/vec4 v0000000000975630_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000000000974c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975310_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
T_9.15 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0000000000974d70_0;
    %load/vec4 v00000000009751d0_0;
    %nand;
    %store/vec4 v0000000000975630_0, 0, 16;
    %load/vec4 v0000000000975630_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000000000974c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975310_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
T_9.17 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0000000000974d70_0;
    %pad/u 17;
    %inv;
    %addi 1, 0, 17;
    %split/vec4 16;
    %store/vec4 v0000000000975630_0, 0, 16;
    %store/vec4 v0000000000975270_0, 0, 1;
    %load/vec4 v0000000000974d70_0;
    %parti/s 15, 0, 2;
    %pad/u 16;
    %inv;
    %addi 1, 0, 16;
    %store/vec4 v0000000000974e10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975310_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0000000000974c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000975270_0, 0, 1;
    %load/vec4 v0000000000975630_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009749b0_0, 0, 1;
T_9.19 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000904e70;
T_10 ;
    %vpi_call 2 203 "$readmemb", "abc.txt", v0000000000975c70 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000000000904e70;
T_11 ;
    %wait E_000000000095fd70;
    %load/vec4 v0000000000975ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000974690_0;
    %ix/getv 3, v00000000009745f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000975c70, 0, 4;
    %vpi_call 2 209 "$writememb", "abc.txt", v0000000000975c70 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000904e70;
T_12 ;
    %wait E_00000000009607f0;
    %load/vec4 v0000000000975db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %ix/getv 4, v00000000009745f0_0;
    %load/vec4a v0000000000975c70, 4;
    %assign/vec4 v0000000000974050_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000000000090aea0;
T_13 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000000002819dd0_0, 0;
    %end;
    .thread T_13;
    .scope S_000000000090aea0;
T_14 ;
    %wait E_0000000000960cb0;
    %load/vec4 v0000000002817f00_0;
    %store/vec4 v0000000002819dd0_0, 0, 9;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000009444e0;
T_15 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028187f0_0, 0, 1;
T_15.0 ;
    %delay 5000, 0;
    %load/vec4 v00000000028187f0_0;
    %inv;
    %store/vec4 v00000000028187f0_0, 0, 1;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_00000000009444e0;
T_16 ;
    %delay 150000, 0;
    %vpi_call 2 558 "$stop" {0 0 0};
    %end;
    .thread T_16;
    .scope S_00000000009444e0;
T_17 ;
    %vpi_call 2 559 "$monitor", "t=%3d, inst=%16b,pc=%9b ,ALUop = %3b,ALUresult=%16b,r1out=%16b,r2out=%16b,regsrc=%1b", $time, v00000000028189d0_0, v0000000002819150_0, v0000000002818f70_0, v0000000002818750_0, v0000000002818b10_0, v0000000002818bb0_0, v0000000002819290_0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "project_678_848.v";
