{
    "filename": "machine0/rece_copy1.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export init.",
            "VernacRequire",
            "7ed13468481cca362af4e9e8c26e890fb8a558af"
        ],
        [
            "Require Export table_act.",
            "VernacRequire",
            "f8d26562fda48a55ef32e0e88e4cdda754589b3b"
        ],
        [
            "Require Export mess_act.",
            "VernacRequire",
            "85b57aefbb059439802a5a3f64012bc9fa6432e7"
        ],
        [
            "Unset Standard Proposition Elimination Names.",
            "VernacUnsetOption",
            "911574cdf91989455d0d3d11c7a9b0ca10fd1ae6"
        ],
        [
            "Section DEF_REC_COP1.",
            "VernacBeginSection",
            "7083275147e9bf9540993eca046c15440c95b30d"
        ],
        [
            "Definition rec_copy1_trans (c : Config) (s1 s2 : Site) := mkconfig (S (time c)) (dt c) (st c) (rt c) (Post_message dec (Collect_message (bm c) s1 s2) s2 s1).",
            "VernacDefinition",
            "ec3d21ebf6708d20f42b019ad6b101b5486d8cab"
        ],
        [
            "End DEF_REC_COP1.",
            "VernacEndSegment",
            "0f207fcde2a0693de038bb1fd72f601e03820841"
        ],
        [
            "Section REC_COP1_EFFECT.",
            "VernacBeginSection",
            "214d33141d138972fd59ead04cfb2ed5cfd7e6e2"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Lemma rcop1_trans_le_dt_time : forall s0 : Site, dt c0 s0 <= time c0 -> dt (rec_copy1_trans c0 s1 s2) s0 <= time (rec_copy1_trans c0 s1 s2).",
            "VernacStartTheoremProof",
            "becda54e8492806f4e2a600293b97061df145565"
        ],
        [
            "simpl in |- *; auto.",
            "VernacExtend",
            "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_diff_site : forall s3 s4 : Site, (In_queue Message copy (bm c0 s3 s4) -> s3 <> s4) -> In_queue Message copy (bm (rec_copy1_trans c0 s1 s2) s3 s4) -> s3 <> s4.",
            "VernacStartTheoremProof",
            "4cfc55c273a402c5f562b8b68707738baab18283"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2).",
            "VernacExtend",
            "0e5ff329d6153e9514e087cb4f38b351eafae45f"
        ],
        [
            "apply in_post with (m' := dec) (s1 := s2) (s2 := s1).",
            "VernacExtend",
            "a141e99c37053c443e70281e54599424e5058781"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_in_queue : forall s0 s3 s4 : Site, In_queue Message (inc_dec s0) (bm (rec_copy1_trans c0 s1 s2) s3 s4) -> In_queue Message (inc_dec s0) (bm c0 s3 s4).",
            "VernacStartTheoremProof",
            "8ebdd9fd110fc6830b55a9b52b4323d06470942d"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2).",
            "VernacExtend",
            "0e5ff329d6153e9514e087cb4f38b351eafae45f"
        ],
        [
            "apply in_post with (m' := dec) (s1 := s2) (s2 := s1).",
            "VernacExtend",
            "a141e99c37053c443e70281e54599424e5058781"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_st_rt : forall s0 : Site, ((st c0 s0 > 0)%Z -> rt c0 s0 = true) -> (st (rec_copy1_trans c0 s1 s2) s0 > 0)%Z -> rt (rec_copy1_trans c0 s1 s2) s0 = true.",
            "VernacStartTheoremProof",
            "a5a19faf36f3f2393992160dabe354ee86114e6e"
        ],
        [
            "simpl in |- *; intros; auto.",
            "VernacExtend",
            "660f19833632e521795ec4ce4162c766e65cfa97"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP1_EFFECT.",
            "VernacEndSegment",
            "48a2f8476f54b98606a95eee458962f9d3428169"
        ],
        [
            "Section REC_COP1_CTRL.",
            "VernacBeginSection",
            "79b1315d0e5e1a69b927e6283d297a092c4a8b63"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 s2) = value Message copy.",
            "VernacAssumption",
            "d61922ff98106609ab0a518ae92152a2deb581fb"
        ],
        [
            "Lemma rcop1_trans_ctrl_copy : forall s3 : Site, ctrl_copy s0 s3 (bm (rec_copy1_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then if eq_site_dec s3 s2 then (ctrl_copy s0 s3 (bm c0) - 1)%Z else ctrl_copy s0 s3 (bm c0) else ctrl_copy s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "5355d51a67064a44077bee50dc6532ce206a2ff7"
        ],
        [
            "intros; unfold ctrl_copy in |- *; simpl in |- *.",
            "VernacExtend",
            "10cb8e1608a786cca8a8cea802af224078930580"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "case (eq_site_dec s3 s2); intro.",
            "VernacExtend",
            "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
        ],
        [
            "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
            "VernacExtend",
            "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "apply diff_collect_card_mess; auto.",
            "VernacExtend",
            "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_ctrl_dec : forall s3 : Site, ctrl_dec s0 s3 (bm (rec_copy1_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then if eq_site_dec s3 s2 then (ctrl_dec s0 s3 (bm c0) + 1)%Z else ctrl_dec s0 s3 (bm c0) else ctrl_dec s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "bdea60202395f0506dc0611e9c4e760e56b5a4a9"
        ],
        [
            "intros; unfold ctrl_dec in |- *; simpl in |- *.",
            "VernacExtend",
            "9b9bef68c0bec336819032a940d801f705091a4b"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "case (eq_site_dec s3 s2); intro.",
            "VernacExtend",
            "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
        ],
        [
            "rewrite e; rewrite e0; rewrite post_card_mess.",
            "VernacExtend",
            "f0ca893be090ed954c8020865f29d7be531721c6"
        ],
        [
            "rewrite diff_collect_card_mess.",
            "VernacExtend",
            "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "rewrite diff_collect_card_mess.",
            "VernacExtend",
            "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "rewrite diff_collect_card_mess.",
            "VernacExtend",
            "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_ctrl_inc : forall s3 : Site, ctrl_inc s0 s3 (bm (rec_copy1_trans c0 s1 s2)) = ctrl_inc s0 s3 (bm c0).",
            "VernacStartTheoremProof",
            "184616e563ea4cb59a1f361bbe6f2cb3a0544f6a"
        ],
        [
            "unfold ctrl_inc in |- *; simpl in |- *; intros.",
            "VernacExtend",
            "e301a5b15dab159da6fd8ce953f7bde3387df3b1"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "rewrite diff_collect_card_mess.",
            "VernacExtend",
            "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop1_trans_sigma_copy : sigma_ctrl_copy s0 (bm (rec_copy1_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then (sigma_ctrl_copy s0 (bm c0) - 1)%Z else sigma_ctrl_copy s0 (bm c0)).",
            "VernacStartTheoremProof",
            "0cf1884a63858ba389c4a1e009f32ffb4f5483c1"
        ],
        [
            "intros; unfold sigma_ctrl_copy in |- *.",
            "VernacExtend",
            "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "08f536ce6dddf6c9a6c6d9439a9c52e1886a6ccf"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rcop1_trans_ctrl_copy.",
            "VernacExtend",
            "6726d87f8d9f6c587f7b8ad5c7ccfa5d69127f49"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "intros; rewrite rcop1_trans_ctrl_copy.",
            "VernacExtend",
            "62606033787def6c94191e44ea63f27f0a95b244"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
            "VernacExtend",
            "41db580bc3cd5c3849751b5ef5e771bb655d723f"
        ],
        [
            "apply sigma_simpl; intros; rewrite rcop1_trans_ctrl_copy.",
            "VernacExtend",
            "7fc6207035aadecad6443d5c3783919fafc848ca"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop1_trans_sigma_dec : sigma_ctrl_dec s0 (bm (rec_copy1_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then (sigma_ctrl_dec s0 (bm c0) + 1)%Z else sigma_ctrl_dec s0 (bm c0)).",
            "VernacStartTheoremProof",
            "1d744488f505e994882fc3ee2861ad2ff59f28b6"
        ],
        [
            "intros; unfold sigma_ctrl_dec in |- *.",
            "VernacExtend",
            "cf95a8d3633306b722fd4f486424a53f174bf8cb"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "4fdfffc816ff9105f5f7703e2bf9ed9a7ae890ca"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rcop1_trans_ctrl_dec.",
            "VernacExtend",
            "17ec7aa868eb468a8fe6eb044cd09e050b0a898d"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "intros; rewrite rcop1_trans_ctrl_dec.",
            "VernacExtend",
            "2797d6ec8e8024ae7263b3135222ea3064e40570"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
            "VernacExtend",
            "41db580bc3cd5c3849751b5ef5e771bb655d723f"
        ],
        [
            "apply sigma_simpl; intros; rewrite rcop1_trans_ctrl_dec.",
            "VernacExtend",
            "77c3b4aa2ffb8210f354dcca4a95527bebfce85b"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop1_trans_sigma_inc : sigma_ctrl_inc s0 (bm (rec_copy1_trans c0 s1 s2)) = sigma_ctrl_inc s0 (bm c0).",
            "VernacStartTheoremProof",
            "1ac917c9365e99b6adbc1e982aaabfb15f9701ba"
        ],
        [
            "unfold sigma_ctrl_inc in |- *; apply sigma_simpl; intros; apply rcop1_trans_ctrl_inc; auto.",
            "VernacExtend",
            "0a6efe7376ffd405fd7b200467bb1d5def2bc44a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_sigma_ctrl : sigma_ctrl s0 (bm (rec_copy1_trans c0 s1 s2)) = sigma_ctrl s0 (bm c0).",
            "VernacStartTheoremProof",
            "27875b007ac6191ba39ae9cb7035e168afb46484"
        ],
        [
            "intros; unfold sigma_ctrl in |- *.",
            "VernacExtend",
            "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
        ],
        [
            "rewrite rcop1_trans_sigma_copy.",
            "VernacExtend",
            "369182e57c49405ab6c3ba108d82dcf26a257030"
        ],
        [
            "rewrite rcop1_trans_sigma_dec.",
            "VernacExtend",
            "21d99ad13460f1be479578b0fff8b84caf4097f6"
        ],
        [
            "rewrite rcop1_trans_sigma_inc.",
            "VernacExtend",
            "fbd59da61c316cc22e71f66a64bdaf434142c49b"
        ],
        [
            "simpl in |- *; case (eq_site_dec s0 s1); intro; omega.",
            "VernacExtend",
            "2231bebccb91f4fb704c7b782c3ae4fbd30a36c0"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP1_CTRL.",
            "VernacEndSegment",
            "e1347e1dc303003e7fb1c795c1f99c4179856a02"
        ],
        [
            "Section REC_COP1_XY.",
            "VernacBeginSection",
            "365e264f198e4af4c8b3499c0fde6e9017391b41"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 s2) = value Message copy.",
            "VernacAssumption",
            "d61922ff98106609ab0a518ae92152a2deb581fb"
        ],
        [
            "Remark rcop1_trans_xi : forall s0 : Site, xi (rec_copy1_trans c0 s1 s2) s0 = xi c0 s0.",
            "VernacStartTheoremProof",
            "f4d0851f5eba31294418cbed4111434d488b14f6"
        ],
        [
            "intro; unfold xi in |- *.",
            "VernacExtend",
            "05d34ae5f19b63108613417ffb793999694d2636"
        ],
        [
            "rewrite rcop1_trans_ctrl_copy.",
            "VernacExtend",
            "6726d87f8d9f6c587f7b8ad5c7ccfa5d69127f49"
        ],
        [
            "rewrite rcop1_trans_ctrl_dec.",
            "VernacExtend",
            "17ec7aa868eb468a8fe6eb044cd09e050b0a898d"
        ],
        [
            "simpl in |- *; case (eq_site_dec owner s1); intro.",
            "VernacExtend",
            "d6a87a92950895121919b7e78f7cbc9e5baff830"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop1_trans_yi : forall s0 : Site, yi (rec_copy1_trans c0 s1 s2) s0 = yi c0 s0.",
            "VernacStartTheoremProof",
            "99e36fa1a4246d336724f9625cbf2d648519e888"
        ],
        [
            "intro; unfold yi in |- *; apply sigma_simpl.",
            "VernacExtend",
            "0f1dab220fa5180d43247b57f06b74840284bc23"
        ],
        [
            "intros; apply rcop1_trans_ctrl_inc; trivial.",
            "VernacExtend",
            "3872703661a7a1a3855185f12cb38f7bddb0b2b0"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_sigma_xi : sigma_xi (rec_copy1_trans c0 s1 s2) = sigma_xi c0.",
            "VernacStartTheoremProof",
            "2f8a7e62bbb189c7d26ccea82fdbb632c5e50447"
        ],
        [
            "unfold sigma_xi in |- *; apply sigma_simpl; intros; apply rcop1_trans_xi.",
            "VernacExtend",
            "16bc55c5ee9c5c7dcd3a5a6ec40875c6929c0a5e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_sigma_yi : sigma_yi (rec_copy1_trans c0 s1 s2) = sigma_yi c0.",
            "VernacStartTheoremProof",
            "6df3de0ae501b5f1a803be4ee7501c81e67ffbaa"
        ],
        [
            "unfold sigma_yi in |- *; apply sigma_simpl; intros; apply rcop1_trans_yi.",
            "VernacExtend",
            "0694364a643de38206173b7682afd96e3110d7e8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP1_XY.",
            "VernacEndSegment",
            "e358dd6eeeb78b9fc49b9c885059f17295cd3956"
        ],
        [
            "Section REC_COP1_ALT.",
            "VernacBeginSection",
            "2259e244b21675e67036dca3342cd8b5c5bd846c"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Lemma rcop1_trans_D : D_queue (bm c0 s0 owner) -> D_queue (bm (rec_copy1_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "f81c4f6e128b52c227b72222c4d43b3f0fb29258"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "case (eq_queue_dec s2 s0 s1 owner); intro.",
            "VernacExtend",
            "ec795d31f2c68e5e5dbce9e15b7ede29c1c20914"
        ],
        [
            "decompose [and] a; rewrite H0; rewrite H1.",
            "VernacExtend",
            "9c539e512b3b49bdc7548bf7ae0775dee872d600"
        ],
        [
            "apply D_post_dec.",
            "VernacExtend",
            "33a964cc870a2a1af69594fc9c8635358c7d8768"
        ],
        [
            "apply D_post_elsewhere.",
            "VernacExtend",
            "f5f3f5f9e348225969f5f4b9c04f120d83826a7c"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply D_collect; trivial.",
            "VernacExtend",
            "142ee3dc95c5e53bb87d9abad86c7b527c4a400e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_alt : alternate (bm c0 s0 owner) -> alternate (bm (rec_copy1_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "d8fd4a113891f29cee0e2c923b87db52b0d6e85e"
        ],
        [
            "case (eq_queue_dec s2 s0 s1 owner); intros; simpl in |- *.",
            "VernacExtend",
            "26559820c78fc6e9d3e8f342afa62ccc30340399"
        ],
        [
            "decompose [and] a; rewrite H0; rewrite H1.",
            "VernacExtend",
            "9c539e512b3b49bdc7548bf7ae0775dee872d600"
        ],
        [
            "apply alt_post_dec.",
            "VernacExtend",
            "6e5eae84f1fc8c56dc102cbdf85e76dc52a7cc49"
        ],
        [
            "apply alt_collect; trivial.",
            "VernacExtend",
            "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
        ],
        [
            "apply alt_post_elsewhere.",
            "VernacExtend",
            "d8707de3bbcadf657a04950f15998acbe09a730a"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply alt_collect; trivial.",
            "VernacExtend",
            "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP1_ALT.",
            "VernacEndSegment",
            "e7220446b28836d668a33d44f07916b9f3c4baee"
        ],
        [
            "Section REC_COP1_RELAT.",
            "VernacBeginSection",
            "7d7dd93189d17bc669ed3910b0ec9f55d42ae0cc"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Remark rcop1_trans_parent : forall s3 s4 : Site, parent (rec_copy1_trans c0 s1 s2) s4 s3 -> parent c0 s4 s3.",
            "VernacStartTheoremProof",
            "b93f5cd4472cc57a9fdc59fb187a97ac016db562"
        ],
        [
            "intros; elim H.",
            "VernacExtend",
            "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
        ],
        [
            "intros; apply parent_intro.",
            "VernacExtend",
            "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
        ],
        [
            "apply rcop1_trans_in_queue with (s1 := s1) (s2 := s2); trivial.",
            "VernacExtend",
            "933576d74b30b945dc01c20ebe64517eb15fc465"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop1_trans_parent_cr : forall s3 s4 : Site, (parent c0 s3 s4 -> dt c0 s3 < dt c0 s4) -> parent (rec_copy1_trans c0 s1 s2) s3 s4 -> dt (rec_copy1_trans c0 s1 s2) s3 < dt (rec_copy1_trans c0 s1 s2) s4.",
            "VernacStartTheoremProof",
            "9c2344c6f5cb6d216b1b5866358c1e8638499852"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply rcop1_trans_parent; trivial.",
            "VernacExtend",
            "fc8e983e9d17bfbd6f84905bdc82b92edc166489"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP1_RELAT.",
            "VernacEndSegment",
            "c75303a62445c2e4e40548acd4fc344fa413d478"
        ]
    ],
    "proofs": [
        {
            "name": "rcop1_trans_le_dt_time",
            "line_nb": 10,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; auto.",
                        "VernacExtend",
                        "9b631374b1d3067f703fd99c5dc6e1e5c8405957"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_diff_site",
            "line_nb": 13,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2).",
                        "VernacExtend",
                        "0e5ff329d6153e9514e087cb4f38b351eafae45f"
                    ]
                },
                {
                    "command": [
                        "apply in_post with (m' := dec) (s1 := s2) (s2 := s1).",
                        "VernacExtend",
                        "a141e99c37053c443e70281e54599424e5058781"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_in_queue",
            "line_nb": 20,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2).",
                        "VernacExtend",
                        "0e5ff329d6153e9514e087cb4f38b351eafae45f"
                    ]
                },
                {
                    "command": [
                        "apply in_post with (m' := dec) (s1 := s2) (s2 := s1).",
                        "VernacExtend",
                        "a141e99c37053c443e70281e54599424e5058781"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_st_rt",
            "line_nb": 27,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; auto.",
                        "VernacExtend",
                        "660f19833632e521795ec4ce4162c766e65cfa97"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_ctrl_copy",
            "line_nb": 35,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_copy in |- *; simpl in |- *.",
                        "VernacExtend",
                        "10cb8e1608a786cca8a8cea802af224078930580"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 s2); intro.",
                        "VernacExtend",
                        "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
                        "VernacExtend",
                        "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess; auto.",
                        "VernacExtend",
                        "eb78f3880ab2f708159bdc73f944ecae73bcdbad"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_ctrl_dec",
            "line_nb": 45,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_dec in |- *; simpl in |- *.",
                        "VernacExtend",
                        "9b9bef68c0bec336819032a940d801f705091a4b"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 s2); intro.",
                        "VernacExtend",
                        "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; rewrite post_card_mess.",
                        "VernacExtend",
                        "f0ca893be090ed954c8020865f29d7be531721c6"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_collect_card_mess.",
                        "VernacExtend",
                        "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_collect_card_mess.",
                        "VernacExtend",
                        "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_collect_card_mess.",
                        "VernacExtend",
                        "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_ctrl_inc",
            "line_nb": 64,
            "steps": [
                {
                    "command": [
                        "unfold ctrl_inc in |- *; simpl in |- *; intros.",
                        "VernacExtend",
                        "e301a5b15dab159da6fd8ce953f7bde3387df3b1"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_collect_card_mess.",
                        "VernacExtend",
                        "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_sigma_copy",
            "line_nb": 72,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_copy in |- *.",
                        "VernacExtend",
                        "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "08f536ce6dddf6c9a6c6d9439a9c52e1886a6ccf"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_ctrl_copy.",
                        "VernacExtend",
                        "6726d87f8d9f6c587f7b8ad5c7ccfa5d69127f49"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop1_trans_ctrl_copy.",
                        "VernacExtend",
                        "62606033787def6c94191e44ea63f27f0a95b244"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
                        "VernacExtend",
                        "41db580bc3cd5c3849751b5ef5e771bb655d723f"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rcop1_trans_ctrl_copy.",
                        "VernacExtend",
                        "7fc6207035aadecad6443d5c3783919fafc848ca"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_sigma_dec",
            "line_nb": 84,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_dec in |- *.",
                        "VernacExtend",
                        "cf95a8d3633306b722fd4f486424a53f174bf8cb"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "4fdfffc816ff9105f5f7703e2bf9ed9a7ae890ca"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_ctrl_dec.",
                        "VernacExtend",
                        "17ec7aa868eb468a8fe6eb044cd09e050b0a898d"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop1_trans_ctrl_dec.",
                        "VernacExtend",
                        "2797d6ec8e8024ae7263b3135222ea3064e40570"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
                        "VernacExtend",
                        "41db580bc3cd5c3849751b5ef5e771bb655d723f"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rcop1_trans_ctrl_dec.",
                        "VernacExtend",
                        "77c3b4aa2ffb8210f354dcca4a95527bebfce85b"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_sigma_inc",
            "line_nb": 96,
            "steps": [
                {
                    "command": [
                        "unfold sigma_ctrl_inc in |- *; apply sigma_simpl; intros; apply rcop1_trans_ctrl_inc; auto.",
                        "VernacExtend",
                        "0a6efe7376ffd405fd7b200467bb1d5def2bc44a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_sigma_ctrl",
            "line_nb": 99,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl in |- *.",
                        "VernacExtend",
                        "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_sigma_copy.",
                        "VernacExtend",
                        "369182e57c49405ab6c3ba108d82dcf26a257030"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_sigma_dec.",
                        "VernacExtend",
                        "21d99ad13460f1be479578b0fff8b84caf4097f6"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_sigma_inc.",
                        "VernacExtend",
                        "fbd59da61c316cc22e71f66a64bdaf434142c49b"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *; case (eq_site_dec s0 s1); intro; omega.",
                        "VernacExtend",
                        "2231bebccb91f4fb704c7b782c3ae4fbd30a36c0"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_xi",
            "line_nb": 111,
            "steps": [
                {
                    "command": [
                        "intro; unfold xi in |- *.",
                        "VernacExtend",
                        "05d34ae5f19b63108613417ffb793999694d2636"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_ctrl_copy.",
                        "VernacExtend",
                        "6726d87f8d9f6c587f7b8ad5c7ccfa5d69127f49"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop1_trans_ctrl_dec.",
                        "VernacExtend",
                        "17ec7aa868eb468a8fe6eb044cd09e050b0a898d"
                    ]
                },
                {
                    "command": [
                        "simpl in |- *; case (eq_site_dec owner s1); intro.",
                        "VernacExtend",
                        "d6a87a92950895121919b7e78f7cbc9e5baff830"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "omega.",
                        "VernacExtend",
                        "32c6c865d255452c7e10c77111456d1981cede39"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_yi",
            "line_nb": 123,
            "steps": [
                {
                    "command": [
                        "intro; unfold yi in |- *; apply sigma_simpl.",
                        "VernacExtend",
                        "0f1dab220fa5180d43247b57f06b74840284bc23"
                    ]
                },
                {
                    "command": [
                        "intros; apply rcop1_trans_ctrl_inc; trivial.",
                        "VernacExtend",
                        "3872703661a7a1a3855185f12cb38f7bddb0b2b0"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_sigma_xi",
            "line_nb": 127,
            "steps": [
                {
                    "command": [
                        "unfold sigma_xi in |- *; apply sigma_simpl; intros; apply rcop1_trans_xi.",
                        "VernacExtend",
                        "16bc55c5ee9c5c7dcd3a5a6ec40875c6929c0a5e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_sigma_yi",
            "line_nb": 130,
            "steps": [
                {
                    "command": [
                        "unfold sigma_yi in |- *; apply sigma_simpl; intros; apply rcop1_trans_yi.",
                        "VernacExtend",
                        "0694364a643de38206173b7682afd96e3110d7e8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_D",
            "line_nb": 137,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "case (eq_queue_dec s2 s0 s1 owner); intro.",
                        "VernacExtend",
                        "ec795d31f2c68e5e5dbce9e15b7ede29c1c20914"
                    ]
                },
                {
                    "command": [
                        "decompose [and] a; rewrite H0; rewrite H1.",
                        "VernacExtend",
                        "9c539e512b3b49bdc7548bf7ae0775dee872d600"
                    ]
                },
                {
                    "command": [
                        "apply D_post_dec.",
                        "VernacExtend",
                        "33a964cc870a2a1af69594fc9c8635358c7d8768"
                    ]
                },
                {
                    "command": [
                        "apply D_post_elsewhere.",
                        "VernacExtend",
                        "f5f3f5f9e348225969f5f4b9c04f120d83826a7c"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply D_collect; trivial.",
                        "VernacExtend",
                        "142ee3dc95c5e53bb87d9abad86c7b527c4a400e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_alt",
            "line_nb": 146,
            "steps": [
                {
                    "command": [
                        "case (eq_queue_dec s2 s0 s1 owner); intros; simpl in |- *.",
                        "VernacExtend",
                        "26559820c78fc6e9d3e8f342afa62ccc30340399"
                    ]
                },
                {
                    "command": [
                        "decompose [and] a; rewrite H0; rewrite H1.",
                        "VernacExtend",
                        "9c539e512b3b49bdc7548bf7ae0775dee872d600"
                    ]
                },
                {
                    "command": [
                        "apply alt_post_dec.",
                        "VernacExtend",
                        "6e5eae84f1fc8c56dc102cbdf85e76dc52a7cc49"
                    ]
                },
                {
                    "command": [
                        "apply alt_collect; trivial.",
                        "VernacExtend",
                        "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
                    ]
                },
                {
                    "command": [
                        "apply alt_post_elsewhere.",
                        "VernacExtend",
                        "d8707de3bbcadf657a04950f15998acbe09a730a"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply alt_collect; trivial.",
                        "VernacExtend",
                        "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_parent",
            "line_nb": 159,
            "steps": [
                {
                    "command": [
                        "intros; elim H.",
                        "VernacExtend",
                        "7440f2d38440c07e4eab58ded2b5cce41bcd3378"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_intro.",
                        "VernacExtend",
                        "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_in_queue with (s1 := s1) (s2 := s2); trivial.",
                        "VernacExtend",
                        "933576d74b30b945dc01c20ebe64517eb15fc465"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop1_trans_parent_cr",
            "line_nb": 164,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply rcop1_trans_parent; trivial.",
                        "VernacExtend",
                        "fc8e983e9d17bfbd6f84905bdc82b92edc166489"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}