// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sun May 18 22:15:41 2025
// Host        : yannos running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Yannos/FILES/PROGRAMS/FPGA/SoC/KAN/gvenit_design/kan-fpga/vivado/vivado_22.2/KAN_SoC/KAN_SoC.gen/sources_1/bd/design_1/ip/design_1_KanLayerInst_0_0/design_1_KanLayerInst_0_0_sim_netlist.v
// Design      : design_1_KanLayerInst_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_KanLayerInst_0_0,KanLayerInst,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "KanLayerInst,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module design_1_KanLayerInst_0_0
   (fsm_clk,
    fsm_rst,
    core_clk,
    core_rst,
    dma_clk,
    dma_rst,
    operation_busy,
    operation_complete,
    operation_error,
    locked,
    pl2ps_intr,
    bram00_ctrl_data_clk,
    bram00_ctrl_data_rst,
    bram00_ctrl_data_en,
    bram00_ctrl_data_we,
    bram00_ctrl_data_addr,
    bram00_ctrl_data_din,
    bram00_ctrl_data_dout,
    s_axil_grid_aclk,
    s_axil_grid_areset,
    s_axil_grid_awaddr,
    s_axil_grid_awprot,
    s_axil_grid_awvalid,
    s_axil_grid_awready,
    s_axil_grid_wdata,
    s_axil_grid_wstrb,
    s_axil_grid_wvalid,
    s_axil_grid_wready,
    s_axil_grid_bresp,
    s_axil_grid_bvalid,
    s_axil_grid_bready,
    s_axil_grid_araddr,
    s_axil_grid_arprot,
    s_axil_grid_arvalid,
    s_axil_grid_arready,
    s_axil_grid_rdata,
    s_axil_grid_rresp,
    s_axil_grid_rvalid,
    s_axil_grid_rready,
    s_axil_scle_aclk,
    s_axil_scle_areset,
    s_axil_scle_awaddr,
    s_axil_scle_awprot,
    s_axil_scle_awvalid,
    s_axil_scle_awready,
    s_axil_scle_wdata,
    s_axil_scle_wstrb,
    s_axil_scle_wvalid,
    s_axil_scle_wready,
    s_axil_scle_bresp,
    s_axil_scle_bvalid,
    s_axil_scle_bready,
    s_axil_scle_araddr,
    s_axil_scle_arprot,
    s_axil_scle_arvalid,
    s_axil_scle_arready,
    s_axil_scle_rdata,
    s_axil_scle_rresp,
    s_axil_scle_rvalid,
    s_axil_scle_rready,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_awprot,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_awready,
    s_axil_ctrl_wdata,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_wvalid,
    s_axil_ctrl_wready,
    s_axil_ctrl_bresp,
    s_axil_ctrl_bvalid,
    s_axil_ctrl_bready,
    s_axil_ctrl_araddr,
    s_axil_ctrl_arprot,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_arready,
    s_axil_ctrl_rdata,
    s_axil_ctrl_rresp,
    s_axil_ctrl_rvalid,
    s_axil_ctrl_rready,
    s_axis_wght_tdata,
    s_axis_wght_tkeep,
    s_axis_wght_tvalid,
    s_axis_wght_tready,
    s_axis_wght_tlast,
    s_axis_wght_tid,
    s_axis_wght_tdest,
    s_axis_wght_tuser,
    m_axis_rslt_tdata,
    m_axis_rslt_tkeep,
    m_axis_rslt_tvalid,
    m_axis_rslt_tready,
    m_axis_rslt_tlast,
    m_axis_rslt_tid,
    m_axis_rslt_tdest,
    m_axis_rslt_tuser);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 fsm_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME fsm_clk, ASSOCIATED_RESET fsm_rst, ASSOCIATED_BUSIF s_axil_ctrl, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input fsm_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 fsm_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME fsm_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input fsm_rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, ASSOCIATED_RESET core_rst, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input core_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 core_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output core_rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 dma_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dma_clk, ASSOCIATED_RESET dma_rst, ASSOCIATED_BUSIF s_axis_wght:m_axis_rslt, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input dma_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 dma_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME dma_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input dma_rst;
  output operation_busy;
  output operation_complete;
  output operation_error;
  output locked;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 pl2ps_intr INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pl2ps_intr, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output pl2ps_intr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data CLK" *) (* X_INTERFACE_PARAMETER = "ASSOCIATED_BUSIF bram00_ctrl_data, ASSOCIATED_RESET bram00_ctrl_data_rst" *) input bram00_ctrl_data_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data RST" *) input bram00_ctrl_data_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data EN" *) (* X_INTERFACE_PARAMETER = "MASTER_TYPE BRAM_CTRL , READ_WRITE_MODE READ_WRITE" *) input bram00_ctrl_data_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data WE" *) input [3:0]bram00_ctrl_data_we;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data ADDR" *) input [12:0]bram00_ctrl_data_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data DIN" *) input [31:0]bram00_ctrl_data_din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 bram00_ctrl_data DOUT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME bram00_ctrl_data, MASTER_TYPE BRAM_CTRL, READ_WRITE_MODE READ_WRITE, ASSOCIATED_BUSIF bram00_ctrl_data, ASSOCIATED_RESET bram00_ctrl_data_rst, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, READ_LATENCY 1" *) output [31:0]bram00_ctrl_data_dout;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axil_grid_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_grid_aclk, ASSOCIATED_BUSIF s_axil_grid, ASSOCIATED_RESET s_axil_grid_areset, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input s_axil_grid_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axil_grid_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_grid_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input s_axil_grid_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE" *) input [4:0]s_axil_grid_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWPROT" *) input [2:0]s_axil_grid_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWVALID" *) input s_axil_grid_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid AWREADY" *) output s_axil_grid_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WDATA" *) input [31:0]s_axil_grid_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WSTRB" *) input [3:0]s_axil_grid_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WVALID" *) input s_axil_grid_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid WREADY" *) output s_axil_grid_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid BRESP" *) output [1:0]s_axil_grid_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid BVALID" *) output s_axil_grid_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid BREADY" *) input s_axil_grid_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARADDR" *) input [4:0]s_axil_grid_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARPROT" *) input [2:0]s_axil_grid_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARVALID" *) input s_axil_grid_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid ARREADY" *) output s_axil_grid_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RDATA" *) output [31:0]s_axil_grid_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RRESP" *) output [1:0]s_axil_grid_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RVALID" *) output s_axil_grid_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_grid RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_grid, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axil_grid_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axil_scle_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_scle_aclk, ASSOCIATED_BUSIF s_axil_scle, ASSOCIATED_RESET s_axil_scle_areset, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0" *) input s_axil_scle_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axil_scle_areset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_scle_areset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input s_axil_scle_areset;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE" *) input [4:0]s_axil_scle_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWPROT" *) input [2:0]s_axil_scle_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWVALID" *) input s_axil_scle_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle AWREADY" *) output s_axil_scle_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WDATA" *) input [31:0]s_axil_scle_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WSTRB" *) input [3:0]s_axil_scle_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WVALID" *) input s_axil_scle_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle WREADY" *) output s_axil_scle_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle BRESP" *) output [1:0]s_axil_scle_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle BVALID" *) output s_axil_scle_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle BREADY" *) input s_axil_scle_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARADDR" *) input [4:0]s_axil_scle_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARPROT" *) input [2:0]s_axil_scle_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARVALID" *) input s_axil_scle_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle ARREADY" *) output s_axil_scle_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RDATA" *) output [31:0]s_axil_scle_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RRESP" *) output [1:0]s_axil_scle_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RVALID" *) output s_axil_scle_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_scle RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_scle, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axil_scle_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWADDR" *) (* X_INTERFACE_PARAMETER = "READ_WRITE_MODE READ_WRITE,PROTOCOL AXI4LITE,DATA_WIDTH 32" *) input [12:0]s_axil_ctrl_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWPROT" *) input [2:0]s_axil_ctrl_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWVALID" *) input s_axil_ctrl_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl AWREADY" *) output s_axil_ctrl_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WDATA" *) input [31:0]s_axil_ctrl_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WSTRB" *) input [3:0]s_axil_ctrl_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WVALID" *) input s_axil_ctrl_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl WREADY" *) output s_axil_ctrl_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl BRESP" *) output [1:0]s_axil_ctrl_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl BVALID" *) output s_axil_ctrl_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl BREADY" *) input s_axil_ctrl_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARADDR" *) input [12:0]s_axil_ctrl_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARPROT" *) input [2:0]s_axil_ctrl_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARVALID" *) input s_axil_ctrl_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl ARREADY" *) output s_axil_ctrl_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RDATA" *) output [31:0]s_axil_ctrl_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RRESP" *) output [1:0]s_axil_ctrl_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RVALID" *) output s_axil_ctrl_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil_ctrl RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axil_ctrl, READ_WRITE_MODE READ_WRITE, PROTOCOL AXI4LITE, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axil_ctrl_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TDATA" *) (* X_INTERFACE_PARAMETER = "HAS_TLAST 1,HAS_TSTRB 0,HAS_TREADY 1" *) input [63:0]s_axis_wght_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TKEEP" *) input [7:0]s_axis_wght_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TVALID" *) input s_axis_wght_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TREADY" *) output s_axis_wght_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TLAST" *) input s_axis_wght_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TID" *) input [0:0]s_axis_wght_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TDEST" *) input [0:0]s_axis_wght_tdest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_wght TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_wght, HAS_TLAST 1, HAS_TSTRB 0, HAS_TREADY 1, TDATA_NUM_BYTES 8, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TKEEP 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_wght_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TDATA" *) output [63:0]m_axis_rslt_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TKEEP" *) output [7:0]m_axis_rslt_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TVALID" *) output m_axis_rslt_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TREADY" *) input m_axis_rslt_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TLAST" *) output m_axis_rslt_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TID" *) output [0:0]m_axis_rslt_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TDEST" *) output [0:0]m_axis_rslt_tdest;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rslt TUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rslt, HAS_TLAST 1, HAS_TSTRB 0, HAS_TREADY 1, TDATA_NUM_BYTES 8, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TKEEP 1, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_rslt_tuser;

  wire \<const0> ;
  wire [12:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [31:0]bram00_ctrl_data_din;
  wire [31:0]bram00_ctrl_data_dout;
  wire bram00_ctrl_data_en;
  wire [3:0]bram00_ctrl_data_we;
  wire core_clk;
  wire core_rst;
  wire dma_clk;
  wire dma_rst;
  wire fsm_clk;
  wire fsm_rst;
  wire inst_n_0;
  wire inst_n_1;
  wire inst_n_10;
  wire inst_n_11;
  wire inst_n_12;
  wire inst_n_13;
  wire inst_n_14;
  wire inst_n_15;
  wire inst_n_16;
  wire inst_n_17;
  wire inst_n_18;
  wire inst_n_19;
  wire inst_n_2;
  wire inst_n_24;
  wire inst_n_26;
  wire inst_n_27;
  wire inst_n_28;
  wire inst_n_29;
  wire inst_n_3;
  wire inst_n_30;
  wire inst_n_31;
  wire inst_n_32;
  wire inst_n_33;
  wire inst_n_34;
  wire inst_n_35;
  wire inst_n_36;
  wire inst_n_37;
  wire inst_n_38;
  wire inst_n_39;
  wire inst_n_4;
  wire inst_n_40;
  wire inst_n_41;
  wire inst_n_42;
  wire inst_n_43;
  wire inst_n_44;
  wire inst_n_45;
  wire inst_n_5;
  wire inst_n_50;
  wire inst_n_6;
  wire inst_n_7;
  wire inst_n_8;
  wire inst_n_9;
  wire locked;
  wire [63:0]m_axis_rslt_tdata;
  wire [7:0]m_axis_rslt_tkeep;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire m_axis_rslt_tvalid;
  wire operation_busy;
  wire operation_complete;
  wire operation_error;
  wire pl2ps_intr;
  wire \s_axil_a_rdata_pipe_reg_reg[0]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[0]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[10]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[10]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[11]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[11]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[12]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[12]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[13]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[13]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[14]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[14]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[15]_i_4__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[15]_i_4_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[1]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[1]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[2]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[2]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[3]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[3]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[4]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[4]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[5]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[5]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[6]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[6]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[7]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[7]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[8]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[8]_i_2_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[9]_i_2__0_n_0 ;
  wire \s_axil_a_rdata_pipe_reg_reg[9]_i_2_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_i_2_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13]_i_2_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14]_i_2_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0_n_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_i_3_n_0 ;
  wire [12:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [12:0]s_axil_ctrl_awaddr;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_grid_aclk;
  wire [4:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arready;
  wire s_axil_grid_arvalid;
  wire [4:0]s_axil_grid_awaddr;
  wire s_axil_grid_awready;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [15:0]\^s_axil_grid_rdata ;
  wire s_axil_grid_rready;
  wire s_axil_grid_rvalid;
  wire [31:0]s_axil_grid_wdata;
  wire [3:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire s_axil_scle_aclk;
  wire [4:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arready;
  wire s_axil_scle_arvalid;
  wire [4:0]s_axil_scle_awaddr;
  wire s_axil_scle_awready;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [15:0]\^s_axil_scle_rdata ;
  wire s_axil_scle_rready;
  wire s_axil_scle_rvalid;
  wire [31:0]s_axil_scle_wdata;
  wire [3:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire [63:0]s_axis_wght_tdata;
  wire [7:0]s_axis_wght_tkeep;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire \wrapper/axil_ram_grid_inst/s_axil_a_arready_next ;
  wire \wrapper/axil_ram_scle_inst/s_axil_a_arready_next ;

  assign m_axis_rslt_tdest[0] = \<const0> ;
  assign m_axis_rslt_tid[0] = \<const0> ;
  assign m_axis_rslt_tuser[0] = \<const0> ;
  assign s_axil_ctrl_bresp[1] = \<const0> ;
  assign s_axil_ctrl_bresp[0] = \<const0> ;
  assign s_axil_ctrl_rresp[1] = \<const0> ;
  assign s_axil_ctrl_rresp[0] = \<const0> ;
  assign s_axil_grid_bresp[1] = \<const0> ;
  assign s_axil_grid_bresp[0] = \<const0> ;
  assign s_axil_grid_rdata[31] = \<const0> ;
  assign s_axil_grid_rdata[30] = \<const0> ;
  assign s_axil_grid_rdata[29] = \<const0> ;
  assign s_axil_grid_rdata[28] = \<const0> ;
  assign s_axil_grid_rdata[27] = \<const0> ;
  assign s_axil_grid_rdata[26] = \<const0> ;
  assign s_axil_grid_rdata[25] = \<const0> ;
  assign s_axil_grid_rdata[24] = \<const0> ;
  assign s_axil_grid_rdata[23] = \<const0> ;
  assign s_axil_grid_rdata[22] = \<const0> ;
  assign s_axil_grid_rdata[21] = \<const0> ;
  assign s_axil_grid_rdata[20] = \<const0> ;
  assign s_axil_grid_rdata[19] = \<const0> ;
  assign s_axil_grid_rdata[18] = \<const0> ;
  assign s_axil_grid_rdata[17] = \<const0> ;
  assign s_axil_grid_rdata[16] = \<const0> ;
  assign s_axil_grid_rdata[15:0] = \^s_axil_grid_rdata [15:0];
  assign s_axil_grid_rresp[1] = \<const0> ;
  assign s_axil_grid_rresp[0] = \<const0> ;
  assign s_axil_grid_wready = s_axil_grid_awready;
  assign s_axil_scle_bresp[1] = \<const0> ;
  assign s_axil_scle_bresp[0] = \<const0> ;
  assign s_axil_scle_rdata[31] = \<const0> ;
  assign s_axil_scle_rdata[30] = \<const0> ;
  assign s_axil_scle_rdata[29] = \<const0> ;
  assign s_axil_scle_rdata[28] = \<const0> ;
  assign s_axil_scle_rdata[27] = \<const0> ;
  assign s_axil_scle_rdata[26] = \<const0> ;
  assign s_axil_scle_rdata[25] = \<const0> ;
  assign s_axil_scle_rdata[24] = \<const0> ;
  assign s_axil_scle_rdata[23] = \<const0> ;
  assign s_axil_scle_rdata[22] = \<const0> ;
  assign s_axil_scle_rdata[21] = \<const0> ;
  assign s_axil_scle_rdata[20] = \<const0> ;
  assign s_axil_scle_rdata[19] = \<const0> ;
  assign s_axil_scle_rdata[18] = \<const0> ;
  assign s_axil_scle_rdata[17] = \<const0> ;
  assign s_axil_scle_rdata[16] = \<const0> ;
  assign s_axil_scle_rdata[15:0] = \^s_axil_scle_rdata [15:0];
  assign s_axil_scle_rresp[1] = \<const0> ;
  assign s_axil_scle_rresp[0] = \<const0> ;
  assign s_axil_scle_wready = s_axil_scle_awready;
  GND GND
       (.G(\<const0> ));
  design_1_KanLayerInst_0_0_KanLayerInst inst
       (.DOADO({inst_n_0,inst_n_1,inst_n_2,inst_n_3}),
        .DOBDO({inst_n_4,inst_n_5,inst_n_6,inst_n_7,inst_n_8,inst_n_9,inst_n_10,inst_n_11,inst_n_12,inst_n_13,inst_n_14,inst_n_15,inst_n_16,inst_n_17,inst_n_18,inst_n_19}),
        .Q(core_rst),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr[10:2]),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_din(bram00_ctrl_data_din),
        .bram00_ctrl_data_dout(bram00_ctrl_data_dout),
        .bram00_ctrl_data_en(bram00_ctrl_data_en),
        .bram00_ctrl_data_we(bram00_ctrl_data_we),
        .core_clk(core_clk),
        .dma_clk(dma_clk),
        .dma_rst(dma_rst),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .locked(locked),
        .m_axis_rslt_tdata(m_axis_rslt_tdata),
        .m_axis_rslt_tkeep(m_axis_rslt_tkeep),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tvalid_pipe_reg_reg[1] (m_axis_rslt_tvalid),
        .operation_busy(operation_busy),
        .operation_complete(operation_complete),
        .operation_error(operation_error),
        .pl2ps_intr(pl2ps_intr),
        .ram_reg({inst_n_26,inst_n_27,inst_n_28,inst_n_29}),
        .ram_reg_0({inst_n_30,inst_n_31,inst_n_32,inst_n_33,inst_n_34,inst_n_35,inst_n_36,inst_n_37,inst_n_38,inst_n_39,inst_n_40,inst_n_41,inst_n_42,inst_n_43,inst_n_44,inst_n_45}),
        .s_axil_a_arready_next(\wrapper/axil_ram_grid_inst/s_axil_a_arready_next ),
        .s_axil_a_arready_next_0(\wrapper/axil_ram_scle_inst/s_axil_a_arready_next ),
        .s_axil_a_arready_reg_reg(s_axil_grid_arready),
        .s_axil_a_arready_reg_reg_0(s_axil_scle_arready),
        .\s_axil_a_rdata_reg_int_reg_reg[0] (\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_pipe_reg_reg[0]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_1 (\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_2 (\s_axil_a_rdata_pipe_reg_reg[0]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10] (\s_axil_a_rdata_pipe_reg_reg[10]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10]_0 (\s_axil_a_rdata_pipe_reg_reg[10]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[11] (\s_axil_a_rdata_pipe_reg_reg[11]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[11]_0 (\s_axil_a_rdata_pipe_reg_reg[11]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[12] (\s_axil_a_rdata_pipe_reg_reg[12]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[12]_0 (\s_axil_a_rdata_pipe_reg_reg[12]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[13] (\s_axil_a_rdata_pipe_reg_reg[13]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[13]_0 (\s_axil_a_rdata_pipe_reg_reg[13]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[14] (\s_axil_a_rdata_pipe_reg_reg[14]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[14]_0 (\s_axil_a_rdata_pipe_reg_reg[14]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[15] (\s_axil_a_rdata_pipe_reg_reg[15]_i_4_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[15]_0 (\s_axil_a_rdata_pipe_reg_reg[15]_i_4__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[1] (\s_axil_a_rdata_pipe_reg_reg[1]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[1]_0 (\s_axil_a_rdata_pipe_reg_reg[1]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[2] (\s_axil_a_rdata_pipe_reg_reg[2]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[2]_0 (\s_axil_a_rdata_pipe_reg_reg[2]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[3] (\s_axil_a_rdata_pipe_reg_reg[3]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[3]_0 (\s_axil_a_rdata_pipe_reg_reg[3]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[4] (\s_axil_a_rdata_pipe_reg_reg[4]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[4]_0 (\s_axil_a_rdata_pipe_reg_reg[4]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[5] (\s_axil_a_rdata_pipe_reg_reg[5]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[5]_0 (\s_axil_a_rdata_pipe_reg_reg[5]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[6] (\s_axil_a_rdata_pipe_reg_reg[6]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[6]_0 (\s_axil_a_rdata_pipe_reg_reg[6]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[7] (\s_axil_a_rdata_pipe_reg_reg[7]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[7]_0 (\s_axil_a_rdata_pipe_reg_reg[7]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[8] (\s_axil_a_rdata_pipe_reg_reg[8]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[8]_0 (\s_axil_a_rdata_pipe_reg_reg[8]_i_2__0_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[9] (\s_axil_a_rdata_pipe_reg_reg[9]_i_2_n_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[9]_0 (\s_axil_a_rdata_pipe_reg_reg[9]_i_2__0_n_0 ),
        .s_axil_a_rvalid_pipe_reg_reg(s_axil_grid_rvalid),
        .s_axil_a_rvalid_pipe_reg_reg_0(s_axil_scle_rvalid),
        .s_axil_b_arready_reg_reg(inst_n_24),
        .s_axil_b_arready_reg_reg_0(inst_n_50),
        .\s_axil_b_rdata_reg_int_reg_reg[12] (\s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_i_2_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_1 (\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_2 (\s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13] (\s_axil_b_rdata_reg_int_reg_reg[13]_i_2_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13]_0 (\s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[14] (\s_axil_b_rdata_reg_int_reg_reg[14]_i_2_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[14]_0 (\s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[15] (\s_axil_b_rdata_reg_int_reg_reg[15]_i_3_n_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[15]_0 (\s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0_n_0 ),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr[5:2]),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr[5:2]),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr[4:2]),
        .s_axil_grid_areset(s_axil_grid_areset),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr[4:2]),
        .s_axil_grid_awready(s_axil_grid_awready),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rdata(\^s_axil_grid_rdata ),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_wdata(s_axil_grid_wdata[15:0]),
        .s_axil_grid_wstrb(s_axil_grid_wstrb[1:0]),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr[4:2]),
        .s_axil_scle_areset(s_axil_scle_areset),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr[4:2]),
        .s_axil_scle_awready(s_axil_scle_awready),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rdata(\^s_axil_scle_rdata ),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_wdata(s_axil_scle_wdata[15:0]),
        .s_axil_scle_wstrb(s_axil_scle_wstrb[1:0]),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .s_axis({s_axis_wght_tkeep,s_axis_wght_tdata}),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid));
  FDRE \s_axil_a_rdata_pipe_reg_reg[0]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_19),
        .Q(\s_axil_a_rdata_pipe_reg_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[0]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_45),
        .Q(\s_axil_a_rdata_pipe_reg_reg[0]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[10]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_9),
        .Q(\s_axil_a_rdata_pipe_reg_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[10]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_35),
        .Q(\s_axil_a_rdata_pipe_reg_reg[10]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[11]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_8),
        .Q(\s_axil_a_rdata_pipe_reg_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[11]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_34),
        .Q(\s_axil_a_rdata_pipe_reg_reg[11]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[12]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_7),
        .Q(\s_axil_a_rdata_pipe_reg_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[12]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_33),
        .Q(\s_axil_a_rdata_pipe_reg_reg[12]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[13]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_6),
        .Q(\s_axil_a_rdata_pipe_reg_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[13]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_32),
        .Q(\s_axil_a_rdata_pipe_reg_reg[13]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[14]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_5),
        .Q(\s_axil_a_rdata_pipe_reg_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[14]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_31),
        .Q(\s_axil_a_rdata_pipe_reg_reg[14]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_a_rdata_pipe_reg_reg[15]_i_3 
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_grid_inst/s_axil_a_arready_next ),
        .Q(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_a_rdata_pipe_reg_reg[15]_i_3__0 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wrapper/axil_ram_scle_inst/s_axil_a_arready_next ),
        .Q(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[15]_i_4 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_4),
        .Q(\s_axil_a_rdata_pipe_reg_reg[15]_i_4_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[15]_i_4__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_30),
        .Q(\s_axil_a_rdata_pipe_reg_reg[15]_i_4__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[1]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_18),
        .Q(\s_axil_a_rdata_pipe_reg_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[1]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_44),
        .Q(\s_axil_a_rdata_pipe_reg_reg[1]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[2]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_17),
        .Q(\s_axil_a_rdata_pipe_reg_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[2]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_43),
        .Q(\s_axil_a_rdata_pipe_reg_reg[2]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[3]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_16),
        .Q(\s_axil_a_rdata_pipe_reg_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[3]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_42),
        .Q(\s_axil_a_rdata_pipe_reg_reg[3]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[4]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_15),
        .Q(\s_axil_a_rdata_pipe_reg_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[4]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_41),
        .Q(\s_axil_a_rdata_pipe_reg_reg[4]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[5]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_14),
        .Q(\s_axil_a_rdata_pipe_reg_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[5]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_40),
        .Q(\s_axil_a_rdata_pipe_reg_reg[5]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[6]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_13),
        .Q(\s_axil_a_rdata_pipe_reg_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[6]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_39),
        .Q(\s_axil_a_rdata_pipe_reg_reg[6]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[7]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_12),
        .Q(\s_axil_a_rdata_pipe_reg_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[7]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_38),
        .Q(\s_axil_a_rdata_pipe_reg_reg[7]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[8]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_11),
        .Q(\s_axil_a_rdata_pipe_reg_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[8]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_37),
        .Q(\s_axil_a_rdata_pipe_reg_reg[8]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[9]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3_n_0 ),
        .D(inst_n_10),
        .Q(\s_axil_a_rdata_pipe_reg_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_a_rdata_pipe_reg_reg[9]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_a_rdata_pipe_reg_reg[15]_i_3__0_n_0 ),
        .D(inst_n_36),
        .Q(\s_axil_a_rdata_pipe_reg_reg[9]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[12]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ),
        .D(inst_n_3),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ),
        .D(inst_n_29),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[12]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[13]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ),
        .D(inst_n_2),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ),
        .D(inst_n_28),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[13]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[14]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ),
        .D(inst_n_1),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ),
        .D(inst_n_27),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[14]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_b_rdata_reg_int_reg_reg[15]_i_2 
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(inst_n_24),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(inst_n_50),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[15]_i_3 
       (.C(s_axil_grid_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2_n_0 ),
        .D(inst_n_0),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0 
       (.C(s_axil_scle_aclk),
        .CE(\s_axil_b_rdata_reg_int_reg_reg[15]_i_2__0_n_0 ),
        .D(inst_n_26),
        .Q(\s_axil_b_rdata_reg_int_reg_reg[15]_i_3__0_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxilDpRamParameterizable" *) 
module design_1_KanLayerInst_0_0_AxilDpRamParameterizable
   (DOADO,
    DOBDO,
    s_axil_grid_bvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_grid_rready_0,
    s_axil_grid_awready,
    int_ram_grid_b_axil_arready,
    s_axil_a_rvalid_pipe_reg_reg_0,
    int_ram_grid_b_axil_rvalid,
    s_axil_b_rvalid_reg,
    Q,
    s_axil_grid_rdata,
    \s_axil_b_rdata_pipe_reg_reg[15]_0 ,
    s_axil_grid_aclk,
    ADDRARDADDR,
    s_axil_grid_wdata,
    s_axil_grid_areset,
    s_axil_b_arready_reg_reg_0,
    s_axil_a_rvalid_pipe_reg_reg_1,
    s_axil_b_rvalid_pipe_reg_reg_0,
    s_axil_b_rvalid_reg_reg_0,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_1 ,
    \s_axil_b_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_1 ,
    \s_axil_a_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[15]_0 ,
    s_axil_grid_bready,
    s_axil_grid_rready,
    E,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_arvalid,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_wstrb);
  output [3:0]DOADO;
  output [15:0]DOBDO;
  output s_axil_grid_bvalid;
  output s_axil_a_arready_reg_reg_0;
  output s_axil_grid_rready_0;
  output s_axil_grid_awready;
  output int_ram_grid_b_axil_arready;
  output s_axil_a_rvalid_pipe_reg_reg_0;
  output int_ram_grid_b_axil_rvalid;
  output s_axil_b_rvalid_reg;
  output Q;
  output [15:0]s_axil_grid_rdata;
  output [3:0]\s_axil_b_rdata_pipe_reg_reg[15]_0 ;
  input s_axil_grid_aclk;
  input [2:0]ADDRARDADDR;
  input [15:0]s_axil_grid_wdata;
  input s_axil_grid_areset;
  input s_axil_b_arready_reg_reg_0;
  input s_axil_a_rvalid_pipe_reg_reg_1;
  input s_axil_b_rvalid_pipe_reg_reg_0;
  input s_axil_b_rvalid_reg_reg_0;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  input s_axil_grid_bready;
  input s_axil_grid_rready;
  input [0:0]E;
  input [2:0]s_axil_grid_araddr;
  input [2:0]s_axil_grid_awaddr;
  input s_axil_grid_arvalid;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input [1:0]s_axil_grid_wstrb;

  wire [2:0]ADDRARDADDR;
  wire [3:0]DOADO;
  wire [15:0]DOBDO;
  wire [0:0]E;
  wire Q;
  wire [15:0]bram_douta;
  wire [15:12]bram_doutb;
  wire int_ram_grid_b_axil_arready;
  wire int_ram_grid_b_axil_rvalid;
  wire last_read_a_reg;
  wire last_read_a_reg_i_1_n_0;
  wire mem_rd_en_a_reg;
  wire mem_rd_en_b_reg;
  wire p_1_in;
  wire s_axil_a_arready_reg_reg_0;
  wire s_axil_a_awready_next;
  wire s_axil_a_bvalid_reg_i_1_n_0;
  wire [15:0]s_axil_a_rdata_reg;
  wire [15:0]s_axil_a_rdata_reg_int_reg;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_a_rvalid_pipe_reg_reg_0;
  wire s_axil_a_rvalid_pipe_reg_reg_1;
  wire s_axil_a_rvalid_reg_i_1_n_0;
  wire s_axil_b_arready_reg_reg_0;
  wire [3:0]\s_axil_b_rdata_pipe_reg_reg[15]_0 ;
  wire [15:12]s_axil_b_rdata_reg;
  wire [15:12]s_axil_b_rdata_reg_int_reg;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  wire s_axil_b_rvalid_pipe_reg_reg_0;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_reg_0;
  wire s_axil_grid_aclk;
  wire [2:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arvalid;
  wire [2:0]s_axil_grid_awaddr;
  wire s_axil_grid_awready;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [15:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [15:0]s_axil_grid_wdata;
  wire [1:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;

  design_1_KanLayerInst_0_0_MultiBankBramReadEn_45 internal_bram_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .bram_douta(bram_douta),
        .bram_doutb(bram_doutb),
        .last_read_a_reg(last_read_a_reg),
        .s_axil_a_arready_reg_reg(s_axil_a_rvalid_pipe_reg_reg_0),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg_0),
        .s_axil_a_awready_next(s_axil_a_awready_next),
        .\s_axil_a_rdata_reg_int_reg_reg[0] (\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0]_1 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10] (\s_axil_a_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[11] (\s_axil_a_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[12] (\s_axil_a_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[13] (\s_axil_a_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[14] (\s_axil_a_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[15] (\s_axil_a_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[1] (\s_axil_a_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[2] (\s_axil_a_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[3] (\s_axil_a_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[4] (\s_axil_a_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[5] (\s_axil_a_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[6] (\s_axil_a_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[7] (\s_axil_a_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[8] (\s_axil_a_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[9] (\s_axil_a_rdata_reg_int_reg_reg[9]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12] (\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_1 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13] (\s_axil_b_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[14] (\s_axil_b_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[15] (\s_axil_b_rdata_reg_int_reg_reg[15]_0 ),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awready(s_axil_grid_awready),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    last_read_a_reg_i_1
       (.I0(s_axil_grid_areset),
        .I1(p_1_in),
        .I2(s_axil_grid_arvalid),
        .I3(s_axil_a_arready_reg_reg_0),
        .I4(last_read_a_reg),
        .I5(s_axil_a_awready_next),
        .O(last_read_a_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_read_a_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(last_read_a_reg_i_1_n_0),
        .Q(last_read_a_reg),
        .R(1'b0));
  FDRE mem_rd_en_a_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_grid_rready_0),
        .Q(mem_rd_en_a_reg),
        .R(1'b0));
  FDRE mem_rd_en_b_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_b_arready_reg_reg_0),
        .Q(mem_rd_en_b_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_arready_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_grid_rready_0),
        .Q(s_axil_a_arready_reg_reg_0),
        .R(s_axil_grid_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_awready_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_a_awready_next),
        .Q(s_axil_grid_awready),
        .R(s_axil_grid_areset));
  LUT3 #(
    .INIT(8'hAE)) 
    s_axil_a_bvalid_reg_i_1
       (.I0(s_axil_a_awready_next),
        .I1(s_axil_grid_bvalid),
        .I2(s_axil_grid_bready),
        .O(s_axil_a_bvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_bvalid_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_a_bvalid_reg_i_1_n_0),
        .Q(s_axil_grid_bvalid),
        .R(s_axil_grid_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[0]_1 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[0]),
        .O(s_axil_a_rdata_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[10]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[10]),
        .O(s_axil_a_rdata_reg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[11]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[11]),
        .O(s_axil_a_rdata_reg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[12]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[12]),
        .O(s_axil_a_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[13]),
        .O(s_axil_a_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[14]),
        .O(s_axil_a_rdata_reg[14]));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axil_a_rdata_pipe_reg[15]_i_1 
       (.I0(s_axil_grid_rready),
        .I1(s_axil_a_rvalid_pipe_reg_reg_0),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[15]_i_2 
       (.I0(DOBDO[15]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[15]),
        .O(s_axil_a_rdata_reg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[1]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[1]),
        .O(s_axil_a_rdata_reg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[2]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[2]),
        .O(s_axil_a_rdata_reg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[3]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[3]),
        .O(s_axil_a_rdata_reg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[4]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[4]),
        .O(s_axil_a_rdata_reg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[5]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[5]),
        .O(s_axil_a_rdata_reg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[6]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[6]),
        .O(s_axil_a_rdata_reg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[7]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[7]),
        .O(s_axil_a_rdata_reg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[8]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[8]),
        .O(s_axil_a_rdata_reg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[9]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[9]),
        .O(s_axil_a_rdata_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[0] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[0]),
        .Q(s_axil_grid_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[10] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[10]),
        .Q(s_axil_grid_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[11] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[11]),
        .Q(s_axil_grid_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[12] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[12]),
        .Q(s_axil_grid_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[13] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[13]),
        .Q(s_axil_grid_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[14] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[14]),
        .Q(s_axil_grid_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[15] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[15]),
        .Q(s_axil_grid_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[1] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[1]),
        .Q(s_axil_grid_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[2] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[2]),
        .Q(s_axil_grid_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[3] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[3]),
        .Q(s_axil_grid_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[4] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[4]),
        .Q(s_axil_grid_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[5] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[5]),
        .Q(s_axil_grid_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[6] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[6]),
        .Q(s_axil_grid_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[7] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[7]),
        .Q(s_axil_grid_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[8] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[8]),
        .Q(s_axil_grid_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[9] 
       (.C(s_axil_grid_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[9]),
        .Q(s_axil_grid_rdata[9]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[0] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[0]),
        .Q(s_axil_a_rdata_reg_int_reg[0]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[10] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[10]),
        .Q(s_axil_a_rdata_reg_int_reg[10]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[11] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[11]),
        .Q(s_axil_a_rdata_reg_int_reg[11]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[12] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[12]),
        .Q(s_axil_a_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[13] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[13]),
        .Q(s_axil_a_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[14] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[14]),
        .Q(s_axil_a_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[15] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[15]),
        .Q(s_axil_a_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[1] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[1]),
        .Q(s_axil_a_rdata_reg_int_reg[1]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[2] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[2]),
        .Q(s_axil_a_rdata_reg_int_reg[2]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[3] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[3]),
        .Q(s_axil_a_rdata_reg_int_reg[3]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[4] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[4]),
        .Q(s_axil_a_rdata_reg_int_reg[4]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[5] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[5]),
        .Q(s_axil_a_rdata_reg_int_reg[5]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[6] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[6]),
        .Q(s_axil_a_rdata_reg_int_reg[6]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[7] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[7]),
        .Q(s_axil_a_rdata_reg_int_reg[7]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[8] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[8]),
        .Q(s_axil_a_rdata_reg_int_reg[8]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[9] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[9]),
        .Q(s_axil_a_rdata_reg_int_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_rvalid_pipe_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_a_rvalid_pipe_reg_reg_1),
        .Q(s_axil_a_rvalid_pipe_reg_reg_0),
        .R(s_axil_grid_areset));
  LUT4 #(
    .INIT(16'hFF40)) 
    s_axil_a_rvalid_reg_i_1
       (.I0(s_axil_grid_rready),
        .I1(s_axil_a_rvalid_pipe_reg_reg_0),
        .I2(Q),
        .I3(s_axil_grid_rready_0),
        .O(s_axil_a_rvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_rvalid_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_a_rvalid_reg_i_1_n_0),
        .Q(Q),
        .R(s_axil_grid_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_b_arready_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_b_arready_reg_reg_0),
        .Q(int_ram_grid_b_axil_arready),
        .R(s_axil_grid_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[12]_i_1 
       (.I0(DOADO[0]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[12]_1 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[12]),
        .O(s_axil_b_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[13]_i_1 
       (.I0(DOADO[1]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[13]),
        .O(s_axil_b_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[14]_i_1 
       (.I0(DOADO[2]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[14]),
        .O(s_axil_b_rdata_reg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[15]_i_2 
       (.I0(DOADO[3]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[15]),
        .O(s_axil_b_rdata_reg[15]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[12] 
       (.C(s_axil_grid_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[12]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[13] 
       (.C(s_axil_grid_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[13]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[14] 
       (.C(s_axil_grid_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[14]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[15] 
       (.C(s_axil_grid_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[15]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[12] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[12]),
        .Q(s_axil_b_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[13] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[13]),
        .Q(s_axil_b_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[14] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[14]),
        .Q(s_axil_b_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[15] 
       (.C(s_axil_grid_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[15]),
        .Q(s_axil_b_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_b_rvalid_pipe_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_b_rvalid_pipe_reg_reg_0),
        .Q(int_ram_grid_b_axil_rvalid),
        .R(s_axil_grid_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_b_rvalid_reg_reg
       (.C(s_axil_grid_aclk),
        .CE(1'b1),
        .D(s_axil_b_rvalid_reg_reg_0),
        .Q(s_axil_b_rvalid_reg),
        .R(s_axil_grid_areset));
endmodule

(* ORIG_REF_NAME = "AxilDpRamParameterizable" *) 
module design_1_KanLayerInst_0_0_AxilDpRamParameterizable_0
   (ram_reg,
    ram_reg_0,
    s_axil_scle_bvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_scle_rready_0,
    s_axil_scle_awready,
    int_ram_scle_b_axil_arready,
    s_axil_a_rvalid_pipe_reg_reg_0,
    int_ram_scle_b_axil_rvalid,
    s_axil_b_rvalid_reg,
    Q,
    s_axil_scle_rdata,
    \s_axil_b_rdata_pipe_reg_reg[15]_0 ,
    s_axil_scle_aclk,
    ADDRARDADDR,
    s_axil_scle_wdata,
    s_axil_scle_areset,
    s_axil_b_arready_reg_reg_0,
    s_axil_a_rvalid_pipe_reg_reg_1,
    s_axil_b_rvalid_pipe_reg_reg_0,
    s_axil_b_rvalid_reg_reg_0,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_1 ,
    \s_axil_b_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_1 ,
    \s_axil_a_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[15]_0 ,
    s_axil_scle_bready,
    s_axil_scle_rready,
    E,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_arvalid,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_wstrb);
  output [3:0]ram_reg;
  output [15:0]ram_reg_0;
  output s_axil_scle_bvalid;
  output s_axil_a_arready_reg_reg_0;
  output s_axil_scle_rready_0;
  output s_axil_scle_awready;
  output int_ram_scle_b_axil_arready;
  output s_axil_a_rvalid_pipe_reg_reg_0;
  output int_ram_scle_b_axil_rvalid;
  output s_axil_b_rvalid_reg;
  output Q;
  output [15:0]s_axil_scle_rdata;
  output [3:0]\s_axil_b_rdata_pipe_reg_reg[15]_0 ;
  input s_axil_scle_aclk;
  input [2:0]ADDRARDADDR;
  input [15:0]s_axil_scle_wdata;
  input s_axil_scle_areset;
  input s_axil_b_arready_reg_reg_0;
  input s_axil_a_rvalid_pipe_reg_reg_1;
  input s_axil_b_rvalid_pipe_reg_reg_0;
  input s_axil_b_rvalid_reg_reg_0;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  input s_axil_scle_bready;
  input s_axil_scle_rready;
  input [0:0]E;
  input [2:0]s_axil_scle_araddr;
  input [2:0]s_axil_scle_awaddr;
  input s_axil_scle_arvalid;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input [1:0]s_axil_scle_wstrb;

  wire [2:0]ADDRARDADDR;
  wire [0:0]E;
  wire Q;
  wire [15:0]bram_douta;
  wire [15:12]bram_doutb;
  wire int_ram_scle_b_axil_arready;
  wire int_ram_scle_b_axil_rvalid;
  wire last_read_a_reg;
  wire last_read_a_reg_i_1__0_n_0;
  wire mem_rd_en_a_reg;
  wire mem_rd_en_b_reg;
  wire p_1_in;
  wire [3:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire s_axil_a_arready_reg_reg_0;
  wire s_axil_a_awready_next;
  wire s_axil_a_bvalid_reg_i_1__0_n_0;
  wire [15:0]s_axil_a_rdata_reg;
  wire [15:0]s_axil_a_rdata_reg_int_reg;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_a_rvalid_pipe_reg_reg_0;
  wire s_axil_a_rvalid_pipe_reg_reg_1;
  wire s_axil_a_rvalid_reg_i_1__0_n_0;
  wire s_axil_b_arready_reg_reg_0;
  wire [3:0]\s_axil_b_rdata_pipe_reg_reg[15]_0 ;
  wire [15:12]s_axil_b_rdata_reg;
  wire [15:12]s_axil_b_rdata_reg_int_reg;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  wire s_axil_b_rvalid_pipe_reg_reg_0;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_reg_0;
  wire s_axil_scle_aclk;
  wire [2:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arvalid;
  wire [2:0]s_axil_scle_awaddr;
  wire s_axil_scle_awready;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [15:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [15:0]s_axil_scle_wdata;
  wire [1:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;

  design_1_KanLayerInst_0_0_MultiBankBramReadEn internal_bram_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .bram_douta(bram_douta),
        .bram_doutb(bram_doutb),
        .last_read_a_reg(last_read_a_reg),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .s_axil_a_arready_reg_reg(s_axil_a_rvalid_pipe_reg_reg_0),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg_0),
        .s_axil_a_awready_next(s_axil_a_awready_next),
        .\s_axil_a_rdata_reg_int_reg_reg[0] (\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0]_1 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10] (\s_axil_a_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[11] (\s_axil_a_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[12] (\s_axil_a_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[13] (\s_axil_a_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[14] (\s_axil_a_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[15] (\s_axil_a_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[1] (\s_axil_a_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[2] (\s_axil_a_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[3] (\s_axil_a_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[4] (\s_axil_a_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[5] (\s_axil_a_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[6] (\s_axil_a_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[7] (\s_axil_a_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[8] (\s_axil_a_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[9] (\s_axil_a_rdata_reg_int_reg_reg[9]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12] (\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_1 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13] (\s_axil_b_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[14] (\s_axil_b_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[15] (\s_axil_b_rdata_reg_int_reg_reg[15]_0 ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awready(s_axil_scle_awready),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid));
  LUT6 #(
    .INIT(64'h0000000055550040)) 
    last_read_a_reg_i_1__0
       (.I0(s_axil_scle_areset),
        .I1(p_1_in),
        .I2(s_axil_scle_arvalid),
        .I3(s_axil_a_arready_reg_reg_0),
        .I4(last_read_a_reg),
        .I5(s_axil_a_awready_next),
        .O(last_read_a_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    last_read_a_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(last_read_a_reg_i_1__0_n_0),
        .Q(last_read_a_reg),
        .R(1'b0));
  FDRE mem_rd_en_a_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_scle_rready_0),
        .Q(mem_rd_en_a_reg),
        .R(1'b0));
  FDRE mem_rd_en_b_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_b_arready_reg_reg_0),
        .Q(mem_rd_en_b_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_arready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_scle_rready_0),
        .Q(s_axil_a_arready_reg_reg_0),
        .R(s_axil_scle_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_awready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_a_awready_next),
        .Q(s_axil_scle_awready),
        .R(s_axil_scle_areset));
  LUT3 #(
    .INIT(8'hAE)) 
    s_axil_a_bvalid_reg_i_1__0
       (.I0(s_axil_a_awready_next),
        .I1(s_axil_scle_bvalid),
        .I2(s_axil_scle_bready),
        .O(s_axil_a_bvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_bvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_a_bvalid_reg_i_1__0_n_0),
        .Q(s_axil_scle_bvalid),
        .R(s_axil_scle_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[0]_1 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[0]),
        .O(s_axil_a_rdata_reg[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[10]_i_1 
       (.I0(ram_reg_0[10]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[10]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[10]),
        .O(s_axil_a_rdata_reg[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[11]_i_1 
       (.I0(ram_reg_0[11]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[11]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[11]),
        .O(s_axil_a_rdata_reg[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[12]_i_1 
       (.I0(ram_reg_0[12]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[12]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[12]),
        .O(s_axil_a_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[13]_i_1 
       (.I0(ram_reg_0[13]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[13]),
        .O(s_axil_a_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[14]_i_1 
       (.I0(ram_reg_0[14]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[14]),
        .O(s_axil_a_rdata_reg[14]));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axil_a_rdata_pipe_reg[15]_i_1__0 
       (.I0(s_axil_scle_rready),
        .I1(s_axil_a_rvalid_pipe_reg_reg_0),
        .O(p_1_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[15]_i_2 
       (.I0(ram_reg_0[15]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[15]),
        .O(s_axil_a_rdata_reg[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[1]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[1]),
        .O(s_axil_a_rdata_reg[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[2]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[2]),
        .O(s_axil_a_rdata_reg[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[3]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[3]),
        .O(s_axil_a_rdata_reg[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[4]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[4]),
        .O(s_axil_a_rdata_reg[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[5]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[5]),
        .O(s_axil_a_rdata_reg[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[6]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[6]),
        .O(s_axil_a_rdata_reg[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[7]_i_1 
       (.I0(ram_reg_0[7]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[7]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[7]),
        .O(s_axil_a_rdata_reg[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[8]_i_1 
       (.I0(ram_reg_0[8]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[8]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[8]),
        .O(s_axil_a_rdata_reg[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_a_rdata_pipe_reg[9]_i_1 
       (.I0(ram_reg_0[9]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[9]_0 ),
        .I3(mem_rd_en_a_reg),
        .I4(s_axil_a_rdata_reg_int_reg[9]),
        .O(s_axil_a_rdata_reg[9]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[0]),
        .Q(s_axil_scle_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[10] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[10]),
        .Q(s_axil_scle_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[11] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[11]),
        .Q(s_axil_scle_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[12]),
        .Q(s_axil_scle_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[13]),
        .Q(s_axil_scle_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[14]),
        .Q(s_axil_scle_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[15]),
        .Q(s_axil_scle_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[1]),
        .Q(s_axil_scle_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[2]),
        .Q(s_axil_scle_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[3]),
        .Q(s_axil_scle_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[4]),
        .Q(s_axil_scle_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[5] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[5]),
        .Q(s_axil_scle_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[6] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[6]),
        .Q(s_axil_scle_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[7] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[7]),
        .Q(s_axil_scle_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[8] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[8]),
        .Q(s_axil_scle_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_a_rdata_pipe_reg_reg[9] 
       (.C(s_axil_scle_aclk),
        .CE(p_1_in),
        .D(s_axil_a_rdata_reg[9]),
        .Q(s_axil_scle_rdata[9]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[0]),
        .Q(s_axil_a_rdata_reg_int_reg[0]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[10] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[10]),
        .Q(s_axil_a_rdata_reg_int_reg[10]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[11] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[11]),
        .Q(s_axil_a_rdata_reg_int_reg[11]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[12]),
        .Q(s_axil_a_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[13]),
        .Q(s_axil_a_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[14]),
        .Q(s_axil_a_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[15]),
        .Q(s_axil_a_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[1]),
        .Q(s_axil_a_rdata_reg_int_reg[1]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[2]),
        .Q(s_axil_a_rdata_reg_int_reg[2]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[3]),
        .Q(s_axil_a_rdata_reg_int_reg[3]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[4]),
        .Q(s_axil_a_rdata_reg_int_reg[4]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[5] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[5]),
        .Q(s_axil_a_rdata_reg_int_reg[5]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[6] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[6]),
        .Q(s_axil_a_rdata_reg_int_reg[6]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[7] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[7]),
        .Q(s_axil_a_rdata_reg_int_reg[7]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[8] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[8]),
        .Q(s_axil_a_rdata_reg_int_reg[8]),
        .R(1'b0));
  FDRE \s_axil_a_rdata_reg_int_reg_reg[9] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_a_reg),
        .D(bram_douta[9]),
        .Q(s_axil_a_rdata_reg_int_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_rvalid_pipe_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_a_rvalid_pipe_reg_reg_1),
        .Q(s_axil_a_rvalid_pipe_reg_reg_0),
        .R(s_axil_scle_areset));
  LUT4 #(
    .INIT(16'hFF40)) 
    s_axil_a_rvalid_reg_i_1__0
       (.I0(s_axil_scle_rready),
        .I1(s_axil_a_rvalid_pipe_reg_reg_0),
        .I2(Q),
        .I3(s_axil_scle_rready_0),
        .O(s_axil_a_rvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_a_rvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_a_rvalid_reg_i_1__0_n_0),
        .Q(Q),
        .R(s_axil_scle_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_b_arready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_b_arready_reg_reg_0),
        .Q(int_ram_scle_b_axil_arready),
        .R(s_axil_scle_areset));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[12]_i_1 
       (.I0(ram_reg[0]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[12]_1 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[12]),
        .O(s_axil_b_rdata_reg[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[13]_i_1 
       (.I0(ram_reg[1]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[13]_0 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[13]),
        .O(s_axil_b_rdata_reg[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[14]_i_1 
       (.I0(ram_reg[2]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[14]_0 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[14]),
        .O(s_axil_b_rdata_reg[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \s_axil_b_rdata_pipe_reg[15]_i_2 
       (.I0(ram_reg[3]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[15]_0 ),
        .I3(mem_rd_en_b_reg),
        .I4(s_axil_b_rdata_reg_int_reg[15]),
        .O(s_axil_b_rdata_reg[15]));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[12]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[13]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[14]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_b_rdata_pipe_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(s_axil_b_rdata_reg[15]),
        .Q(\s_axil_b_rdata_pipe_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[12]),
        .Q(s_axil_b_rdata_reg_int_reg[12]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[13]),
        .Q(s_axil_b_rdata_reg_int_reg[13]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[14]),
        .Q(s_axil_b_rdata_reg_int_reg[14]),
        .R(1'b0));
  FDRE \s_axil_b_rdata_reg_int_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(mem_rd_en_b_reg),
        .D(bram_doutb[15]),
        .Q(s_axil_b_rdata_reg_int_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_b_rvalid_pipe_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_b_rvalid_pipe_reg_reg_0),
        .Q(int_ram_scle_b_axil_rvalid),
        .R(s_axil_scle_areset));
  FDRE #(
    .INIT(1'b0)) 
    s_axil_b_rvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axil_b_rvalid_reg_reg_0),
        .Q(s_axil_b_rvalid_reg),
        .R(s_axil_scle_areset));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module design_1_KanLayerInst_0_0_AxisALU
   (stage_2_in_axis_data_tready,
    stage_2_out_axis_data_tvalid,
    stage_2_out_axis_data_tlast,
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ,
    Q,
    core_clk,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_scle_tvalid,
    stage_1_out_axis_data_tvalid,
    stage_2_out_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    p_6_in);
  output stage_2_in_axis_data_tready;
  output stage_2_out_axis_data_tvalid;
  output stage_2_out_axis_data_tlast;
  output \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ;
  input [0:0]Q;
  input core_clk;
  input stage_1_out_axis_grid_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input stage_1_out_axis_data_tvalid;
  input stage_2_out_axis_data_tready;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  input p_6_in;

  wire [0:0]Q;
  wire core_clk;
  wire p_6_in;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;

  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0 
       (.I0(p_6_in),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_2_out_axis_data_tready),
        .I5(stage_2_out_axis_data_tlast),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__0_n_0 ),
        .Q(stage_2_out_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hAAEEFAF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_2_out_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(stage_2_out_axis_data_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFFF1555FFFF5555)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_data_tvalid),
        .I4(stage_2_out_axis_data_tready),
        .I5(stage_2_out_axis_data_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(stage_2_in_axis_data_tready),
        .R(Q));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1 
       (.I0(p_6_in),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_out_axis_data_tvalid),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'hFBAF08A0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_2_out_axis_data_tvalid),
        .I2(stage_2_out_axis_data_tready),
        .I3(stage_2_in_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__0_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_3
       (.I0(stage_2_in_axis_data_tready),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_grid_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 ));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module design_1_KanLayerInst_0_0_AxisALU__parameterized0
   (stage_2_out_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    int_axis_data_tlast,
    Q,
    core_clk,
    int_axis_data_tready,
    stage_2_out_axis_data_tvalid,
    stage_2_out_axis_data_tlast);
  output stage_2_out_axis_data_tready;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output int_axis_data_tlast;
  input [0:0]Q;
  input core_clk;
  input int_axis_data_tready;
  input stage_2_out_axis_data_tvalid;
  input stage_2_out_axis_data_tlast;

  wire [0:0]Q;
  wire core_clk;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0 ;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;

  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1 
       (.I0(stage_2_out_axis_data_tlast),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(stage_2_out_axis_data_tready),
        .I4(int_axis_data_tready),
        .I5(int_axis_data_tlast),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__1_n_0 ),
        .Q(int_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hAACCFAF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1 
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(stage_2_out_axis_data_tready),
        .I4(int_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__1 
       (.I0(int_axis_data_tready),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(stage_2_out_axis_data_tvalid),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(stage_2_out_axis_data_tready),
        .R(Q));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0 
       (.I0(stage_2_out_axis_data_tlast),
        .I1(stage_2_out_axis_data_tready),
        .I2(int_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__0_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1 
       (.I0(stage_2_out_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(int_axis_data_tready),
        .I3(stage_2_out_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisALU" *) 
module design_1_KanLayerInst_0_0_AxisALU__parameterized1
   (int_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    scaled_diff_axis_data_tlast,
    Q,
    core_clk,
    scaled_diff_axis_data_tready,
    int_axis_data_tvalid,
    int_axis_data_tlast);
  output int_axis_data_tready;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output [0:0]scaled_diff_axis_data_tlast;
  input [0:0]Q;
  input core_clk;
  input [0:0]scaled_diff_axis_data_tready;
  input int_axis_data_tvalid;
  input int_axis_data_tlast;

  wire [0:0]Q;
  wire core_clk;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0 ;
  wire [0:0]scaled_diff_axis_data_tlast;
  wire [0:0]scaled_diff_axis_data_tready;

  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2 
       (.I0(int_axis_data_tlast),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(int_axis_data_tready),
        .I4(scaled_diff_axis_data_tready),
        .I5(scaled_diff_axis_data_tlast),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1__2_n_0 ),
        .Q(scaled_diff_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hAACCFAF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2 
       (.I0(int_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(int_axis_data_tready),
        .I4(scaled_diff_axis_data_tready),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1__2_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT4 #(
    .INIT(16'hABBB)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1__2 
       (.I0(scaled_diff_axis_data_tready),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(int_axis_data_tvalid),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(int_axis_data_tready),
        .R(Q));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1 
       (.I0(int_axis_data_tlast),
        .I1(int_axis_data_tready),
        .I2(scaled_diff_axis_data_tready),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFB0F0800)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2 
       (.I0(int_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(scaled_diff_axis_data_tready),
        .I3(int_axis_data_tready),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1__2_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module design_1_KanLayerInst_0_0_AxisPacketSplitter
   (s_axis_tready_reg_reg,
    operation_busy_bus,
    operation_error_bus,
    CO,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg,
    operation_error_reg_0,
    operation_error_reg_1,
    int_aps_wght_m_axis_tdata,
    D,
    Q,
    s_axis_tready_early,
    core_clk,
    s_axis_tlast_int,
    p_0_in,
    temp_m_axis_tvalid_reg_reg,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_next1_out,
    s_axis_t_tready_int_16,
    store_t,
    \temp_m_axis_tdata_reg_reg[15] ,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \fsm_state_reg[0]_0 ,
    \fsm_state_reg[1]_0 ,
    \multi_channel_genblock.operation_error_reg_reduced ,
    pckt_size);
  output s_axis_tready_reg_reg;
  output [0:0]operation_busy_bus;
  output [0:0]operation_error_bus;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg;
  output operation_error_reg_0;
  output operation_error_reg_1;
  output [15:0]int_aps_wght_m_axis_tdata;
  output [12:0]D;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input s_axis_tlast_int;
  input p_0_in;
  input temp_m_axis_tvalid_reg_reg;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_next1_out;
  input s_axis_t_tready_int_16;
  input store_t;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input \fsm_state_reg[0]_0 ;
  input [2:0]\fsm_state_reg[1]_0 ;
  input \multi_channel_genblock.operation_error_reg_reduced ;
  input [12:0]pckt_size;

  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[0]_i_1_n_0 ;
  wire \fsm_state[1]_i_1_n_0 ;
  wire \fsm_state_reg[0]_0 ;
  wire [2:0]\fsm_state_reg[1]_0 ;
  wire generate_tlast0_carry_i_1_n_0;
  wire generate_tlast0_carry_i_2_n_0;
  wire generate_tlast0_carry_i_3_n_0;
  wire generate_tlast0_carry_i_4_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire in_axis_register_inst_n_4;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire \multi_channel_genblock.operation_error_reg_reduced ;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_2_n_0;
  wire [0:0]operation_error_bus;
  wire operation_error_i_1_n_0;
  wire operation_error_reg_0;
  wire operation_error_reg_1;
  wire operation_start;
  wire p_0_in;
  wire [12:0]pckt_size;
  wire [12:0]pckt_size_counter_reg;
  wire [12:1]pckt_size_counter_reg0;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire \pckt_size_counter_reg[0]_i_1_n_0 ;
  wire \pckt_size_counter_reg[12]_i_1_n_0 ;
  wire pckt_size_counter_reg_1;
  wire [12:0]pckt_size_reg_early;
  wire \pckt_size_reg_early[12]_i_3_n_0 ;
  wire \pckt_size_reg_early[12]_i_4_n_0 ;
  wire \pckt_size_reg_early[12]_i_5_n_0 ;
  wire \pckt_size_reg_early[4]_i_2_n_0 ;
  wire \pckt_size_reg_early[4]_i_3_n_0 ;
  wire \pckt_size_reg_early[4]_i_4_n_0 ;
  wire \pckt_size_reg_early[4]_i_5_n_0 ;
  wire \pckt_size_reg_early[8]_i_2_n_0 ;
  wire \pckt_size_reg_early[8]_i_3_n_0 ;
  wire \pckt_size_reg_early[8]_i_4_n_0 ;
  wire \pckt_size_reg_early[8]_i_5_n_0 ;
  wire pckt_size_reg_early_0;
  wire \pckt_size_reg_early_reg[12]_i_2_n_1 ;
  wire \pckt_size_reg_early_reg[12]_i_2_n_2 ;
  wire \pckt_size_reg_early_reg[12]_i_2_n_3 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_0 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_1 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_2 ;
  wire \pckt_size_reg_early_reg[4]_i_1_n_3 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_0 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_1 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_2 ;
  wire \pckt_size_reg_early_reg[8]_i_1_n_3 ;
  wire s_axis_t_tready_int_16;
  wire s_axis_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg;
  wire store_t;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:1]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED;
  wire [3:3]\NLW_pckt_size_reg_early_reg[12]_i_2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAA000000FC00AA00)) 
    \fsm_state[0]_i_1 
       (.I0(operation_start),
        .I1(\fsm_state_reg[0]_0 ),
        .I2(CO),
        .I3(operation_error_reg_1),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(\fsm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000008F0F0F0F)) 
    \fsm_state[0]_i_3 
       (.I0(operation_error_bus),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\multi_channel_genblock.operation_error_reg_reduced ),
        .I3(\fsm_state_reg[1]_0 [1]),
        .I4(\fsm_state_reg[1]_0 [2]),
        .I5(Q),
        .O(operation_error_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \fsm_state[1]_i_1 
       (.I0(int_spl_wght_m_axis_tlast),
        .I1(temp_m_axis_tvalid_next1_out),
        .I2(fsm_state[0]),
        .I3(fsm_state[1]),
        .I4(Q),
        .I5(operation_error_reg_0),
        .O(\fsm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000070F0F0F0)) 
    \fsm_state[1]_i_2__2 
       (.I0(operation_error_bus),
        .I1(\fsm_state_reg[1]_0 [0]),
        .I2(\multi_channel_genblock.operation_error_reg_reduced ),
        .I3(\fsm_state_reg[1]_0 [1]),
        .I4(\fsm_state_reg[1]_0 [2]),
        .I5(Q),
        .O(operation_error_reg_0));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1_n_0,generate_tlast0_carry_i_2_n_0,generate_tlast0_carry_i_3_n_0,generate_tlast0_carry_i_4_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,in_axis_register_inst_n_4}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1
       (.I0(pckt_size_counter_reg[9]),
        .I1(pckt_size_reg_early[9]),
        .I2(pckt_size_counter_reg[10]),
        .I3(pckt_size_reg_early[10]),
        .I4(pckt_size_reg_early[11]),
        .I5(pckt_size_counter_reg[11]),
        .O(generate_tlast0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2
       (.I0(pckt_size_counter_reg[6]),
        .I1(pckt_size_reg_early[6]),
        .I2(pckt_size_counter_reg[7]),
        .I3(pckt_size_reg_early[7]),
        .I4(pckt_size_reg_early[8]),
        .I5(pckt_size_counter_reg[8]),
        .O(generate_tlast0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3
       (.I0(pckt_size_counter_reg[3]),
        .I1(pckt_size_reg_early[3]),
        .I2(pckt_size_counter_reg[4]),
        .I3(pckt_size_reg_early[4]),
        .I4(pckt_size_reg_early[5]),
        .I5(pckt_size_counter_reg[5]),
        .O(generate_tlast0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4
       (.I0(pckt_size_counter_reg[0]),
        .I1(pckt_size_reg_early[0]),
        .I2(pckt_size_counter_reg[1]),
        .I3(pckt_size_reg_early[1]),
        .I4(pckt_size_reg_early[2]),
        .I5(pckt_size_counter_reg[2]),
        .O(generate_tlast0_carry_i_4_n_0));
  design_1_KanLayerInst_0_0_axis_register_44 in_axis_register_inst
       (.CO(CO),
        .Q(Q),
        .S(in_axis_register_inst_n_4),
        .core_clk(core_clk),
        .generate_tlast0_carry__0(pckt_size_reg_early[12]),
        .generate_tlast0_carry__0_0(pckt_size_counter_reg[12]),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .s_axis_t_tready_int_16(s_axis_t_tready_int_16),
        .s_axis_tlast_int(s_axis_tlast_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .store_t(store_t),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_busy_i_2
       (.I0(\fsm_state[0]_i_1_n_0 ),
        .I1(\fsm_state[1]_i_1_n_0 ),
        .O(operation_busy_i_2_n_0));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_busy_i_2_n_0),
        .Q(operation_busy_bus),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_error_i_1
       (.I0(\fsm_state[1]_i_1_n_0 ),
        .I1(\fsm_state[0]_i_1_n_0 ),
        .O(operation_error_i_1_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_error_i_1_n_0),
        .Q(operation_error_bus),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(pckt_size_counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[4:1]),
        .S(pckt_size_counter_reg[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[8:5]),
        .S(pckt_size_counter_reg[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED[3],pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(pckt_size_counter_reg0[12:9]),
        .S(pckt_size_counter_reg[12:9]));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1 
       (.I0(pckt_size_counter_reg[0]),
        .O(\pckt_size_counter_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h54441111)) 
    \pckt_size_counter_reg[12]_i_1 
       (.I0(Q),
        .I1(\fsm_state[1]_i_1_n_0 ),
        .I2(CO),
        .I3(temp_m_axis_tvalid_next1_out),
        .I4(\fsm_state[0]_i_1_n_0 ),
        .O(\pckt_size_counter_reg[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00CB)) 
    \pckt_size_counter_reg[12]_i_2 
       (.I0(temp_m_axis_tvalid_next1_out),
        .I1(\fsm_state[0]_i_1_n_0 ),
        .I2(\fsm_state[1]_i_1_n_0 ),
        .I3(Q),
        .O(pckt_size_counter_reg_1));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(\pckt_size_counter_reg[0]_i_1_n_0 ),
        .Q(pckt_size_counter_reg[0]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[10]),
        .Q(pckt_size_counter_reg[10]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[11]),
        .Q(pckt_size_counter_reg[11]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[12]),
        .Q(pckt_size_counter_reg[12]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[1]),
        .Q(pckt_size_counter_reg[1]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[2]),
        .Q(pckt_size_counter_reg[2]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[3]),
        .Q(pckt_size_counter_reg[3]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[4]),
        .Q(pckt_size_counter_reg[4]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[5]),
        .Q(pckt_size_counter_reg[5]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[6]),
        .Q(pckt_size_counter_reg[6]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[7]),
        .Q(pckt_size_counter_reg[7]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[8]),
        .Q(pckt_size_counter_reg[8]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg_1),
        .D(pckt_size_counter_reg0[9]),
        .Q(pckt_size_counter_reg[9]),
        .R(\pckt_size_counter_reg[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[0]_i_1 
       (.I0(pckt_size[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h000000BF)) 
    \pckt_size_reg_early[12]_i_1 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(\fsm_state[0]_i_1_n_0 ),
        .I3(\fsm_state[1]_i_1_n_0 ),
        .I4(Q),
        .O(pckt_size_reg_early_0));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_3 
       (.I0(pckt_size[11]),
        .O(\pckt_size_reg_early[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_4 
       (.I0(pckt_size[10]),
        .O(\pckt_size_reg_early[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[12]_i_5 
       (.I0(pckt_size[9]),
        .O(\pckt_size_reg_early[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_2 
       (.I0(pckt_size[4]),
        .O(\pckt_size_reg_early[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_3 
       (.I0(pckt_size[3]),
        .O(\pckt_size_reg_early[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_4 
       (.I0(pckt_size[2]),
        .O(\pckt_size_reg_early[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[4]_i_5 
       (.I0(pckt_size[1]),
        .O(\pckt_size_reg_early[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_2 
       (.I0(pckt_size[8]),
        .O(\pckt_size_reg_early[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_3 
       (.I0(pckt_size[7]),
        .O(\pckt_size_reg_early[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_4 
       (.I0(pckt_size[6]),
        .O(\pckt_size_reg_early[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_reg_early[8]_i_5 
       (.I0(pckt_size[5]),
        .O(\pckt_size_reg_early[8]_i_5_n_0 ));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[0]),
        .Q(pckt_size_reg_early[0]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[10]),
        .Q(pckt_size_reg_early[10]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[11]),
        .Q(pckt_size_reg_early[11]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[12]),
        .Q(pckt_size_reg_early[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[12]_i_2 
       (.CI(\pckt_size_reg_early_reg[8]_i_1_n_0 ),
        .CO({\NLW_pckt_size_reg_early_reg[12]_i_2_CO_UNCONNECTED [3],\pckt_size_reg_early_reg[12]_i_2_n_1 ,\pckt_size_reg_early_reg[12]_i_2_n_2 ,\pckt_size_reg_early_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,pckt_size[11:9]}),
        .O(D[12:9]),
        .S({pckt_size[12],\pckt_size_reg_early[12]_i_3_n_0 ,\pckt_size_reg_early[12]_i_4_n_0 ,\pckt_size_reg_early[12]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[1]),
        .Q(pckt_size_reg_early[1]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[2]),
        .Q(pckt_size_reg_early[2]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[3]),
        .Q(pckt_size_reg_early[3]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[4]),
        .Q(pckt_size_reg_early[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\pckt_size_reg_early_reg[4]_i_1_n_0 ,\pckt_size_reg_early_reg[4]_i_1_n_1 ,\pckt_size_reg_early_reg[4]_i_1_n_2 ,\pckt_size_reg_early_reg[4]_i_1_n_3 }),
        .CYINIT(pckt_size[0]),
        .DI(pckt_size[4:1]),
        .O(D[4:1]),
        .S({\pckt_size_reg_early[4]_i_2_n_0 ,\pckt_size_reg_early[4]_i_3_n_0 ,\pckt_size_reg_early[4]_i_4_n_0 ,\pckt_size_reg_early[4]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[5]),
        .Q(pckt_size_reg_early[5]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[6]),
        .Q(pckt_size_reg_early[6]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[7]),
        .Q(pckt_size_reg_early[7]),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[8]),
        .Q(pckt_size_reg_early[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \pckt_size_reg_early_reg[8]_i_1 
       (.CI(\pckt_size_reg_early_reg[4]_i_1_n_0 ),
        .CO({\pckt_size_reg_early_reg[8]_i_1_n_0 ,\pckt_size_reg_early_reg[8]_i_1_n_1 ,\pckt_size_reg_early_reg[8]_i_1_n_2 ,\pckt_size_reg_early_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(pckt_size[8:5]),
        .O(D[8:5]),
        .S({\pckt_size_reg_early[8]_i_2_n_0 ,\pckt_size_reg_early[8]_i_3_n_0 ,\pckt_size_reg_early[8]_i_4_n_0 ,\pckt_size_reg_early[8]_i_5_n_0 }));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early_0),
        .D(D[9]),
        .Q(pckt_size_reg_early[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module design_1_KanLayerInst_0_0_AxisPacketSplitter_38
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_3,
    int_aps_wght_m_axis_tdata,
    p_0_in,
    core_clk,
    Q,
    s_axis_tready_early_6,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_next1_out_9,
    s_axis_t_tready_int_14,
    store_u_15,
    \temp_m_axis_tdata_reg_reg[15] ,
    int_spl_wght_m_axis_tlast,
    \fsm_state_reg[1]_0 ,
    operation_start,
    \fsm_state_reg[0]_0 ,
    \fsm_state_reg[0]_1 ,
    D);
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_3;
  output [15:0]int_aps_wght_m_axis_tdata;
  input p_0_in;
  input core_clk;
  input [0:0]Q;
  input s_axis_tready_early_6;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_next1_out_9;
  input s_axis_t_tready_int_14;
  input store_u_15;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input [0:0]int_spl_wght_m_axis_tlast;
  input \fsm_state_reg[1]_0 ;
  input operation_start;
  input \fsm_state_reg[0]_0 ;
  input \fsm_state_reg[0]_1 ;
  input [12:0]D;

  wire [12:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[0]_i_1__0_n_0 ;
  wire \fsm_state[1]_i_1__0_n_0 ;
  wire \fsm_state_reg[0]_0 ;
  wire \fsm_state_reg[0]_1 ;
  wire \fsm_state_reg[1]_0 ;
  wire generate_tlast0__5;
  wire generate_tlast0_carry__0_i_1__0_n_0;
  wire generate_tlast0_carry_i_1__0_n_0;
  wire generate_tlast0_carry_i_2__0_n_0;
  wire generate_tlast0_carry_i_3__0_n_0;
  wire generate_tlast0_carry_i_4__0_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1_n_0;
  wire operation_error_i_1__0_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_start;
  wire p_0_in;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__0_n_0 ;
  wire \pckt_size_counter_reg[12]_i_1__0_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_14;
  wire s_axis_tready_early_6;
  wire s_axis_tready_reg_reg;
  wire store_u_15;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_next1_out_9;
  wire temp_m_axis_tvalid_reg_3;
  wire temp_m_axis_tvalid_reg_reg;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:1]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAA000000FC00AA00)) 
    \fsm_state[0]_i_1__0 
       (.I0(operation_start),
        .I1(\fsm_state_reg[0]_0 ),
        .I2(generate_tlast0__5),
        .I3(\fsm_state_reg[0]_1 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(\fsm_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \fsm_state[1]_i_1__0 
       (.I0(temp_m_axis_tvalid_next1_out_9),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(fsm_state[0]),
        .I3(fsm_state[1]),
        .I4(Q),
        .I5(\fsm_state_reg[1]_0 ),
        .O(\fsm_state[1]_i_1__0_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__0_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__0_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__0_n_0,generate_tlast0_carry_i_2__0_n_0,generate_tlast0_carry_i_3__0_n_0,generate_tlast0_carry_i_4__0_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3:1],generate_tlast0__5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,generate_tlast0_carry__0_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__0
       (.I0(\pckt_size_reg_early_reg_n_0_[12] ),
        .I1(\pckt_size_counter_reg_reg_n_0_[12] ),
        .O(generate_tlast0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I1(\pckt_size_reg_early_reg_n_0_[9] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I3(\pckt_size_reg_early_reg_n_0_[10] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I1(\pckt_size_reg_early_reg_n_0_[6] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I3(\pckt_size_reg_early_reg_n_0_[7] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I1(\pckt_size_reg_early_reg_n_0_[3] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I3(\pckt_size_reg_early_reg_n_0_[4] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__0
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I1(\pckt_size_reg_early_reg_n_0_[0] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I3(\pckt_size_reg_early_reg_n_0_[1] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__0_n_0));
  design_1_KanLayerInst_0_0_axis_register_43 in_axis_register_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .s_axis_t_tready_int_14(s_axis_t_tready_int_14),
        .s_axis_tready_early_6(s_axis_tready_early_6),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .store_u_15(store_u_15),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_3(temp_m_axis_tvalid_reg_3),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_busy_i_1
       (.I0(\fsm_state[0]_i_1__0_n_0 ),
        .I1(\fsm_state[1]_i_1__0_n_0 ),
        .O(operation_busy_i_1_n_0));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_busy_i_1_n_0),
        .Q(operation_busy_bus),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_error_i_1__0
       (.I0(\fsm_state[1]_i_1__0_n_0 ),
        .I1(\fsm_state[0]_i_1__0_n_0 ),
        .O(operation_error_i_1__0_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_error_i_1__0_n_0),
        .Q(operation_error_reg_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED[3],pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__0 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h54441111)) 
    \pckt_size_counter_reg[12]_i_1__0 
       (.I0(Q),
        .I1(\fsm_state[1]_i_1__0_n_0 ),
        .I2(generate_tlast0__5),
        .I3(temp_m_axis_tvalid_next1_out_9),
        .I4(\fsm_state[0]_i_1__0_n_0 ),
        .O(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h00CB)) 
    \pckt_size_counter_reg[12]_i_2__0 
       (.I0(temp_m_axis_tvalid_next1_out_9),
        .I1(\fsm_state[0]_i_1__0_n_0 ),
        .I2(\fsm_state[1]_i_1__0_n_0 ),
        .I3(Q),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__0_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h000000BF)) 
    \pckt_size_reg_early[12]_i_1__0 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(\fsm_state[0]_i_1__0_n_0 ),
        .I3(\fsm_state[1]_i_1__0_n_0 ),
        .I4(Q),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module design_1_KanLayerInst_0_0_AxisPacketSplitter_39
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_4,
    int_aps_wght_m_axis_tdata,
    p_0_in,
    core_clk,
    Q,
    s_axis_tready_early_7,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_next1_out_10,
    s_axis_t_tready_int_12,
    store_u_13,
    \temp_m_axis_tdata_reg_reg[15] ,
    int_spl_wght_m_axis_tlast,
    \fsm_state_reg[1]_0 ,
    operation_start,
    \fsm_state_reg[0]_0 ,
    \fsm_state_reg[0]_1 ,
    D);
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_4;
  output [15:0]int_aps_wght_m_axis_tdata;
  input p_0_in;
  input core_clk;
  input [0:0]Q;
  input s_axis_tready_early_7;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_next1_out_10;
  input s_axis_t_tready_int_12;
  input store_u_13;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input [0:0]int_spl_wght_m_axis_tlast;
  input \fsm_state_reg[1]_0 ;
  input operation_start;
  input \fsm_state_reg[0]_0 ;
  input \fsm_state_reg[0]_1 ;
  input [12:0]D;

  wire [12:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[0]_i_1__1_n_0 ;
  wire \fsm_state[1]_i_1__1_n_0 ;
  wire \fsm_state_reg[0]_0 ;
  wire \fsm_state_reg[0]_1 ;
  wire \fsm_state_reg[1]_0 ;
  wire generate_tlast0__5;
  wire generate_tlast0_carry__0_i_1__1_n_0;
  wire generate_tlast0_carry_i_1__1_n_0;
  wire generate_tlast0_carry_i_2__1_n_0;
  wire generate_tlast0_carry_i_3__1_n_0;
  wire generate_tlast0_carry_i_4__1_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__0_n_0;
  wire operation_error_i_1__1_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_start;
  wire p_0_in;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__1_n_0 ;
  wire \pckt_size_counter_reg[12]_i_1__1_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int_12;
  wire s_axis_tready_early_7;
  wire s_axis_tready_reg_reg;
  wire store_u_13;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_next1_out_10;
  wire temp_m_axis_tvalid_reg_4;
  wire temp_m_axis_tvalid_reg_reg;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:1]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAA000000FC00AA00)) 
    \fsm_state[0]_i_1__1 
       (.I0(operation_start),
        .I1(\fsm_state_reg[0]_0 ),
        .I2(generate_tlast0__5),
        .I3(\fsm_state_reg[0]_1 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(\fsm_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \fsm_state[1]_i_1__1 
       (.I0(temp_m_axis_tvalid_next1_out_10),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(fsm_state[0]),
        .I3(fsm_state[1]),
        .I4(Q),
        .I5(\fsm_state_reg[1]_0 ),
        .O(\fsm_state[1]_i_1__1_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__1_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__1_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__1_n_0,generate_tlast0_carry_i_2__1_n_0,generate_tlast0_carry_i_3__1_n_0,generate_tlast0_carry_i_4__1_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3:1],generate_tlast0__5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,generate_tlast0_carry__0_i_1__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__1
       (.I0(\pckt_size_reg_early_reg_n_0_[12] ),
        .I1(\pckt_size_counter_reg_reg_n_0_[12] ),
        .O(generate_tlast0_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I1(\pckt_size_reg_early_reg_n_0_[9] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I3(\pckt_size_reg_early_reg_n_0_[10] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I1(\pckt_size_reg_early_reg_n_0_[6] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I3(\pckt_size_reg_early_reg_n_0_[7] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I1(\pckt_size_reg_early_reg_n_0_[3] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I3(\pckt_size_reg_early_reg_n_0_[4] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__1
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I1(\pckt_size_reg_early_reg_n_0_[0] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I3(\pckt_size_reg_early_reg_n_0_[1] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__1_n_0));
  design_1_KanLayerInst_0_0_axis_register_42 in_axis_register_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .s_axis_t_tready_int_12(s_axis_t_tready_int_12),
        .s_axis_tready_early_7(s_axis_tready_early_7),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .store_u_13(store_u_13),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_4(temp_m_axis_tvalid_reg_4),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_busy_i_1__0
       (.I0(\fsm_state[0]_i_1__1_n_0 ),
        .I1(\fsm_state[1]_i_1__1_n_0 ),
        .O(operation_busy_i_1__0_n_0));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_busy_i_1__0_n_0),
        .Q(operation_busy_bus),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_error_i_1__1
       (.I0(\fsm_state[1]_i_1__1_n_0 ),
        .I1(\fsm_state[0]_i_1__1_n_0 ),
        .O(operation_error_i_1__1_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_error_i_1__1_n_0),
        .Q(operation_error_reg_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED[3],pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__1 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h54441111)) 
    \pckt_size_counter_reg[12]_i_1__1 
       (.I0(Q),
        .I1(\fsm_state[1]_i_1__1_n_0 ),
        .I2(generate_tlast0__5),
        .I3(temp_m_axis_tvalid_next1_out_10),
        .I4(\fsm_state[0]_i_1__1_n_0 ),
        .O(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h00CB)) 
    \pckt_size_counter_reg[12]_i_2__1 
       (.I0(temp_m_axis_tvalid_next1_out_10),
        .I1(\fsm_state[0]_i_1__1_n_0 ),
        .I2(\fsm_state[1]_i_1__1_n_0 ),
        .I3(Q),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__1_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[12]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h000000BF)) 
    \pckt_size_reg_early[12]_i_1__1 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(\fsm_state[0]_i_1__1_n_0 ),
        .I3(\fsm_state[1]_i_1__1_n_0 ),
        .I4(Q),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisPacketSplitter" *) 
module design_1_KanLayerInst_0_0_AxisPacketSplitter_40
   (operation_busy_bus,
    s_axis_tready_reg_reg,
    operation_error_reg_0,
    m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_reg_5,
    operation_error_reg_1,
    int_aps_wght_m_axis_tdata,
    p_0_in,
    core_clk,
    Q,
    s_axis_tready_early_8,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg,
    temp_m_axis_tvalid_next1_out_11,
    s_axis_t_tready_int,
    store_u,
    \temp_m_axis_tdata_reg_reg[15] ,
    int_spl_wght_m_axis_tlast,
    \fsm_state_reg[1]_0 ,
    operation_start,
    \fsm_state_reg[0]_0 ,
    \fsm_state_reg[0]_1 ,
    operation_error_bus,
    D);
  output [0:0]operation_busy_bus;
  output s_axis_tready_reg_reg;
  output [0:0]operation_error_reg_0;
  output m_axis_tvalid_reg_reg;
  output temp_m_axis_tvalid_reg_5;
  output operation_error_reg_1;
  output [15:0]int_aps_wght_m_axis_tdata;
  input p_0_in;
  input core_clk;
  input [0:0]Q;
  input s_axis_tready_early_8;
  input m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg;
  input temp_m_axis_tvalid_next1_out_11;
  input s_axis_t_tready_int;
  input store_u;
  input [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  input [0:0]int_spl_wght_m_axis_tlast;
  input \fsm_state_reg[1]_0 ;
  input operation_start;
  input \fsm_state_reg[0]_0 ;
  input \fsm_state_reg[0]_1 ;
  input [2:0]operation_error_bus;
  input [12:0]D;

  wire [12:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [1:0]fsm_state;
  wire \fsm_state[0]_i_1__2_n_0 ;
  wire \fsm_state[1]_i_1__2_n_0 ;
  wire \fsm_state_reg[0]_0 ;
  wire \fsm_state_reg[0]_1 ;
  wire \fsm_state_reg[1]_0 ;
  wire generate_tlast0__5;
  wire generate_tlast0_carry__0_i_1__2_n_0;
  wire generate_tlast0_carry_i_1__2_n_0;
  wire generate_tlast0_carry_i_2__2_n_0;
  wire generate_tlast0_carry_i_3__2_n_0;
  wire generate_tlast0_carry_i_4__2_n_0;
  wire generate_tlast0_carry_n_0;
  wire generate_tlast0_carry_n_1;
  wire generate_tlast0_carry_n_2;
  wire generate_tlast0_carry_n_3;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire [0:0]operation_busy_bus;
  wire operation_busy_i_1__1_n_0;
  wire [2:0]operation_error_bus;
  wire operation_error_i_1__2_n_0;
  wire [0:0]operation_error_reg_0;
  wire operation_error_reg_1;
  wire operation_start;
  wire p_0_in;
  wire pckt_size_counter_reg;
  wire pckt_size_counter_reg0_carry__0_n_0;
  wire pckt_size_counter_reg0_carry__0_n_1;
  wire pckt_size_counter_reg0_carry__0_n_2;
  wire pckt_size_counter_reg0_carry__0_n_3;
  wire pckt_size_counter_reg0_carry__0_n_4;
  wire pckt_size_counter_reg0_carry__0_n_5;
  wire pckt_size_counter_reg0_carry__0_n_6;
  wire pckt_size_counter_reg0_carry__0_n_7;
  wire pckt_size_counter_reg0_carry__1_n_1;
  wire pckt_size_counter_reg0_carry__1_n_2;
  wire pckt_size_counter_reg0_carry__1_n_3;
  wire pckt_size_counter_reg0_carry__1_n_4;
  wire pckt_size_counter_reg0_carry__1_n_5;
  wire pckt_size_counter_reg0_carry__1_n_6;
  wire pckt_size_counter_reg0_carry__1_n_7;
  wire pckt_size_counter_reg0_carry_n_0;
  wire pckt_size_counter_reg0_carry_n_1;
  wire pckt_size_counter_reg0_carry_n_2;
  wire pckt_size_counter_reg0_carry_n_3;
  wire pckt_size_counter_reg0_carry_n_4;
  wire pckt_size_counter_reg0_carry_n_5;
  wire pckt_size_counter_reg0_carry_n_6;
  wire pckt_size_counter_reg0_carry_n_7;
  wire \pckt_size_counter_reg[0]_i_1__2_n_0 ;
  wire \pckt_size_counter_reg[12]_i_1__2_n_0 ;
  wire \pckt_size_counter_reg_reg_n_0_[0] ;
  wire \pckt_size_counter_reg_reg_n_0_[10] ;
  wire \pckt_size_counter_reg_reg_n_0_[11] ;
  wire \pckt_size_counter_reg_reg_n_0_[12] ;
  wire \pckt_size_counter_reg_reg_n_0_[1] ;
  wire \pckt_size_counter_reg_reg_n_0_[2] ;
  wire \pckt_size_counter_reg_reg_n_0_[3] ;
  wire \pckt_size_counter_reg_reg_n_0_[4] ;
  wire \pckt_size_counter_reg_reg_n_0_[5] ;
  wire \pckt_size_counter_reg_reg_n_0_[6] ;
  wire \pckt_size_counter_reg_reg_n_0_[7] ;
  wire \pckt_size_counter_reg_reg_n_0_[8] ;
  wire \pckt_size_counter_reg_reg_n_0_[9] ;
  wire pckt_size_reg_early;
  wire \pckt_size_reg_early_reg_n_0_[0] ;
  wire \pckt_size_reg_early_reg_n_0_[10] ;
  wire \pckt_size_reg_early_reg_n_0_[11] ;
  wire \pckt_size_reg_early_reg_n_0_[12] ;
  wire \pckt_size_reg_early_reg_n_0_[1] ;
  wire \pckt_size_reg_early_reg_n_0_[2] ;
  wire \pckt_size_reg_early_reg_n_0_[3] ;
  wire \pckt_size_reg_early_reg_n_0_[4] ;
  wire \pckt_size_reg_early_reg_n_0_[5] ;
  wire \pckt_size_reg_early_reg_n_0_[6] ;
  wire \pckt_size_reg_early_reg_n_0_[7] ;
  wire \pckt_size_reg_early_reg_n_0_[8] ;
  wire \pckt_size_reg_early_reg_n_0_[9] ;
  wire s_axis_t_tready_int;
  wire s_axis_tready_early_8;
  wire s_axis_tready_reg_reg;
  wire store_u;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_next1_out_11;
  wire temp_m_axis_tvalid_reg_5;
  wire temp_m_axis_tvalid_reg_reg;
  wire [3:0]NLW_generate_tlast0_carry_O_UNCONNECTED;
  wire [3:1]NLW_generate_tlast0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_generate_tlast0_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAA000000FC00AA00)) 
    \fsm_state[0]_i_1__2 
       (.I0(operation_start),
        .I1(\fsm_state_reg[0]_0 ),
        .I2(generate_tlast0__5),
        .I3(\fsm_state_reg[0]_1 ),
        .I4(fsm_state[0]),
        .I5(fsm_state[1]),
        .O(\fsm_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000080)) 
    \fsm_state[1]_i_1__2 
       (.I0(temp_m_axis_tvalid_next1_out_11),
        .I1(int_spl_wght_m_axis_tlast),
        .I2(fsm_state[0]),
        .I3(fsm_state[1]),
        .I4(Q),
        .I5(\fsm_state_reg[1]_0 ),
        .O(\fsm_state[1]_i_1__2_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[0]_i_1__2_n_0 ),
        .Q(fsm_state[0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state[1]_i_1__2_n_0 ),
        .Q(fsm_state[1]),
        .R(Q));
  CARRY4 generate_tlast0_carry
       (.CI(1'b0),
        .CO({generate_tlast0_carry_n_0,generate_tlast0_carry_n_1,generate_tlast0_carry_n_2,generate_tlast0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry_O_UNCONNECTED[3:0]),
        .S({generate_tlast0_carry_i_1__2_n_0,generate_tlast0_carry_i_2__2_n_0,generate_tlast0_carry_i_3__2_n_0,generate_tlast0_carry_i_4__2_n_0}));
  CARRY4 generate_tlast0_carry__0
       (.CI(generate_tlast0_carry_n_0),
        .CO({NLW_generate_tlast0_carry__0_CO_UNCONNECTED[3:1],generate_tlast0__5}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_generate_tlast0_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,generate_tlast0_carry__0_i_1__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1__2
       (.I0(\pckt_size_reg_early_reg_n_0_[12] ),
        .I1(\pckt_size_counter_reg_reg_n_0_[12] ),
        .O(generate_tlast0_carry__0_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_1__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[9] ),
        .I1(\pckt_size_reg_early_reg_n_0_[9] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[10] ),
        .I3(\pckt_size_reg_early_reg_n_0_[10] ),
        .I4(\pckt_size_reg_early_reg_n_0_[11] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[11] ),
        .O(generate_tlast0_carry_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_2__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[6] ),
        .I1(\pckt_size_reg_early_reg_n_0_[6] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[7] ),
        .I3(\pckt_size_reg_early_reg_n_0_[7] ),
        .I4(\pckt_size_reg_early_reg_n_0_[8] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[8] ),
        .O(generate_tlast0_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_3__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[3] ),
        .I1(\pckt_size_reg_early_reg_n_0_[3] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[4] ),
        .I3(\pckt_size_reg_early_reg_n_0_[4] ),
        .I4(\pckt_size_reg_early_reg_n_0_[5] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[5] ),
        .O(generate_tlast0_carry_i_3__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    generate_tlast0_carry_i_4__2
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .I1(\pckt_size_reg_early_reg_n_0_[0] ),
        .I2(\pckt_size_counter_reg_reg_n_0_[1] ),
        .I3(\pckt_size_reg_early_reg_n_0_[1] ),
        .I4(\pckt_size_reg_early_reg_n_0_[2] ),
        .I5(\pckt_size_counter_reg_reg_n_0_[2] ),
        .O(generate_tlast0_carry_i_4__2_n_0));
  design_1_KanLayerInst_0_0_axis_register_41 in_axis_register_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .s_axis_t_tready_int(s_axis_t_tready_int),
        .s_axis_tready_early_8(s_axis_tready_early_8),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .store_u(store_u),
        .\temp_m_axis_tdata_reg_reg[15]_0 (\temp_m_axis_tdata_reg_reg[15] ),
        .temp_m_axis_tvalid_reg_5(temp_m_axis_tvalid_reg_5),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \multi_channel_genblock.operation_error_reg_reduced_i_1 
       (.I0(operation_error_reg_0),
        .I1(operation_error_bus[2]),
        .I2(operation_error_bus[1]),
        .I3(operation_error_bus[0]),
        .O(operation_error_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_busy_i_1__1
       (.I0(\fsm_state[0]_i_1__2_n_0 ),
        .I1(\fsm_state[1]_i_1__2_n_0 ),
        .O(operation_busy_i_1__1_n_0));
  FDRE operation_busy_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_busy_i_1__1_n_0),
        .Q(operation_busy_bus),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h2)) 
    operation_error_i_1__2
       (.I0(\fsm_state[1]_i_1__2_n_0 ),
        .I1(\fsm_state[0]_i_1__2_n_0 ),
        .O(operation_error_i_1__2_n_0));
  FDRE operation_error_reg
       (.C(core_clk),
        .CE(p_0_in),
        .D(operation_error_i_1__2_n_0),
        .Q(operation_error_reg_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry
       (.CI(1'b0),
        .CO({pckt_size_counter_reg0_carry_n_0,pckt_size_counter_reg0_carry_n_1,pckt_size_counter_reg0_carry_n_2,pckt_size_counter_reg0_carry_n_3}),
        .CYINIT(\pckt_size_counter_reg_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry_n_4,pckt_size_counter_reg0_carry_n_5,pckt_size_counter_reg0_carry_n_6,pckt_size_counter_reg0_carry_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[4] ,\pckt_size_counter_reg_reg_n_0_[3] ,\pckt_size_counter_reg_reg_n_0_[2] ,\pckt_size_counter_reg_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__0
       (.CI(pckt_size_counter_reg0_carry_n_0),
        .CO({pckt_size_counter_reg0_carry__0_n_0,pckt_size_counter_reg0_carry__0_n_1,pckt_size_counter_reg0_carry__0_n_2,pckt_size_counter_reg0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__0_n_4,pckt_size_counter_reg0_carry__0_n_5,pckt_size_counter_reg0_carry__0_n_6,pckt_size_counter_reg0_carry__0_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[8] ,\pckt_size_counter_reg_reg_n_0_[7] ,\pckt_size_counter_reg_reg_n_0_[6] ,\pckt_size_counter_reg_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 pckt_size_counter_reg0_carry__1
       (.CI(pckt_size_counter_reg0_carry__0_n_0),
        .CO({NLW_pckt_size_counter_reg0_carry__1_CO_UNCONNECTED[3],pckt_size_counter_reg0_carry__1_n_1,pckt_size_counter_reg0_carry__1_n_2,pckt_size_counter_reg0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({pckt_size_counter_reg0_carry__1_n_4,pckt_size_counter_reg0_carry__1_n_5,pckt_size_counter_reg0_carry__1_n_6,pckt_size_counter_reg0_carry__1_n_7}),
        .S({\pckt_size_counter_reg_reg_n_0_[12] ,\pckt_size_counter_reg_reg_n_0_[11] ,\pckt_size_counter_reg_reg_n_0_[10] ,\pckt_size_counter_reg_reg_n_0_[9] }));
  LUT1 #(
    .INIT(2'h1)) 
    \pckt_size_counter_reg[0]_i_1__2 
       (.I0(\pckt_size_counter_reg_reg_n_0_[0] ),
        .O(\pckt_size_counter_reg[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h54441111)) 
    \pckt_size_counter_reg[12]_i_1__2 
       (.I0(Q),
        .I1(\fsm_state[1]_i_1__2_n_0 ),
        .I2(generate_tlast0__5),
        .I3(temp_m_axis_tvalid_next1_out_11),
        .I4(\fsm_state[0]_i_1__2_n_0 ),
        .O(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h00CB)) 
    \pckt_size_counter_reg[12]_i_2__2 
       (.I0(temp_m_axis_tvalid_next1_out_11),
        .I1(\fsm_state[0]_i_1__2_n_0 ),
        .I2(\fsm_state[1]_i_1__2_n_0 ),
        .I3(Q),
        .O(pckt_size_counter_reg));
  FDRE \pckt_size_counter_reg_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(\pckt_size_counter_reg[0]_i_1__2_n_0 ),
        .Q(\pckt_size_counter_reg_reg_n_0_[0] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[10] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[11] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[12] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[1] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[2] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[3] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[4] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[5] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_6),
        .Q(\pckt_size_counter_reg_reg_n_0_[6] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_5),
        .Q(\pckt_size_counter_reg_reg_n_0_[7] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__0_n_4),
        .Q(\pckt_size_counter_reg_reg_n_0_[8] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  FDRE \pckt_size_counter_reg_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_counter_reg),
        .D(pckt_size_counter_reg0_carry__1_n_7),
        .Q(\pckt_size_counter_reg_reg_n_0_[9] ),
        .R(\pckt_size_counter_reg[12]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h000000BF)) 
    \pckt_size_reg_early[12]_i_1__2 
       (.I0(fsm_state[1]),
        .I1(fsm_state[0]),
        .I2(\fsm_state[0]_i_1__2_n_0 ),
        .I3(\fsm_state[1]_i_1__2_n_0 ),
        .I4(Q),
        .O(pckt_size_reg_early));
  FDRE \pckt_size_reg_early_reg[0] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[0]),
        .Q(\pckt_size_reg_early_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[10] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[10]),
        .Q(\pckt_size_reg_early_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[11] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[11]),
        .Q(\pckt_size_reg_early_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[12] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[12]),
        .Q(\pckt_size_reg_early_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[1] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[1]),
        .Q(\pckt_size_reg_early_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[2] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[2]),
        .Q(\pckt_size_reg_early_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[3] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[3]),
        .Q(\pckt_size_reg_early_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[4] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[4]),
        .Q(\pckt_size_reg_early_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[5] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[5]),
        .Q(\pckt_size_reg_early_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[6] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[6]),
        .Q(\pckt_size_reg_early_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[7] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[7]),
        .Q(\pckt_size_reg_early_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[8] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[8]),
        .Q(\pckt_size_reg_early_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \pckt_size_reg_early_reg[9] 
       (.C(core_clk),
        .CE(pckt_size_reg_early),
        .D(D[9]),
        .Q(\pckt_size_reg_early_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "AxisRom" *) 
module design_1_KanLayerInst_0_0_AxisRom
   (scaled_diff_axis_data_tready,
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ,
    int_axis_act_func_tlast,
    Q,
    core_clk,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ,
    s_axis_l_tready_int,
    scaled_diff_axis_data_tvalid,
    scaled_diff_axis_data_tlast,
    int_axis_act_func_tready);
  output [0:0]scaled_diff_axis_data_tready;
  output \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  output [0:0]int_axis_act_func_tlast;
  input [0:0]Q;
  input core_clk;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ;
  input s_axis_l_tready_int;
  input [0:0]scaled_diff_axis_data_tvalid;
  input [0:0]scaled_diff_axis_data_tlast;
  input [0:0]int_axis_act_func_tready;

  wire [0:0]Q;
  wire core_clk;
  wire [0:0]int_axis_act_func_tlast;
  wire [0:0]int_axis_act_func_tready;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ;
  wire \register_genblock[0].skid_buffer_genblock.s_axis_tready_early ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ;
  wire s_axis_l_tready_int;
  wire [0:0]scaled_diff_axis_data_tlast;
  wire [0:0]scaled_diff_axis_data_tready;
  wire [0:0]scaled_diff_axis_data_tvalid;

  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1 
       (.I0(scaled_diff_axis_data_tlast),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(scaled_diff_axis_data_tready),
        .I4(int_axis_act_func_tready),
        .I5(int_axis_act_func_tlast),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_1_n_0 ),
        .Q(int_axis_act_func_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAF0FAF0FAF0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1 
       (.I0(scaled_diff_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(scaled_diff_axis_data_tready),
        .I4(s_axis_l_tready_int),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ),
        .O(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT5 #(
    .INIT(32'h888F8F8F)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_i_1 
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ),
        .I1(s_axis_l_tready_int),
        .I2(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .I3(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I4(scaled_diff_axis_data_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.s_axis_tready_early ),
        .Q(scaled_diff_axis_data_tready),
        .R(Q));
  LUT6 #(
    .INIT(64'hFFBFBFBF00808080)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2 
       (.I0(scaled_diff_axis_data_tlast),
        .I1(scaled_diff_axis_data_tready),
        .I2(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I3(s_axis_l_tready_int),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_1__2_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0BFBFBF00808080)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1 
       (.I0(scaled_diff_axis_data_tvalid),
        .I1(\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 ),
        .I2(scaled_diff_axis_data_tready),
        .I3(s_axis_l_tready_int),
        .I4(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 ),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_1_n_0 ),
        .Q(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "AxisSplitter" *) 
module design_1_KanLayerInst_0_0_AxisSplitter
   (s_axis_tready,
    int_spl_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    int_axis_tvalid,
    E,
    new_transfer,
    s_axis_tlast_int,
    temp_m_axis_tvalid_next1_out,
    m_axis_tlast_reg_reg,
    operation_busy_reg,
    \m_axis_tkeep_reg_reg[1] ,
    temp_m_axis_tvalid_next1_out_0,
    \m_axis_tkeep_reg_reg[1]_0 ,
    \m_axis_tkeep_reg_reg[2] ,
    temp_m_axis_tvalid_next1_out_1,
    \m_axis_tkeep_reg_reg[2]_0 ,
    \m_axis_tkeep_reg_reg[3] ,
    temp_m_axis_tvalid_next1_out_2,
    \m_axis_tkeep_reg_reg[3]_0 ,
    \m_axis_tdata_reg_reg[63] ,
    Q,
    core_clk,
    int_adp_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg_reg,
    m_axis_tvalid_reg_reg,
    int_adp_wght_m_axis_tvalid,
    m_axis_tlast_reg_reg_0,
    m_terminate_frame_reg,
    operation_busy_bus,
    s_axis_tready_int,
    s_axis_tready_int_3,
    s_axis_tready_int_4,
    s_axis_tready_int_5,
    CO,
    SR);
  output s_axis_tready;
  output [0:0]int_spl_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output int_axis_tvalid;
  output [0:0]E;
  output new_transfer;
  output s_axis_tlast_int;
  output temp_m_axis_tvalid_next1_out;
  output m_axis_tlast_reg_reg;
  output operation_busy_reg;
  output \m_axis_tkeep_reg_reg[1] ;
  output temp_m_axis_tvalid_next1_out_0;
  output \m_axis_tkeep_reg_reg[1]_0 ;
  output \m_axis_tkeep_reg_reg[2] ;
  output temp_m_axis_tvalid_next1_out_1;
  output \m_axis_tkeep_reg_reg[2]_0 ;
  output \m_axis_tkeep_reg_reg[3] ;
  output temp_m_axis_tvalid_next1_out_2;
  output \m_axis_tkeep_reg_reg[3]_0 ;
  output [63:0]\m_axis_tdata_reg_reg[63] ;
  input [0:0]Q;
  input core_clk;
  input int_adp_wght_m_axis_tlast;
  input temp_m_axis_tvalid_reg_reg;
  input m_axis_tvalid_reg_reg;
  input int_adp_wght_m_axis_tvalid;
  input [68:0]m_axis_tlast_reg_reg_0;
  input m_terminate_frame_reg;
  input [3:0]operation_busy_bus;
  input s_axis_tready_int;
  input s_axis_tready_int_3;
  input s_axis_tready_int_4;
  input s_axis_tready_int_5;
  input [0:0]CO;
  input [0:0]SR;

  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire core_clk;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tvalid;
  wire int_axis_tvalid;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire [3:0]locked_channels_reg;
  wire [63:0]\m_axis_tdata_reg_reg[63] ;
  wire \m_axis_tkeep_reg_reg[1] ;
  wire \m_axis_tkeep_reg_reg[1]_0 ;
  wire \m_axis_tkeep_reg_reg[2] ;
  wire \m_axis_tkeep_reg_reg[2]_0 ;
  wire \m_axis_tkeep_reg_reg[3] ;
  wire \m_axis_tkeep_reg_reg[3]_0 ;
  wire m_axis_tlast_reg_reg;
  wire [68:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_reg;
  wire m_terminate_frame_reg;
  wire new_transfer;
  wire [3:0]operation_busy_bus;
  wire operation_busy_reg;
  wire [3:0]p_0_in;
  wire s_axis_tlast_int;
  wire s_axis_tready;
  wire s_axis_tready_int;
  wire s_axis_tready_int_3;
  wire s_axis_tready_int_4;
  wire s_axis_tready_int_5;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_next1_out_0;
  wire temp_m_axis_tvalid_next1_out_1;
  wire temp_m_axis_tvalid_next1_out_2;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg;

  design_1_KanLayerInst_0_0_axis_register__parameterized0 in_axis_register_inst
       (.CO(CO),
        .D(p_0_in),
        .E(E),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .int_adp_wght_m_axis_tvalid(int_adp_wght_m_axis_tvalid),
        .\locked_channels_reg_reg[3] (locked_channels_reg),
        .\m_axis_tdata_reg_reg[63]_0 (\m_axis_tdata_reg_reg[63] ),
        .\m_axis_tkeep_reg_reg[1]_0 (new_transfer),
        .\m_axis_tkeep_reg_reg[1]_1 (\m_axis_tkeep_reg_reg[1] ),
        .\m_axis_tkeep_reg_reg[1]_2 (\m_axis_tkeep_reg_reg[1]_0 ),
        .\m_axis_tkeep_reg_reg[2]_0 (\m_axis_tkeep_reg_reg[2] ),
        .\m_axis_tkeep_reg_reg[2]_1 (\m_axis_tkeep_reg_reg[2]_0 ),
        .\m_axis_tkeep_reg_reg[3]_0 (\m_axis_tkeep_reg_reg[3] ),
        .\m_axis_tkeep_reg_reg[3]_1 (\m_axis_tkeep_reg_reg[3]_0 ),
        .m_axis_tlast_reg_reg_0(int_spl_wght_m_axis_tlast),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_2(m_axis_tlast_reg_reg_0),
        .m_axis_tvalid_reg_reg_0(int_axis_tvalid),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg),
        .m_terminate_frame_reg(m_terminate_frame_reg),
        .operation_busy_bus(operation_busy_bus),
        .operation_busy_reg(operation_busy_reg),
        .s_axis_tlast_int(s_axis_tlast_int),
        .s_axis_tready_int(s_axis_tready_int),
        .s_axis_tready_int_3(s_axis_tready_int_3),
        .s_axis_tready_int_4(s_axis_tready_int_4),
        .s_axis_tready_int_5(s_axis_tready_int_5),
        .s_axis_tready_reg_reg_0(s_axis_tready),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_next1_out_0(temp_m_axis_tvalid_next1_out_0),
        .temp_m_axis_tvalid_next1_out_1(temp_m_axis_tvalid_next1_out_1),
        .temp_m_axis_tvalid_next1_out_2(temp_m_axis_tvalid_next1_out_2),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  FDRE \locked_channels_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(locked_channels_reg[0]),
        .R(SR));
  FDRE \locked_channels_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(locked_channels_reg[1]),
        .R(SR));
  FDRE \locked_channels_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(locked_channels_reg[2]),
        .R(SR));
  FDRE \locked_channels_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(locked_channels_reg[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "Bram" *) 
module design_1_KanLayerInst_0_0_Bram
   (douta,
    doutb,
    bram00_ctrl_data_en_0,
    validb,
    bram00_ctrl_data_clk,
    enb,
    bram00_ctrl_data_addr,
    Q,
    DIADI,
    bram00_ctrl_data_we,
    bram00_ctrl_data_en);
  output [15:0]douta;
  output [3:0]doutb;
  output bram00_ctrl_data_en_0;
  output [0:0]validb;
  input bram00_ctrl_data_clk;
  input [0:0]enb;
  input [8:0]bram00_ctrl_data_addr;
  input [7:0]Q;
  input [15:0]DIADI;
  input [1:0]bram00_ctrl_data_we;
  input bram00_ctrl_data_en;

  wire [15:0]DIADI;
  wire [7:0]Q;
  wire [8:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire bram00_ctrl_data_en;
  wire bram00_ctrl_data_en_0;
  wire [1:0]bram00_ctrl_data_we;
  wire [15:0]douta;
  wire [3:0]doutb;
  wire [0:0]enb;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire [0:0]validb;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[0].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,bram00_ctrl_data_addr[8:1],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(bram00_ctrl_data_clk),
        .CLKBWRCLK(bram00_ctrl_data_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO({doutb,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(bram00_ctrl_data_en_0),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA(bram00_ctrl_data_we),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_1__2
       (.I0(bram00_ctrl_data_en),
        .I1(bram00_ctrl_data_addr[0]),
        .O(bram00_ctrl_data_en_0));
  FDRE rdstrobe_b_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(enb),
        .Q(validb),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BramIntrfTranslator" *) 
module design_1_KanLayerInst_0_0_BramIntrfTranslator
   (bram00_ctrl_data_dout,
    bram00_ctrl_data_addr,
    bram00_ctrl_data_clk,
    douta);
  output [31:0]bram00_ctrl_data_dout;
  input [0:0]bram00_ctrl_data_addr;
  input bram00_ctrl_data_clk;
  input [63:0]douta;

  wire [0:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [31:0]bram00_ctrl_data_dout;
  wire [63:0]douta;
  wire [1:1]\target_banks_pipeline_reg[0][1]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[0]_INST_0 
       (.I0(douta[0]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[32]),
        .O(bram00_ctrl_data_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[10]_INST_0 
       (.I0(douta[10]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[42]),
        .O(bram00_ctrl_data_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[11]_INST_0 
       (.I0(douta[11]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[43]),
        .O(bram00_ctrl_data_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[12]_INST_0 
       (.I0(douta[12]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[44]),
        .O(bram00_ctrl_data_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[13]_INST_0 
       (.I0(douta[13]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[45]),
        .O(bram00_ctrl_data_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[14]_INST_0 
       (.I0(douta[14]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[46]),
        .O(bram00_ctrl_data_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[15]_INST_0 
       (.I0(douta[15]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[47]),
        .O(bram00_ctrl_data_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[16]_INST_0 
       (.I0(douta[16]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[48]),
        .O(bram00_ctrl_data_dout[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[17]_INST_0 
       (.I0(douta[17]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[49]),
        .O(bram00_ctrl_data_dout[17]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[18]_INST_0 
       (.I0(douta[18]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[50]),
        .O(bram00_ctrl_data_dout[18]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[19]_INST_0 
       (.I0(douta[19]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[51]),
        .O(bram00_ctrl_data_dout[19]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[1]_INST_0 
       (.I0(douta[1]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[33]),
        .O(bram00_ctrl_data_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[20]_INST_0 
       (.I0(douta[20]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[52]),
        .O(bram00_ctrl_data_dout[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[21]_INST_0 
       (.I0(douta[21]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[53]),
        .O(bram00_ctrl_data_dout[21]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[22]_INST_0 
       (.I0(douta[22]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[54]),
        .O(bram00_ctrl_data_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[23]_INST_0 
       (.I0(douta[23]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[55]),
        .O(bram00_ctrl_data_dout[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[24]_INST_0 
       (.I0(douta[24]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[56]),
        .O(bram00_ctrl_data_dout[24]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[25]_INST_0 
       (.I0(douta[25]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[57]),
        .O(bram00_ctrl_data_dout[25]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[26]_INST_0 
       (.I0(douta[26]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[58]),
        .O(bram00_ctrl_data_dout[26]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[27]_INST_0 
       (.I0(douta[27]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[59]),
        .O(bram00_ctrl_data_dout[27]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[28]_INST_0 
       (.I0(douta[28]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[60]),
        .O(bram00_ctrl_data_dout[28]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[29]_INST_0 
       (.I0(douta[29]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[61]),
        .O(bram00_ctrl_data_dout[29]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[2]_INST_0 
       (.I0(douta[2]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[34]),
        .O(bram00_ctrl_data_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[30]_INST_0 
       (.I0(douta[30]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[62]),
        .O(bram00_ctrl_data_dout[30]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[31]_INST_0 
       (.I0(douta[31]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[63]),
        .O(bram00_ctrl_data_dout[31]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[3]_INST_0 
       (.I0(douta[3]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[35]),
        .O(bram00_ctrl_data_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[4]_INST_0 
       (.I0(douta[4]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[36]),
        .O(bram00_ctrl_data_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[5]_INST_0 
       (.I0(douta[5]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[37]),
        .O(bram00_ctrl_data_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[6]_INST_0 
       (.I0(douta[6]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[38]),
        .O(bram00_ctrl_data_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[7]_INST_0 
       (.I0(douta[7]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[39]),
        .O(bram00_ctrl_data_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[8]_INST_0 
       (.I0(douta[8]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[40]),
        .O(bram00_ctrl_data_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \bram00_ctrl_data_dout[9]_INST_0 
       (.I0(douta[9]),
        .I1(\target_banks_pipeline_reg[0][1]_0 ),
        .I2(douta[41]),
        .O(bram00_ctrl_data_dout[9]));
  FDRE \target_banks_pipeline_reg[0][1][1] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(bram00_ctrl_data_addr),
        .Q(\target_banks_pipeline_reg[0][1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module design_1_KanLayerInst_0_0_BramReadEn
   (ram_reg_0,
    ram_reg_1,
    bram_doutb,
    bram_douta,
    s_axil_scle_rready_0,
    s_axil_scle_awvalid_0,
    s_axil_scle_aclk,
    ADDRARDADDR,
    s_axil_scle_wdata,
    \s_axil_b_rdata_reg_int_reg_reg[12] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[13] ,
    \s_axil_b_rdata_reg_int_reg_reg[14] ,
    \s_axil_b_rdata_reg_int_reg_reg[15] ,
    \s_axil_a_rdata_reg_int_reg_reg[0] ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[1] ,
    \s_axil_a_rdata_reg_int_reg_reg[2] ,
    \s_axil_a_rdata_reg_int_reg_reg[3] ,
    \s_axil_a_rdata_reg_int_reg_reg[4] ,
    \s_axil_a_rdata_reg_int_reg_reg[5] ,
    \s_axil_a_rdata_reg_int_reg_reg[6] ,
    \s_axil_a_rdata_reg_int_reg_reg[7] ,
    \s_axil_a_rdata_reg_int_reg_reg[8] ,
    \s_axil_a_rdata_reg_int_reg_reg[9] ,
    \s_axil_a_rdata_reg_int_reg_reg[10] ,
    \s_axil_a_rdata_reg_int_reg_reg[11] ,
    \s_axil_a_rdata_reg_int_reg_reg[12] ,
    \s_axil_a_rdata_reg_int_reg_reg[13] ,
    \s_axil_a_rdata_reg_int_reg_reg[14] ,
    \s_axil_a_rdata_reg_int_reg_reg[15] ,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_rready,
    s_axil_a_arready_reg_reg,
    s_axil_scle_arvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_awready,
    last_read_a_reg,
    s_axil_scle_bready,
    s_axil_scle_bvalid,
    s_axil_scle_wstrb);
  output [3:0]ram_reg_0;
  output [15:0]ram_reg_1;
  output [3:0]bram_doutb;
  output [15:0]bram_douta;
  output s_axil_scle_rready_0;
  output s_axil_scle_awvalid_0;
  input s_axil_scle_aclk;
  input [2:0]ADDRARDADDR;
  input [15:0]s_axil_scle_wdata;
  input \s_axil_b_rdata_reg_int_reg_reg[12] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13] ;
  input \s_axil_b_rdata_reg_int_reg_reg[14] ;
  input \s_axil_b_rdata_reg_int_reg_reg[15] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1] ;
  input \s_axil_a_rdata_reg_int_reg_reg[2] ;
  input \s_axil_a_rdata_reg_int_reg_reg[3] ;
  input \s_axil_a_rdata_reg_int_reg_reg[4] ;
  input \s_axil_a_rdata_reg_int_reg_reg[5] ;
  input \s_axil_a_rdata_reg_int_reg_reg[6] ;
  input \s_axil_a_rdata_reg_int_reg_reg[7] ;
  input \s_axil_a_rdata_reg_int_reg_reg[8] ;
  input \s_axil_a_rdata_reg_int_reg_reg[9] ;
  input \s_axil_a_rdata_reg_int_reg_reg[10] ;
  input \s_axil_a_rdata_reg_int_reg_reg[11] ;
  input \s_axil_a_rdata_reg_int_reg_reg[12] ;
  input \s_axil_a_rdata_reg_int_reg_reg[13] ;
  input \s_axil_a_rdata_reg_int_reg_reg[14] ;
  input \s_axil_a_rdata_reg_int_reg_reg[15] ;
  input [2:0]s_axil_scle_araddr;
  input [2:0]s_axil_scle_awaddr;
  input s_axil_scle_rready;
  input s_axil_a_arready_reg_reg;
  input s_axil_scle_arvalid;
  input s_axil_a_arready_reg_reg_0;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input s_axil_scle_awready;
  input last_read_a_reg;
  input s_axil_scle_bready;
  input s_axil_scle_bvalid;
  input [1:0]s_axil_scle_wstrb;

  wire [2:0]ADDRARDADDR;
  wire [2:0]addra;
  wire [15:0]bram_douta;
  wire [3:0]bram_doutb;
  wire last_read_a_reg;
  wire [8:0]p_0_in;
  wire [3:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_15;
  wire ram_reg_n_4;
  wire ram_reg_n_5;
  wire ram_reg_n_6;
  wire ram_reg_n_7;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire read_eligible_a;
  wire s_axil_a_arready_reg_reg;
  wire s_axil_a_arready_reg_reg_0;
  wire s_axil_a_awready_reg_i_2__0_n_0;
  wire \s_axil_a_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15] ;
  wire s_axil_scle_aclk;
  wire [2:0]s_axil_scle_araddr;
  wire s_axil_scle_arvalid;
  wire [2:0]s_axil_scle_awaddr;
  wire s_axil_scle_awready;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_awvalid_0;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [15:0]s_axil_scle_wdata;
  wire [1:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_scle_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "1016" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s_axil_scle_aclk),
        .CLKBWRCLK(s_axil_scle_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axil_scle_wdata),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({ram_reg_0,ram_reg_n_4,ram_reg_n_5,ram_reg_n_6,ram_reg_n_7,ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_n_15}),
        .DOBDO(ram_reg_1),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,p_0_in[8],p_0_in[0]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__2
       (.I0(s_axil_scle_araddr[2]),
        .I1(s_axil_scle_rready_0),
        .I2(s_axil_scle_awaddr[2]),
        .O(addra[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__2
       (.I0(s_axil_scle_araddr[1]),
        .I1(s_axil_scle_rready_0),
        .I2(s_axil_scle_awaddr[1]),
        .O(addra[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__2
       (.I0(s_axil_scle_araddr[0]),
        .I1(s_axil_scle_rready_0),
        .I2(s_axil_scle_awaddr[0]),
        .O(addra[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__2
       (.I0(s_axil_scle_wstrb[1]),
        .I1(s_axil_scle_awvalid_0),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__2
       (.I0(s_axil_scle_wstrb[0]),
        .I1(s_axil_scle_awvalid_0),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    s_axil_a_arready_reg_i_1__0
       (.I0(s_axil_scle_rready),
        .I1(s_axil_a_arready_reg_reg),
        .I2(s_axil_scle_arvalid),
        .I3(s_axil_a_arready_reg_reg_0),
        .I4(s_axil_scle_awvalid_0),
        .O(s_axil_scle_rready_0));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    s_axil_a_awready_reg_i_1__0
       (.I0(s_axil_a_awready_reg_i_2__0_n_0),
        .I1(s_axil_scle_awvalid),
        .I2(s_axil_scle_wvalid),
        .I3(s_axil_scle_awready),
        .I4(read_eligible_a),
        .I5(last_read_a_reg),
        .O(s_axil_scle_awvalid_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_axil_a_awready_reg_i_2__0
       (.I0(s_axil_scle_bready),
        .I1(s_axil_scle_bvalid),
        .O(s_axil_a_awready_reg_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    s_axil_a_awready_reg_i_3__0
       (.I0(s_axil_a_arready_reg_reg_0),
        .I1(s_axil_scle_arvalid),
        .I2(s_axil_a_arready_reg_reg),
        .I3(s_axil_scle_rready),
        .O(read_eligible_a));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[0]_i_1__0 
       (.I0(ram_reg_1[0]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .O(bram_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[10]_i_1__0 
       (.I0(ram_reg_1[10]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[10] ),
        .O(bram_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[11]_i_1__0 
       (.I0(ram_reg_1[11]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[11] ),
        .O(bram_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[12]_i_1__0 
       (.I0(ram_reg_1[12]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[12] ),
        .O(bram_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[13]_i_1__0 
       (.I0(ram_reg_1[13]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[13] ),
        .O(bram_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[14]_i_1__0 
       (.I0(ram_reg_1[14]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[14] ),
        .O(bram_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[15]_i_1__0 
       (.I0(ram_reg_1[15]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[15] ),
        .O(bram_douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[1]_i_1__0 
       (.I0(ram_reg_1[1]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[1] ),
        .O(bram_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[2]_i_1__0 
       (.I0(ram_reg_1[2]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[2] ),
        .O(bram_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[3]_i_1__0 
       (.I0(ram_reg_1[3]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[3] ),
        .O(bram_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[4]_i_1__0 
       (.I0(ram_reg_1[4]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[4] ),
        .O(bram_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[5]_i_1__0 
       (.I0(ram_reg_1[5]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[5] ),
        .O(bram_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[6]_i_1__0 
       (.I0(ram_reg_1[6]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[6] ),
        .O(bram_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[7]_i_1__0 
       (.I0(ram_reg_1[7]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[7] ),
        .O(bram_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[8]_i_1__0 
       (.I0(ram_reg_1[8]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[8] ),
        .O(bram_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[9]_i_1__0 
       (.I0(ram_reg_1[9]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[9] ),
        .O(bram_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[12]_i_1__0 
       (.I0(ram_reg_0[0]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .O(bram_doutb[0]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[13]_i_1__0 
       (.I0(ram_reg_0[1]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[13] ),
        .O(bram_doutb[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[14]_i_1__0 
       (.I0(ram_reg_0[2]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[14] ),
        .O(bram_doutb[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[15]_i_1__0 
       (.I0(ram_reg_0[3]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[15] ),
        .O(bram_doutb[3]));
endmodule

(* ORIG_REF_NAME = "BramReadEn" *) 
module design_1_KanLayerInst_0_0_BramReadEn_46
   (DOADO,
    DOBDO,
    bram_doutb,
    bram_douta,
    s_axil_grid_rready_0,
    s_axil_grid_awvalid_0,
    s_axil_grid_aclk,
    ADDRARDADDR,
    s_axil_grid_wdata,
    \s_axil_b_rdata_reg_int_reg_reg[12] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[13] ,
    \s_axil_b_rdata_reg_int_reg_reg[14] ,
    \s_axil_b_rdata_reg_int_reg_reg[15] ,
    \s_axil_a_rdata_reg_int_reg_reg[0] ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[1] ,
    \s_axil_a_rdata_reg_int_reg_reg[2] ,
    \s_axil_a_rdata_reg_int_reg_reg[3] ,
    \s_axil_a_rdata_reg_int_reg_reg[4] ,
    \s_axil_a_rdata_reg_int_reg_reg[5] ,
    \s_axil_a_rdata_reg_int_reg_reg[6] ,
    \s_axil_a_rdata_reg_int_reg_reg[7] ,
    \s_axil_a_rdata_reg_int_reg_reg[8] ,
    \s_axil_a_rdata_reg_int_reg_reg[9] ,
    \s_axil_a_rdata_reg_int_reg_reg[10] ,
    \s_axil_a_rdata_reg_int_reg_reg[11] ,
    \s_axil_a_rdata_reg_int_reg_reg[12] ,
    \s_axil_a_rdata_reg_int_reg_reg[13] ,
    \s_axil_a_rdata_reg_int_reg_reg[14] ,
    \s_axil_a_rdata_reg_int_reg_reg[15] ,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_rready,
    s_axil_a_arready_reg_reg,
    s_axil_grid_arvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_awready,
    last_read_a_reg,
    s_axil_grid_bready,
    s_axil_grid_bvalid,
    s_axil_grid_wstrb);
  output [3:0]DOADO;
  output [15:0]DOBDO;
  output [3:0]bram_doutb;
  output [15:0]bram_douta;
  output s_axil_grid_rready_0;
  output s_axil_grid_awvalid_0;
  input s_axil_grid_aclk;
  input [2:0]ADDRARDADDR;
  input [15:0]s_axil_grid_wdata;
  input \s_axil_b_rdata_reg_int_reg_reg[12] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13] ;
  input \s_axil_b_rdata_reg_int_reg_reg[14] ;
  input \s_axil_b_rdata_reg_int_reg_reg[15] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1] ;
  input \s_axil_a_rdata_reg_int_reg_reg[2] ;
  input \s_axil_a_rdata_reg_int_reg_reg[3] ;
  input \s_axil_a_rdata_reg_int_reg_reg[4] ;
  input \s_axil_a_rdata_reg_int_reg_reg[5] ;
  input \s_axil_a_rdata_reg_int_reg_reg[6] ;
  input \s_axil_a_rdata_reg_int_reg_reg[7] ;
  input \s_axil_a_rdata_reg_int_reg_reg[8] ;
  input \s_axil_a_rdata_reg_int_reg_reg[9] ;
  input \s_axil_a_rdata_reg_int_reg_reg[10] ;
  input \s_axil_a_rdata_reg_int_reg_reg[11] ;
  input \s_axil_a_rdata_reg_int_reg_reg[12] ;
  input \s_axil_a_rdata_reg_int_reg_reg[13] ;
  input \s_axil_a_rdata_reg_int_reg_reg[14] ;
  input \s_axil_a_rdata_reg_int_reg_reg[15] ;
  input [2:0]s_axil_grid_araddr;
  input [2:0]s_axil_grid_awaddr;
  input s_axil_grid_rready;
  input s_axil_a_arready_reg_reg;
  input s_axil_grid_arvalid;
  input s_axil_a_arready_reg_reg_0;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input s_axil_grid_awready;
  input last_read_a_reg;
  input s_axil_grid_bready;
  input s_axil_grid_bvalid;
  input [1:0]s_axil_grid_wstrb;

  wire [2:0]ADDRARDADDR;
  wire [3:0]DOADO;
  wire [15:0]DOBDO;
  wire [2:0]addra;
  wire [15:0]bram_douta;
  wire [3:0]bram_doutb;
  wire last_read_a_reg;
  wire [8:0]p_0_in;
  wire ram_reg_n_10;
  wire ram_reg_n_11;
  wire ram_reg_n_12;
  wire ram_reg_n_13;
  wire ram_reg_n_14;
  wire ram_reg_n_15;
  wire ram_reg_n_4;
  wire ram_reg_n_5;
  wire ram_reg_n_6;
  wire ram_reg_n_7;
  wire ram_reg_n_8;
  wire ram_reg_n_9;
  wire read_eligible_a;
  wire s_axil_a_arready_reg_reg;
  wire s_axil_a_arready_reg_reg_0;
  wire s_axil_a_awready_reg_i_2_n_0;
  wire \s_axil_a_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15] ;
  wire s_axil_grid_aclk;
  wire [2:0]s_axil_grid_araddr;
  wire s_axil_grid_arvalid;
  wire [2:0]s_axil_grid_awaddr;
  wire s_axil_grid_awready;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_awvalid_0;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [15:0]s_axil_grid_wdata;
  wire [1:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "128" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axil_ram_grid_inst/internal_bram_inst/genblk1[0].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "1016" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,addra,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s_axil_grid_aclk),
        .CLKBWRCLK(s_axil_grid_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axil_grid_wdata),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({DOADO,ram_reg_n_4,ram_reg_n_5,ram_reg_n_6,ram_reg_n_7,ram_reg_n_8,ram_reg_n_9,ram_reg_n_10,ram_reg_n_11,ram_reg_n_12,ram_reg_n_13,ram_reg_n_14,ram_reg_n_15}),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,p_0_in[8],p_0_in[0]}));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_4__1
       (.I0(s_axil_grid_araddr[2]),
        .I1(s_axil_grid_rready_0),
        .I2(s_axil_grid_awaddr[2]),
        .O(addra[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_5__1
       (.I0(s_axil_grid_araddr[1]),
        .I1(s_axil_grid_rready_0),
        .I2(s_axil_grid_awaddr[1]),
        .O(addra[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_i_6__1
       (.I0(s_axil_grid_araddr[0]),
        .I1(s_axil_grid_rready_0),
        .I2(s_axil_grid_awaddr[0]),
        .O(addra[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__1
       (.I0(s_axil_grid_wstrb[1]),
        .I1(s_axil_grid_awvalid_0),
        .O(p_0_in[8]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__1
       (.I0(s_axil_grid_wstrb[0]),
        .I1(s_axil_grid_awvalid_0),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h000000B0)) 
    s_axil_a_arready_reg_i_1
       (.I0(s_axil_grid_rready),
        .I1(s_axil_a_arready_reg_reg),
        .I2(s_axil_grid_arvalid),
        .I3(s_axil_a_arready_reg_reg_0),
        .I4(s_axil_grid_awvalid_0),
        .O(s_axil_grid_rready_0));
  LUT6 #(
    .INIT(64'h0080008000000080)) 
    s_axil_a_awready_reg_i_1
       (.I0(s_axil_a_awready_reg_i_2_n_0),
        .I1(s_axil_grid_awvalid),
        .I2(s_axil_grid_wvalid),
        .I3(s_axil_grid_awready),
        .I4(read_eligible_a),
        .I5(last_read_a_reg),
        .O(s_axil_grid_awvalid_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_axil_a_awready_reg_i_2
       (.I0(s_axil_grid_bready),
        .I1(s_axil_grid_bvalid),
        .O(s_axil_a_awready_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h4404)) 
    s_axil_a_awready_reg_i_3
       (.I0(s_axil_a_arready_reg_reg_0),
        .I1(s_axil_grid_arvalid),
        .I2(s_axil_a_arready_reg_reg),
        .I3(s_axil_grid_rready),
        .O(read_eligible_a));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .O(bram_douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[10] ),
        .O(bram_douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[11] ),
        .O(bram_douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[12] ),
        .O(bram_douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[13] ),
        .O(bram_douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[14] ),
        .O(bram_douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[15] ),
        .O(bram_douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[1] ),
        .O(bram_douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[2] ),
        .O(bram_douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[3] ),
        .O(bram_douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[4] ),
        .O(bram_douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[5] ),
        .O(bram_douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[6] ),
        .O(bram_douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[7] ),
        .O(bram_douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[8] ),
        .O(bram_douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_a_rdata_reg_int_reg[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .I2(\s_axil_a_rdata_reg_int_reg_reg[9] ),
        .O(bram_douta[9]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[12]_i_1 
       (.I0(DOADO[0]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .O(bram_doutb[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[13]_i_1 
       (.I0(DOADO[1]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[13] ),
        .O(bram_doutb[1]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[14]_i_1 
       (.I0(DOADO[2]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[14] ),
        .O(bram_doutb[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axil_b_rdata_reg_int_reg[15]_i_1 
       (.I0(DOADO[3]),
        .I1(\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .I2(\s_axil_b_rdata_reg_int_reg_reg[15] ),
        .O(bram_doutb[3]));
endmodule

(* ORIG_REF_NAME = "Bram" *) 
module design_1_KanLayerInst_0_0_Bram_35
   (douta,
    bram00_ctrl_data_clk,
    ram_reg_0,
    bram00_ctrl_data_addr,
    DIADI,
    bram00_ctrl_data_we);
  output [15:0]douta;
  input bram00_ctrl_data_clk;
  input ram_reg_0;
  input [7:0]bram00_ctrl_data_addr;
  input [15:0]DIADI;
  input [1:0]bram00_ctrl_data_we;

  wire [15:0]DIADI;
  wire [7:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [1:0]bram00_ctrl_data_we;
  wire [15:0]douta;
  wire ram_reg_0;
  wire ram_reg_n_16;
  wire ram_reg_n_17;
  wire ram_reg_n_18;
  wire ram_reg_n_19;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[1].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,bram00_ctrl_data_addr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(bram00_ctrl_data_clk),
        .CLKBWRCLK(bram00_ctrl_data_clk),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO({ram_reg_n_16,ram_reg_n_17,ram_reg_n_18,ram_reg_n_19,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_0),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA(bram00_ctrl_data_we),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "Bram" *) 
module design_1_KanLayerInst_0_0_Bram_36
   (douta,
    DIADI,
    bram00_ctrl_data_clk,
    ena,
    bram00_ctrl_data_addr,
    bram00_ctrl_data_din,
    bram00_ctrl_data_we);
  output [15:0]douta;
  output [7:0]DIADI;
  input bram00_ctrl_data_clk;
  input [0:0]ena;
  input [7:0]bram00_ctrl_data_addr;
  input [15:0]bram00_ctrl_data_din;
  input [1:0]bram00_ctrl_data_we;

  wire [7:0]DIADI;
  wire [7:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [15:0]bram00_ctrl_data_din;
  wire [1:0]bram00_ctrl_data_we;
  wire [15:0]douta;
  wire [0:0]ena;
  wire ram_reg_n_16;
  wire ram_reg_n_17;
  wire ram_reg_n_18;
  wire ram_reg_n_19;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[2].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,bram00_ctrl_data_addr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(bram00_ctrl_data_clk),
        .CLKBWRCLK(bram00_ctrl_data_clk),
        .DIADI({DIADI,bram00_ctrl_data_din[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO({ram_reg_n_16,ram_reg_n_17,ram_reg_n_18,ram_reg_n_19,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA(bram00_ctrl_data_we),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_10
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[8]),
        .O(DIADI[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[15]),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[14]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[13]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[12]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[11]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[10]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_9
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[9]),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "Bram" *) 
module design_1_KanLayerInst_0_0_Bram_37
   (douta,
    DIADI,
    bram00_ctrl_data_clk,
    ena,
    bram00_ctrl_data_addr,
    bram00_ctrl_data_din,
    bram00_ctrl_data_we);
  output [15:0]douta;
  output [7:0]DIADI;
  input bram00_ctrl_data_clk;
  input [0:0]ena;
  input [7:0]bram00_ctrl_data_addr;
  input [15:0]bram00_ctrl_data_din;
  input [1:0]bram00_ctrl_data_we;

  wire [7:0]DIADI;
  wire [7:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [15:0]bram00_ctrl_data_din;
  wire [1:0]bram00_ctrl_data_we;
  wire [15:0]douta;
  wire [0:0]ena;
  wire ram_reg_n_16;
  wire ram_reg_n_17;
  wire ram_reg_n_18;
  wire ram_reg_n_19;
  wire ram_reg_n_20;
  wire ram_reg_n_21;
  wire ram_reg_n_22;
  wire ram_reg_n_23;
  wire ram_reg_n_24;
  wire ram_reg_n_25;
  wire ram_reg_n_26;
  wire ram_reg_n_27;
  wire ram_reg_n_28;
  wire ram_reg_n_29;
  wire ram_reg_n_30;
  wire ram_reg_n_31;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "inst/wrapper/bram_ram_data_genblock[0].bram_ram_data_inst/genblk1[3].bram_inst/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "255" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,bram00_ctrl_data_addr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(bram00_ctrl_data_clk),
        .CLKBWRCLK(bram00_ctrl_data_clk),
        .DIADI({DIADI,bram00_ctrl_data_din[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO({ram_reg_n_16,ram_reg_n_17,ram_reg_n_18,ram_reg_n_19,ram_reg_n_20,ram_reg_n_21,ram_reg_n_22,ram_reg_n_23,ram_reg_n_24,ram_reg_n_25,ram_reg_n_26,ram_reg_n_27,ram_reg_n_28,ram_reg_n_29,ram_reg_n_30,ram_reg_n_31}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA(bram00_ctrl_data_we),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__3
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[15]),
        .O(DIADI[7]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[14]),
        .O(DIADI[6]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__0
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[13]),
        .O(DIADI[5]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_4__0
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[12]),
        .O(DIADI[4]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_5__0
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[11]),
        .O(DIADI[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_6__0
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[10]),
        .O(DIADI[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_7__0
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[9]),
        .O(DIADI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_8__0
       (.I0(bram00_ctrl_data_we[1]),
        .I1(bram00_ctrl_data_din[8]),
        .O(DIADI[0]));
endmodule

(* ORIG_REF_NAME = "Buffer" *) 
module design_1_KanLayerInst_0_0_Buffer
   (int_buf_rslt_m_axis_tvalid,
    int_buf_rslt_s_axis_tready,
    int_buf_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[15] ,
    Q,
    core_clk,
    int_buf_rslt_s_axis_tvalid,
    D,
    \upsize.s_axis_tvalid_reg );
  output int_buf_rslt_m_axis_tvalid;
  output int_buf_rslt_s_axis_tready;
  output int_buf_rslt_m_axis_tlast;
  output [15:0]\m_axis_tdata_reg_reg[15] ;
  input [0:0]Q;
  input core_clk;
  input int_buf_rslt_s_axis_tvalid;
  input [15:0]D;
  input \upsize.s_axis_tvalid_reg ;

  wire [15:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_buf_rslt_m_axis_tlast;
  wire int_buf_rslt_m_axis_tvalid;
  wire int_buf_rslt_s_axis_tready;
  wire int_buf_rslt_s_axis_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15] ;
  wire \upsize.s_axis_tvalid_reg ;

  design_1_KanLayerInst_0_0_axis_register__parameterized1 \genblk1[0].reg_i_inst 
       (.D(D),
        .E(int_buf_rslt_s_axis_tready),
        .Q(Q),
        .core_clk(core_clk),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .int_buf_rslt_s_axis_tvalid(int_buf_rslt_s_axis_tvalid),
        .\m_axis_tdata_reg_reg[15]_0 (\m_axis_tdata_reg_reg[15] ),
        .\upsize.s_axis_tvalid_reg (\upsize.s_axis_tvalid_reg ));
endmodule

(* ORIG_REF_NAME = "CCURegisterFile" *) 
module design_1_KanLayerInst_0_0_CCURegisterFile
   (s_axil_ctrl_rvalid,
    s_axil_ctrl_arready,
    s_axil_ctrl_wready,
    s_axil_ctrl_awready,
    \fsm_state_reg[1] ,
    fsm_rst_0,
    operation_done_rd,
    fsm_rst_1,
    D,
    fsm_rst_2,
    \mem_reg[4][11]_0 ,
    \mem_reg[4][12]_0 ,
    \mem_reg[0][8]_0 ,
    \mem_reg[2][5]_0 ,
    \mem_reg[1][5]_0 ,
    fsm_rst_3,
    \s_axil_ctrl_awaddr[5] ,
    s_axil_ctrl_bvalid,
    \mem_reg[6][18]_0 ,
    E,
    \fsm_state_reg[2] ,
    interrupt_soft_reg_early,
    internal_error_asserted_reg,
    \mem_reg[3][31]_0 ,
    fsm_rst_4,
    \results_left_reg_reg[20] ,
    \results_left_reg_reg[28] ,
    \results_left_reg_reg[4] ,
    \results_left_reg_reg[12] ,
    \mem_reg[6][16]_0 ,
    m_axis_tlast_reg_reg,
    s_axil_ctrl_rdata,
    fsm_rst,
    fsm_clk,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    locked_reg,
    Q,
    operation_busy_reg,
    locked_reg_0,
    s_axil_ctrl_awaddr,
    operation_busy,
    operation_error,
    s_axil_ctrl_wdata,
    s_axil_ctrl_bready,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_wvalid,
    int_buf_rslt_m_axis_tlast,
    wo_reg_rst,
    \fsm_state_reg[1]_0 ,
    interrupt_soft_reg_early_reg,
    internal_operation_error_reg,
    internal_operation_error_reg_0,
    results_left_reg_next,
    \fsm_state_reg[1]_1 ,
    interrupt_soft_reg_i_3_0,
    \fsm_state[1]_i_6 ,
    \mem_reg[6][29]_0 ,
    s_axil_ctrl_araddr);
  output s_axil_ctrl_rvalid;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_wready;
  output s_axil_ctrl_awready;
  output \fsm_state_reg[1] ;
  output fsm_rst_0;
  output operation_done_rd;
  output fsm_rst_1;
  output [2:0]D;
  output fsm_rst_2;
  output [11:0]\mem_reg[4][11]_0 ;
  output \mem_reg[4][12]_0 ;
  output [8:0]\mem_reg[0][8]_0 ;
  output [5:0]\mem_reg[2][5]_0 ;
  output [5:0]\mem_reg[1][5]_0 ;
  output fsm_rst_3;
  output \s_axil_ctrl_awaddr[5] ;
  output s_axil_ctrl_bvalid;
  output \mem_reg[6][18]_0 ;
  output [0:0]E;
  output \fsm_state_reg[2] ;
  output interrupt_soft_reg_early;
  output internal_error_asserted_reg;
  output [31:0]\mem_reg[3][31]_0 ;
  output fsm_rst_4;
  output \results_left_reg_reg[20] ;
  output \results_left_reg_reg[28] ;
  output \results_left_reg_reg[4] ;
  output \results_left_reg_reg[12] ;
  output \mem_reg[6][16]_0 ;
  output m_axis_tlast_reg_reg;
  output [31:0]s_axil_ctrl_rdata;
  input fsm_rst;
  input fsm_clk;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input locked_reg;
  input [2:0]Q;
  input operation_busy_reg;
  input locked_reg_0;
  input [3:0]s_axil_ctrl_awaddr;
  input operation_busy;
  input operation_error;
  input [31:0]s_axil_ctrl_wdata;
  input s_axil_ctrl_bready;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_wvalid;
  input int_buf_rslt_m_axis_tlast;
  input wo_reg_rst;
  input \fsm_state_reg[1]_0 ;
  input interrupt_soft_reg_early_reg;
  input internal_operation_error_reg;
  input [0:0]internal_operation_error_reg_0;
  input [31:0]results_left_reg_next;
  input \fsm_state_reg[1]_1 ;
  input interrupt_soft_reg_i_3_0;
  input [31:0]\fsm_state[1]_i_6 ;
  input [0:0]\mem_reg[6][29]_0 ;
  input [3:0]s_axil_ctrl_araddr;

  wire [2:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [7:0]btch_size_rd;
  wire data_loaded_rd;
  wire fsm_clk;
  wire fsm_rst;
  wire fsm_rst_0;
  wire fsm_rst_1;
  wire fsm_rst_2;
  wire fsm_rst_3;
  wire fsm_rst_4;
  wire \fsm_state[1]_i_3_n_0 ;
  wire \fsm_state[1]_i_5_n_0 ;
  wire [31:0]\fsm_state[1]_i_6 ;
  wire \fsm_state_reg[1] ;
  wire \fsm_state_reg[1]_0 ;
  wire \fsm_state_reg[1]_1 ;
  wire \fsm_state_reg[2] ;
  wire grid_loaded_rd;
  wire int_buf_rslt_m_axis_tlast;
  wire internal_error_asserted_reg;
  wire internal_operation_error_reg;
  wire [0:0]internal_operation_error_reg_0;
  wire interrupt_abort;
  wire interrupt_error;
  wire interrupt_soft;
  wire interrupt_soft_reg_early;
  wire interrupt_soft_reg_early_reg;
  wire interrupt_soft_reg_i_10_n_0;
  wire interrupt_soft_reg_i_11_n_0;
  wire interrupt_soft_reg_i_12_n_0;
  wire interrupt_soft_reg_i_13_n_0;
  wire interrupt_soft_reg_i_3_0;
  wire interrupt_soft_reg_i_4_n_0;
  wire interrupt_soft_reg_i_5_n_0;
  wire interrupt_soft_reg_i_6_n_0;
  wire interrupt_soft_reg_i_7_n_0;
  wire interrupt_soft_reg_i_8_n_0;
  wire interrupt_soft_reg_i_9_n_0;
  wire locked_i_10_n_0;
  wire locked_i_11_n_0;
  wire locked_i_12_n_0;
  wire locked_i_13_n_0;
  wire locked_i_14_n_0;
  wire locked_i_15_n_0;
  wire locked_i_16_n_0;
  wire locked_i_17_n_0;
  wire locked_i_18_n_0;
  wire locked_i_19_n_0;
  wire locked_i_20_n_0;
  wire locked_i_21_n_0;
  wire locked_i_22_n_0;
  wire locked_i_23_n_0;
  wire locked_i_24_n_0;
  wire locked_i_25_n_0;
  wire locked_i_26_n_0;
  wire locked_i_27_n_0;
  wire locked_i_28_n_0;
  wire locked_i_29_n_0;
  wire locked_i_2_n_0;
  wire locked_i_30_n_0;
  wire locked_i_31_n_0;
  wire locked_i_32_n_0;
  wire locked_i_33_n_0;
  wire locked_i_34_n_0;
  wire locked_i_35_n_0;
  wire locked_i_36_n_0;
  wire locked_i_37_n_0;
  wire locked_i_38_n_0;
  wire locked_i_39_n_0;
  wire locked_i_40_n_0;
  wire locked_i_41_n_0;
  wire locked_i_42_n_0;
  wire locked_i_43_n_0;
  wire locked_i_44_n_0;
  wire locked_i_45_n_0;
  wire locked_i_46_n_0;
  wire locked_i_4_n_0;
  wire locked_i_6_n_0;
  wire locked_i_7_n_0;
  wire locked_i_8_n_0;
  wire locked_i_9_n_0;
  wire locked_reg;
  wire locked_reg_0;
  wire m_axis_tlast_reg_reg;
  wire [31:0]mem;
  wire \mem[0][15]_i_1_n_0 ;
  wire \mem[0][15]_i_3_n_0 ;
  wire \mem[0][23]_i_1_n_0 ;
  wire \mem[0][23]_i_3_n_0 ;
  wire \mem[0][31]_i_1_n_0 ;
  wire \mem[0][31]_i_3_n_0 ;
  wire \mem[0][31]_i_4_n_0 ;
  wire \mem[0][7]_i_1_n_0 ;
  wire \mem[0][7]_i_4_n_0 ;
  wire \mem[10][15]_i_1_n_0 ;
  wire \mem[10][15]_i_2_n_0 ;
  wire \mem[10][23]_i_1_n_0 ;
  wire \mem[10][23]_i_2_n_0 ;
  wire \mem[10][31]_i_1_n_0 ;
  wire \mem[10][31]_i_2_n_0 ;
  wire \mem[10][7]_i_1_n_0 ;
  wire \mem[10][7]_i_2_n_0 ;
  wire \mem[11][15]_i_1_n_0 ;
  wire \mem[11][15]_i_2_n_0 ;
  wire \mem[11][23]_i_1_n_0 ;
  wire \mem[11][23]_i_2_n_0 ;
  wire \mem[11][31]_i_1_n_0 ;
  wire \mem[11][31]_i_2_n_0 ;
  wire \mem[11][7]_i_1_n_0 ;
  wire \mem[11][7]_i_2_n_0 ;
  wire \mem[12][15]_i_1_n_0 ;
  wire \mem[12][15]_i_2_n_0 ;
  wire \mem[12][23]_i_1_n_0 ;
  wire \mem[12][23]_i_2_n_0 ;
  wire \mem[12][31]_i_1_n_0 ;
  wire \mem[12][31]_i_2_n_0 ;
  wire \mem[12][31]_i_3_n_0 ;
  wire \mem[12][7]_i_1_n_0 ;
  wire \mem[12][7]_i_2_n_0 ;
  wire \mem[13][0]_i_1_n_0 ;
  wire \mem[14][15]_i_1_n_0 ;
  wire \mem[14][23]_i_1_n_0 ;
  wire \mem[14][31]_i_1_n_0 ;
  wire \mem[14][7]_i_1_n_0 ;
  wire \mem[1][15]_i_1_n_0 ;
  wire \mem[1][15]_i_2_n_0 ;
  wire \mem[1][23]_i_1_n_0 ;
  wire \mem[1][23]_i_2_n_0 ;
  wire \mem[1][31]_i_1_n_0 ;
  wire \mem[1][31]_i_2_n_0 ;
  wire \mem[1][31]_i_3_n_0 ;
  wire \mem[1][7]_i_1_n_0 ;
  wire \mem[1][7]_i_2_n_0 ;
  wire \mem[2][15]_i_1_n_0 ;
  wire \mem[2][15]_i_2_n_0 ;
  wire \mem[2][23]_i_1_n_0 ;
  wire \mem[2][23]_i_2_n_0 ;
  wire \mem[2][31]_i_1_n_0 ;
  wire \mem[2][31]_i_2_n_0 ;
  wire \mem[2][31]_i_3_n_0 ;
  wire \mem[2][7]_i_1_n_0 ;
  wire \mem[2][7]_i_2_n_0 ;
  wire \mem[3][15]_i_1_n_0 ;
  wire \mem[3][15]_i_2_n_0 ;
  wire \mem[3][23]_i_1_n_0 ;
  wire \mem[3][23]_i_2_n_0 ;
  wire \mem[3][31]_i_1_n_0 ;
  wire \mem[3][31]_i_2_n_0 ;
  wire \mem[3][31]_i_3_n_0 ;
  wire \mem[3][7]_i_1_n_0 ;
  wire \mem[3][7]_i_2_n_0 ;
  wire \mem[4][15]_i_1_n_0 ;
  wire \mem[4][15]_i_2_n_0 ;
  wire \mem[4][23]_i_1_n_0 ;
  wire \mem[4][23]_i_2_n_0 ;
  wire \mem[4][31]_i_1_n_0 ;
  wire \mem[4][31]_i_2_n_0 ;
  wire \mem[4][31]_i_3_n_0 ;
  wire \mem[4][7]_i_1_n_0 ;
  wire \mem[4][7]_i_2_n_0 ;
  wire \mem[5][15]_i_1_n_0 ;
  wire \mem[5][16]_i_1_n_0 ;
  wire \mem[5][23]_i_1_n_0 ;
  wire \mem[5][24]_i_1_n_0 ;
  wire \mem[5][31]_i_1_n_0 ;
  wire \mem[5][7]_i_1_n_0 ;
  wire \mem[5][7]_i_2_n_0 ;
  wire \mem[5][8]_i_1_n_0 ;
  wire \mem[6][0]_i_1_n_0 ;
  wire \mem[6][15]_i_1_n_0 ;
  wire \mem[6][23]_i_1_n_0 ;
  wire \mem[6][24]_i_1_n_0 ;
  wire \mem[6][25]_i_1_n_0 ;
  wire \mem[6][26]_i_1_n_0 ;
  wire \mem[6][27]_i_1_n_0 ;
  wire \mem[6][28]_i_1_n_0 ;
  wire \mem[6][30]_i_1_n_0 ;
  wire \mem[6][31]_i_1_n_0 ;
  wire \mem[6][7]_i_1_n_0 ;
  wire \mem[6][8]_i_1_n_0 ;
  wire \mem[7][15]_i_1_n_0 ;
  wire \mem[7][15]_i_2_n_0 ;
  wire \mem[7][23]_i_1_n_0 ;
  wire \mem[7][23]_i_2_n_0 ;
  wire \mem[7][31]_i_1_n_0 ;
  wire \mem[7][31]_i_2_n_0 ;
  wire \mem[7][7]_i_1_n_0 ;
  wire \mem[7][7]_i_2_n_0 ;
  wire \mem[8][15]_i_1_n_0 ;
  wire \mem[8][15]_i_2_n_0 ;
  wire \mem[8][23]_i_1_n_0 ;
  wire \mem[8][23]_i_2_n_0 ;
  wire \mem[8][31]_i_1_n_0 ;
  wire \mem[8][31]_i_2_n_0 ;
  wire \mem[8][7]_i_1_n_0 ;
  wire \mem[8][7]_i_2_n_0 ;
  wire \mem[9][15]_i_1_n_0 ;
  wire \mem[9][15]_i_2_n_0 ;
  wire \mem[9][23]_i_1_n_0 ;
  wire \mem[9][23]_i_2_n_0 ;
  wire \mem[9][31]_i_1_n_0 ;
  wire \mem[9][31]_i_2_n_0 ;
  wire \mem[9][7]_i_1_n_0 ;
  wire \mem[9][7]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0 ;
  wire \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0 ;
  wire [8:0]\mem_reg[0][8]_0 ;
  wire [31:0]\mem_reg[10]_9 ;
  wire [31:0]\mem_reg[11]_8 ;
  wire [31:0]\mem_reg[12]_7 ;
  wire [31:1]\mem_reg[13]_4 ;
  wire [31:0]\mem_reg[14]_6 ;
  wire [31:0]\mem_reg[15]_5 ;
  wire [5:0]\mem_reg[1][5]_0 ;
  wire [5:0]\mem_reg[2][5]_0 ;
  wire [31:0]\mem_reg[3][31]_0 ;
  wire [11:0]\mem_reg[4][11]_0 ;
  wire \mem_reg[4][12]_0 ;
  wire \mem_reg[6][16]_0 ;
  wire \mem_reg[6][18]_0 ;
  wire [0:0]\mem_reg[6][29]_0 ;
  wire [31:0]\mem_reg[7]_12 ;
  wire [31:0]\mem_reg[8]_11 ;
  wire [31:0]\mem_reg[9]_10 ;
  wire \mem_reg_n_0_[0][0] ;
  wire \mem_reg_n_0_[0][10] ;
  wire \mem_reg_n_0_[0][11] ;
  wire \mem_reg_n_0_[0][12] ;
  wire \mem_reg_n_0_[0][13] ;
  wire \mem_reg_n_0_[0][14] ;
  wire \mem_reg_n_0_[0][15] ;
  wire \mem_reg_n_0_[0][16] ;
  wire \mem_reg_n_0_[0][17] ;
  wire \mem_reg_n_0_[0][18] ;
  wire \mem_reg_n_0_[0][19] ;
  wire \mem_reg_n_0_[0][1] ;
  wire \mem_reg_n_0_[0][20] ;
  wire \mem_reg_n_0_[0][21] ;
  wire \mem_reg_n_0_[0][22] ;
  wire \mem_reg_n_0_[0][23] ;
  wire \mem_reg_n_0_[0][24] ;
  wire \mem_reg_n_0_[0][25] ;
  wire \mem_reg_n_0_[0][26] ;
  wire \mem_reg_n_0_[0][27] ;
  wire \mem_reg_n_0_[0][28] ;
  wire \mem_reg_n_0_[0][29] ;
  wire \mem_reg_n_0_[0][2] ;
  wire \mem_reg_n_0_[0][30] ;
  wire \mem_reg_n_0_[0][31] ;
  wire \mem_reg_n_0_[0][3] ;
  wire \mem_reg_n_0_[0][4] ;
  wire \mem_reg_n_0_[0][5] ;
  wire \mem_reg_n_0_[0][6] ;
  wire \mem_reg_n_0_[0][7] ;
  wire \mem_reg_n_0_[0][8] ;
  wire \mem_reg_n_0_[0][9] ;
  wire \mem_reg_n_0_[1][0] ;
  wire \mem_reg_n_0_[1][10] ;
  wire \mem_reg_n_0_[1][11] ;
  wire \mem_reg_n_0_[1][12] ;
  wire \mem_reg_n_0_[1][13] ;
  wire \mem_reg_n_0_[1][14] ;
  wire \mem_reg_n_0_[1][15] ;
  wire \mem_reg_n_0_[1][16] ;
  wire \mem_reg_n_0_[1][17] ;
  wire \mem_reg_n_0_[1][18] ;
  wire \mem_reg_n_0_[1][19] ;
  wire \mem_reg_n_0_[1][1] ;
  wire \mem_reg_n_0_[1][20] ;
  wire \mem_reg_n_0_[1][21] ;
  wire \mem_reg_n_0_[1][22] ;
  wire \mem_reg_n_0_[1][23] ;
  wire \mem_reg_n_0_[1][24] ;
  wire \mem_reg_n_0_[1][25] ;
  wire \mem_reg_n_0_[1][26] ;
  wire \mem_reg_n_0_[1][27] ;
  wire \mem_reg_n_0_[1][28] ;
  wire \mem_reg_n_0_[1][29] ;
  wire \mem_reg_n_0_[1][2] ;
  wire \mem_reg_n_0_[1][30] ;
  wire \mem_reg_n_0_[1][31] ;
  wire \mem_reg_n_0_[1][3] ;
  wire \mem_reg_n_0_[1][4] ;
  wire \mem_reg_n_0_[1][5] ;
  wire \mem_reg_n_0_[1][6] ;
  wire \mem_reg_n_0_[1][7] ;
  wire \mem_reg_n_0_[1][8] ;
  wire \mem_reg_n_0_[1][9] ;
  wire \mem_reg_n_0_[2][0] ;
  wire \mem_reg_n_0_[2][10] ;
  wire \mem_reg_n_0_[2][11] ;
  wire \mem_reg_n_0_[2][12] ;
  wire \mem_reg_n_0_[2][13] ;
  wire \mem_reg_n_0_[2][14] ;
  wire \mem_reg_n_0_[2][15] ;
  wire \mem_reg_n_0_[2][16] ;
  wire \mem_reg_n_0_[2][17] ;
  wire \mem_reg_n_0_[2][18] ;
  wire \mem_reg_n_0_[2][19] ;
  wire \mem_reg_n_0_[2][1] ;
  wire \mem_reg_n_0_[2][20] ;
  wire \mem_reg_n_0_[2][21] ;
  wire \mem_reg_n_0_[2][22] ;
  wire \mem_reg_n_0_[2][23] ;
  wire \mem_reg_n_0_[2][24] ;
  wire \mem_reg_n_0_[2][25] ;
  wire \mem_reg_n_0_[2][26] ;
  wire \mem_reg_n_0_[2][27] ;
  wire \mem_reg_n_0_[2][28] ;
  wire \mem_reg_n_0_[2][29] ;
  wire \mem_reg_n_0_[2][2] ;
  wire \mem_reg_n_0_[2][30] ;
  wire \mem_reg_n_0_[2][31] ;
  wire \mem_reg_n_0_[2][3] ;
  wire \mem_reg_n_0_[2][4] ;
  wire \mem_reg_n_0_[2][5] ;
  wire \mem_reg_n_0_[2][6] ;
  wire \mem_reg_n_0_[2][7] ;
  wire \mem_reg_n_0_[2][8] ;
  wire \mem_reg_n_0_[2][9] ;
  wire \mem_reg_n_0_[4][0] ;
  wire \mem_reg_n_0_[4][10] ;
  wire \mem_reg_n_0_[4][11] ;
  wire \mem_reg_n_0_[4][12] ;
  wire \mem_reg_n_0_[4][13] ;
  wire \mem_reg_n_0_[4][14] ;
  wire \mem_reg_n_0_[4][15] ;
  wire \mem_reg_n_0_[4][16] ;
  wire \mem_reg_n_0_[4][17] ;
  wire \mem_reg_n_0_[4][18] ;
  wire \mem_reg_n_0_[4][19] ;
  wire \mem_reg_n_0_[4][1] ;
  wire \mem_reg_n_0_[4][20] ;
  wire \mem_reg_n_0_[4][21] ;
  wire \mem_reg_n_0_[4][22] ;
  wire \mem_reg_n_0_[4][23] ;
  wire \mem_reg_n_0_[4][24] ;
  wire \mem_reg_n_0_[4][25] ;
  wire \mem_reg_n_0_[4][26] ;
  wire \mem_reg_n_0_[4][27] ;
  wire \mem_reg_n_0_[4][28] ;
  wire \mem_reg_n_0_[4][29] ;
  wire \mem_reg_n_0_[4][2] ;
  wire \mem_reg_n_0_[4][30] ;
  wire \mem_reg_n_0_[4][31] ;
  wire \mem_reg_n_0_[4][3] ;
  wire \mem_reg_n_0_[4][4] ;
  wire \mem_reg_n_0_[4][5] ;
  wire \mem_reg_n_0_[4][6] ;
  wire \mem_reg_n_0_[4][7] ;
  wire \mem_reg_n_0_[4][8] ;
  wire \mem_reg_n_0_[4][9] ;
  wire \mem_reg_n_0_[5][10] ;
  wire \mem_reg_n_0_[5][11] ;
  wire \mem_reg_n_0_[5][12] ;
  wire \mem_reg_n_0_[5][13] ;
  wire \mem_reg_n_0_[5][14] ;
  wire \mem_reg_n_0_[5][15] ;
  wire \mem_reg_n_0_[5][17] ;
  wire \mem_reg_n_0_[5][18] ;
  wire \mem_reg_n_0_[5][19] ;
  wire \mem_reg_n_0_[5][20] ;
  wire \mem_reg_n_0_[5][21] ;
  wire \mem_reg_n_0_[5][22] ;
  wire \mem_reg_n_0_[5][23] ;
  wire \mem_reg_n_0_[5][25] ;
  wire \mem_reg_n_0_[5][26] ;
  wire \mem_reg_n_0_[5][27] ;
  wire \mem_reg_n_0_[5][28] ;
  wire \mem_reg_n_0_[5][29] ;
  wire \mem_reg_n_0_[5][30] ;
  wire \mem_reg_n_0_[5][31] ;
  wire \mem_reg_n_0_[5][9] ;
  wire \mem_reg_n_0_[6][10] ;
  wire \mem_reg_n_0_[6][11] ;
  wire \mem_reg_n_0_[6][12] ;
  wire \mem_reg_n_0_[6][13] ;
  wire \mem_reg_n_0_[6][14] ;
  wire \mem_reg_n_0_[6][15] ;
  wire \mem_reg_n_0_[6][19] ;
  wire \mem_reg_n_0_[6][1] ;
  wire \mem_reg_n_0_[6][20] ;
  wire \mem_reg_n_0_[6][21] ;
  wire \mem_reg_n_0_[6][22] ;
  wire \mem_reg_n_0_[6][23] ;
  wire \mem_reg_n_0_[6][24] ;
  wire \mem_reg_n_0_[6][25] ;
  wire \mem_reg_n_0_[6][26] ;
  wire \mem_reg_n_0_[6][27] ;
  wire \mem_reg_n_0_[6][28] ;
  wire \mem_reg_n_0_[6][29] ;
  wire \mem_reg_n_0_[6][2] ;
  wire \mem_reg_n_0_[6][30] ;
  wire \mem_reg_n_0_[6][31] ;
  wire \mem_reg_n_0_[6][3] ;
  wire \mem_reg_n_0_[6][4] ;
  wire \mem_reg_n_0_[6][5] ;
  wire \mem_reg_n_0_[6][6] ;
  wire \mem_reg_n_0_[6][7] ;
  wire \mem_reg_n_0_[6][9] ;
  wire operation_busy;
  wire operation_busy_i_10_n_0;
  wire operation_busy_i_11_n_0;
  wire operation_busy_i_12_n_0;
  wire operation_busy_i_13_n_0;
  wire operation_busy_i_3_n_0;
  wire operation_busy_i_5_n_0;
  wire operation_busy_reg;
  wire operation_complete_i_2_n_0;
  wire operation_done_rd;
  wire operation_error;
  wire operation_start_rd;
  wire operation_valid;
  wire p_19_in;
  wire [31:7]p_4_out;
  wire [31:7]p_5_out;
  wire [31:7]p_8_out;
  wire [31:0]results_left_reg_next;
  wire \results_left_reg_reg[12] ;
  wire \results_left_reg_reg[20] ;
  wire \results_left_reg_reg[28] ;
  wire \results_left_reg_reg[4] ;
  wire [31:0]rslt_size_rd;
  wire rw_op_dne_reg_en;
  wire s_axil_arready_next;
  wire s_axil_bvalid_reg_i_1_n_0;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire \s_axil_ctrl_awaddr[5] ;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_rvalid_reg_i_1_n_0;
  wire scle_loaded_rd;
  wire wght_loaded_rd;
  wire wo_reg_rst;

  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[0]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][0] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[1]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][1] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[2]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][2] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[3]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][3] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[4]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][4] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[5]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][5] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[6]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][6] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \data_size[7]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[0][7] ),
        .I3(D[1]),
        .O(\mem_reg[0][8]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \data_size[8]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(D[1]),
        .I3(\mem_reg_n_0_[0][8] ),
        .O(\mem_reg[0][8]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fsm_state[0]_i_1__3 
       (.I0(operation_complete_i_2_n_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFF4544)) 
    \fsm_state[1]_i_1__3 
       (.I0(Q[2]),
        .I1(\fsm_state_reg[1]_1 ),
        .I2(operation_valid),
        .I3(\fsm_state[1]_i_3_n_0 ),
        .I4(\fsm_state_reg[1]_0 ),
        .I5(\fsm_state[1]_i_5_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fsm_state[1]_i_3 
       (.I0(operation_start_rd),
        .I1(Q[1]),
        .O(\fsm_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fsm_state[1]_i_5 
       (.I0(fsm_rst),
        .I1(interrupt_error),
        .I2(interrupt_abort),
        .I3(locked_reg_0),
        .O(\fsm_state[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fsm_state[2]_i_1 
       (.I0(operation_busy_i_3_n_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \grid_size[0]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[1][0] ),
        .I3(D[1]),
        .O(\mem_reg[1][5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \grid_size[1]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[1][1] ),
        .I3(D[1]),
        .O(\mem_reg[1][5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \grid_size[2]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[1][2] ),
        .I3(D[1]),
        .O(\mem_reg[1][5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \grid_size[3]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[1][3] ),
        .I3(D[1]),
        .O(\mem_reg[1][5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \grid_size[4]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[1][4] ),
        .I3(D[1]),
        .O(\mem_reg[1][5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \grid_size[5]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[1][5] ),
        .I3(D[1]),
        .O(\mem_reg[1][5]_0 [5]));
  LUT5 #(
    .INIT(32'h000000E0)) 
    internal_operation_error_i_1
       (.I0(D[1]),
        .I1(fsm_rst_0),
        .I2(fsm_rst_1),
        .I3(internal_operation_error_reg),
        .I4(internal_operation_error_reg_0),
        .O(internal_error_asserted_reg));
  LUT6 #(
    .INIT(64'h6660777066606660)) 
    interrupt_soft_reg_early_i_1
       (.I0(fsm_rst_1),
        .I1(fsm_rst_0),
        .I2(interrupt_soft),
        .I3(interrupt_soft_reg_early_reg),
        .I4(int_buf_rslt_m_axis_tlast),
        .I5(D[1]),
        .O(interrupt_soft_reg_early));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    interrupt_soft_reg_i_10
       (.I0(\mem_reg_n_0_[1][11] ),
        .I1(\mem_reg_n_0_[0][23] ),
        .I2(data_loaded_rd),
        .I3(btch_size_rd[3]),
        .O(interrupt_soft_reg_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_soft_reg_i_11
       (.I0(\mem_reg_n_0_[2][16] ),
        .I1(\mem_reg_n_0_[2][27] ),
        .I2(\mem_reg_n_0_[2][9] ),
        .I3(\mem_reg_n_0_[2][21] ),
        .O(interrupt_soft_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_soft_reg_i_12
       (.I0(\mem_reg_n_0_[2][28] ),
        .I1(\mem_reg_n_0_[0][10] ),
        .I2(\mem_reg_n_0_[0][13] ),
        .I3(\mem_reg_n_0_[0][25] ),
        .O(interrupt_soft_reg_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_soft_reg_i_13
       (.I0(\mem_reg_n_0_[4][22] ),
        .I1(\mem_reg_n_0_[0][20] ),
        .I2(\mem_reg_n_0_[0][16] ),
        .I3(\mem_reg_n_0_[0][27] ),
        .O(interrupt_soft_reg_i_13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    interrupt_soft_reg_i_2
       (.I0(interrupt_soft),
        .I1(interrupt_soft_reg_early_reg),
        .O(\mem_reg[6][16]_0 ));
  LUT6 #(
    .INIT(64'h00F1FF0EFFFFFF0E)) 
    interrupt_soft_reg_i_3
       (.I0(Q[2]),
        .I1(interrupt_soft_reg_i_4_n_0),
        .I2(\fsm_state_reg[1]_0 ),
        .I3(\fsm_state[1]_i_5_n_0 ),
        .I4(fsm_rst_1),
        .I5(operation_busy_i_3_n_0),
        .O(\fsm_state_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000005DFF5D)) 
    interrupt_soft_reg_i_4
       (.I0(operation_start_rd),
        .I1(interrupt_soft_reg_i_5_n_0),
        .I2(interrupt_soft_reg_i_6_n_0),
        .I3(Q[1]),
        .I4(interrupt_soft_reg_i_3_0),
        .I5(Q[0]),
        .O(interrupt_soft_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    interrupt_soft_reg_i_5
       (.I0(interrupt_soft_reg_i_7_n_0),
        .I1(locked_i_17_n_0),
        .I2(locked_i_16_n_0),
        .I3(locked_i_15_n_0),
        .I4(locked_i_14_n_0),
        .I5(interrupt_soft_reg_i_8_n_0),
        .O(interrupt_soft_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    interrupt_soft_reg_i_6
       (.I0(locked_i_11_n_0),
        .I1(interrupt_soft_reg_i_9_n_0),
        .I2(locked_i_23_n_0),
        .I3(locked_i_22_n_0),
        .I4(locked_i_21_n_0),
        .I5(locked_i_20_n_0),
        .O(interrupt_soft_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_soft_reg_i_7
       (.I0(locked_i_35_n_0),
        .I1(interrupt_soft_reg_i_10_n_0),
        .I2(locked_i_36_n_0),
        .I3(interrupt_soft_reg_i_11_n_0),
        .O(interrupt_soft_reg_i_7_n_0));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    interrupt_soft_reg_i_8
       (.I0(locked_i_6_n_0),
        .I1(locked_i_12_n_0),
        .I2(locked_i_26_n_0),
        .I3(locked_i_13_n_0),
        .I4(locked_i_8_n_0),
        .O(interrupt_soft_reg_i_8_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    interrupt_soft_reg_i_9
       (.I0(locked_i_46_n_0),
        .I1(interrupt_soft_reg_i_12_n_0),
        .I2(locked_i_45_n_0),
        .I3(interrupt_soft_reg_i_13_n_0),
        .O(interrupt_soft_reg_i_9_n_0));
  LUT6 #(
    .INIT(64'h8A8888888A8A8A8A)) 
    locked_i_1
       (.I0(locked_i_2_n_0),
        .I1(locked_reg),
        .I2(locked_i_4_n_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(operation_valid),
        .O(\fsm_state_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    locked_i_10
       (.I0(locked_i_20_n_0),
        .I1(locked_i_21_n_0),
        .I2(locked_i_22_n_0),
        .I3(locked_i_23_n_0),
        .I4(locked_i_24_n_0),
        .I5(locked_i_25_n_0),
        .O(locked_i_10_n_0));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    locked_i_11
       (.I0(\mem_reg_n_0_[4][13] ),
        .I1(locked_i_12_n_0),
        .I2(locked_i_26_n_0),
        .I3(locked_i_13_n_0),
        .I4(\mem_reg_n_0_[4][11] ),
        .O(locked_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_12
       (.I0(\mem_reg_n_0_[4][8] ),
        .I1(\mem_reg_n_0_[4][9] ),
        .I2(\mem_reg_n_0_[4][4] ),
        .I3(\mem_reg_n_0_[4][10] ),
        .O(locked_i_12_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    locked_i_13
       (.I0(\mem_reg_n_0_[4][1] ),
        .I1(\mem_reg_n_0_[4][6] ),
        .I2(\mem_reg_n_0_[4][2] ),
        .I3(\mem_reg_n_0_[4][5] ),
        .O(locked_i_13_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    locked_i_14
       (.I0(locked_i_27_n_0),
        .I1(locked_i_28_n_0),
        .I2(\mem_reg_n_0_[2][23] ),
        .I3(\mem_reg_n_0_[2][25] ),
        .I4(\mem_reg_n_0_[2][29] ),
        .I5(\mem_reg_n_0_[2][31] ),
        .O(locked_i_14_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    locked_i_15
       (.I0(\mem_reg_n_0_[0][24] ),
        .I1(\mem_reg_n_0_[0][21] ),
        .I2(\mem_reg_n_0_[0][22] ),
        .I3(\mem_reg_n_0_[0][11] ),
        .I4(locked_i_29_n_0),
        .O(locked_i_15_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_16
       (.I0(\mem_reg_n_0_[1][30] ),
        .I1(\mem_reg_n_0_[1][24] ),
        .I2(\mem_reg_n_0_[0][14] ),
        .I3(\mem_reg_n_0_[2][22] ),
        .I4(locked_i_30_n_0),
        .O(locked_i_16_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_17
       (.I0(locked_i_31_n_0),
        .I1(locked_i_32_n_0),
        .I2(locked_i_33_n_0),
        .I3(locked_i_34_n_0),
        .O(locked_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    locked_i_18
       (.I0(btch_size_rd[3]),
        .I1(data_loaded_rd),
        .I2(\mem_reg_n_0_[0][23] ),
        .I3(\mem_reg_n_0_[1][11] ),
        .I4(locked_i_35_n_0),
        .O(locked_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_19
       (.I0(\mem_reg_n_0_[2][21] ),
        .I1(\mem_reg_n_0_[2][9] ),
        .I2(\mem_reg_n_0_[2][27] ),
        .I3(\mem_reg_n_0_[2][16] ),
        .I4(locked_i_36_n_0),
        .O(locked_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h01)) 
    locked_i_2
       (.I0(locked_reg_0),
        .I1(interrupt_abort),
        .I2(interrupt_error),
        .O(locked_i_2_n_0));
  LUT5 #(
    .INIT(32'hFF9F9999)) 
    locked_i_20
       (.I0(\mem_reg_n_0_[2][5] ),
        .I1(locked_i_37_n_0),
        .I2(locked_i_38_n_0),
        .I3(locked_i_39_n_0),
        .I4(\mem_reg_n_0_[0][8] ),
        .O(locked_i_20_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF04)) 
    locked_i_21
       (.I0(locked_i_39_n_0),
        .I1(locked_i_38_n_0),
        .I2(\mem_reg_n_0_[0][8] ),
        .I3(locked_i_40_n_0),
        .I4(locked_i_41_n_0),
        .I5(locked_i_42_n_0),
        .O(locked_i_21_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_22
       (.I0(\mem_reg_n_0_[4][28] ),
        .I1(btch_size_rd[2]),
        .I2(\mem_reg_n_0_[1][31] ),
        .I3(\mem_reg_n_0_[4][27] ),
        .I4(locked_i_43_n_0),
        .O(locked_i_22_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    locked_i_23
       (.I0(\mem_reg_n_0_[1][16] ),
        .I1(wght_loaded_rd),
        .I2(\mem_reg_n_0_[1][6] ),
        .I3(\mem_reg_n_0_[4][19] ),
        .I4(locked_i_44_n_0),
        .O(locked_i_23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_24
       (.I0(\mem_reg_n_0_[0][27] ),
        .I1(\mem_reg_n_0_[0][16] ),
        .I2(\mem_reg_n_0_[0][20] ),
        .I3(\mem_reg_n_0_[4][22] ),
        .I4(locked_i_45_n_0),
        .O(locked_i_24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_25
       (.I0(\mem_reg_n_0_[0][25] ),
        .I1(\mem_reg_n_0_[0][13] ),
        .I2(\mem_reg_n_0_[0][10] ),
        .I3(\mem_reg_n_0_[2][28] ),
        .I4(locked_i_46_n_0),
        .O(locked_i_25_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_26
       (.I0(\mem_reg_n_0_[4][0] ),
        .I1(\mem_reg_n_0_[4][12] ),
        .I2(\mem_reg_n_0_[4][3] ),
        .I3(\mem_reg_n_0_[4][7] ),
        .O(locked_i_26_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    locked_i_27
       (.I0(\mem_reg_n_0_[4][14] ),
        .I1(\mem_reg_n_0_[4][15] ),
        .I2(\mem_reg_n_0_[2][24] ),
        .I3(\mem_reg_n_0_[2][13] ),
        .I4(\mem_reg_n_0_[2][20] ),
        .I5(\mem_reg_n_0_[2][8] ),
        .O(locked_i_27_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_28
       (.I0(\mem_reg_n_0_[2][10] ),
        .I1(\mem_reg_n_0_[2][14] ),
        .I2(\mem_reg_n_0_[2][17] ),
        .I3(\mem_reg_n_0_[2][18] ),
        .O(locked_i_28_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_29
       (.I0(\mem_reg_n_0_[2][30] ),
        .I1(\mem_reg_n_0_[0][15] ),
        .I2(\mem_reg_n_0_[0][17] ),
        .I3(\mem_reg_n_0_[0][26] ),
        .O(locked_i_29_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_30
       (.I0(\mem_reg_n_0_[0][9] ),
        .I1(\mem_reg_n_0_[0][28] ),
        .I2(\mem_reg_n_0_[0][12] ),
        .I3(\mem_reg_n_0_[0][30] ),
        .O(locked_i_30_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    locked_i_31
       (.I0(\mem_reg_n_0_[4][30] ),
        .I1(\mem_reg_n_0_[1][9] ),
        .I2(scle_loaded_rd),
        .I3(\mem_reg_n_0_[1][14] ),
        .O(locked_i_31_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    locked_i_32
       (.I0(\mem_reg_n_0_[4][29] ),
        .I1(\mem_reg_n_0_[1][7] ),
        .I2(grid_loaded_rd),
        .I3(\mem_reg_n_0_[1][15] ),
        .O(locked_i_32_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_33
       (.I0(\mem_reg_n_0_[1][10] ),
        .I1(\mem_reg_n_0_[1][26] ),
        .I2(btch_size_rd[4]),
        .I3(\mem_reg_n_0_[1][25] ),
        .O(locked_i_33_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_34
       (.I0(\mem_reg_n_0_[1][29] ),
        .I1(\mem_reg_n_0_[0][31] ),
        .I2(\mem_reg_n_0_[1][18] ),
        .I3(\mem_reg_n_0_[1][22] ),
        .O(locked_i_34_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_35
       (.I0(\mem_reg_n_0_[1][17] ),
        .I1(\mem_reg_n_0_[1][23] ),
        .I2(\mem_reg_n_0_[4][31] ),
        .I3(\mem_reg_n_0_[1][21] ),
        .O(locked_i_35_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_36
       (.I0(\mem_reg_n_0_[2][7] ),
        .I1(\mem_reg_n_0_[2][26] ),
        .I2(\mem_reg_n_0_[2][19] ),
        .I3(\mem_reg_n_0_[1][13] ),
        .O(locked_i_36_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    locked_i_37
       (.I0(\mem_reg_n_0_[2][3] ),
        .I1(\mem_reg_n_0_[2][4] ),
        .I2(\mem_reg_n_0_[2][2] ),
        .I3(\mem_reg_n_0_[2][1] ),
        .I4(\mem_reg_n_0_[2][0] ),
        .O(locked_i_37_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    locked_i_38
       (.I0(\mem_reg_n_0_[0][6] ),
        .I1(\mem_reg_n_0_[0][7] ),
        .I2(\mem_reg_n_0_[0][0] ),
        .I3(\mem_reg_n_0_[0][5] ),
        .O(locked_i_38_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_39
       (.I0(\mem_reg_n_0_[0][1] ),
        .I1(\mem_reg_n_0_[0][2] ),
        .I2(\mem_reg_n_0_[0][3] ),
        .I3(\mem_reg_n_0_[0][4] ),
        .O(locked_i_39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hCFFD)) 
    locked_i_4
       (.I0(operation_start_rd),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(locked_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_40
       (.I0(\mem_reg_n_0_[4][18] ),
        .I1(\mem_reg_n_0_[1][12] ),
        .I2(\mem_reg_n_0_[4][16] ),
        .I3(\mem_reg_n_0_[4][17] ),
        .O(locked_i_40_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_41
       (.I0(\mem_reg_n_0_[4][20] ),
        .I1(\mem_reg_n_0_[1][28] ),
        .I2(\mem_reg_n_0_[4][23] ),
        .I3(\mem_reg_n_0_[4][26] ),
        .O(locked_i_41_n_0));
  LUT3 #(
    .INIT(8'hFE)) 
    locked_i_42
       (.I0(\mem_reg_n_0_[4][24] ),
        .I1(btch_size_rd[6]),
        .I2(\mem_reg_n_0_[1][19] ),
        .O(locked_i_42_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_43
       (.I0(btch_size_rd[1]),
        .I1(\mem_reg_n_0_[1][20] ),
        .I2(btch_size_rd[5]),
        .I3(\mem_reg_n_0_[4][25] ),
        .O(locked_i_43_n_0));
  LUT4 #(
    .INIT(16'hFFFD)) 
    locked_i_44
       (.I0(btch_size_rd[0]),
        .I1(\mem_reg_n_0_[1][8] ),
        .I2(btch_size_rd[7]),
        .I3(\mem_reg_n_0_[1][27] ),
        .O(locked_i_44_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_45
       (.I0(\mem_reg_n_0_[4][21] ),
        .I1(\mem_reg_n_0_[0][19] ),
        .I2(\mem_reg_n_0_[0][18] ),
        .I3(\mem_reg_n_0_[0][29] ),
        .O(locked_i_45_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    locked_i_46
       (.I0(\mem_reg_n_0_[2][12] ),
        .I1(\mem_reg_n_0_[2][15] ),
        .I2(\mem_reg_n_0_[2][6] ),
        .I3(\mem_reg_n_0_[2][11] ),
        .O(locked_i_46_n_0));
  LUT6 #(
    .INIT(64'h0000000000004500)) 
    locked_i_5
       (.I0(locked_i_6_n_0),
        .I1(locked_i_7_n_0),
        .I2(locked_i_8_n_0),
        .I3(locked_i_9_n_0),
        .I4(locked_i_10_n_0),
        .I5(locked_i_11_n_0),
        .O(operation_valid));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    locked_i_6
       (.I0(\mem_reg_n_0_[1][5] ),
        .I1(\mem_reg_n_0_[1][3] ),
        .I2(\mem_reg_n_0_[1][2] ),
        .I3(\mem_reg_n_0_[1][1] ),
        .I4(\mem_reg_n_0_[1][0] ),
        .I5(\mem_reg_n_0_[1][4] ),
        .O(locked_i_6_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    locked_i_7
       (.I0(locked_i_12_n_0),
        .I1(\mem_reg_n_0_[4][0] ),
        .I2(\mem_reg_n_0_[4][12] ),
        .I3(\mem_reg_n_0_[4][3] ),
        .I4(\mem_reg_n_0_[4][7] ),
        .I5(locked_i_13_n_0),
        .O(locked_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    locked_i_8
       (.I0(\mem_reg_n_0_[4][14] ),
        .I1(\mem_reg_n_0_[4][15] ),
        .I2(\mem_reg_n_0_[4][13] ),
        .I3(\mem_reg_n_0_[4][11] ),
        .O(locked_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    locked_i_9
       (.I0(locked_i_14_n_0),
        .I1(locked_i_15_n_0),
        .I2(locked_i_16_n_0),
        .I3(locked_i_17_n_0),
        .I4(locked_i_18_n_0),
        .I5(locked_i_19_n_0),
        .O(locked_i_9_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mem[0][15]_i_1 
       (.I0(s_axil_ctrl_awaddr[1]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][15]_i_3_n_0 ),
        .I5(\mem[0][31]_i_4_n_0 ),
        .O(\mem[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \mem[0][15]_i_2 
       (.I0(\mem[0][31]_i_4_n_0 ),
        .I1(\mem[0][15]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(p_8_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \mem[0][15]_i_3 
       (.I0(p_19_in),
        .I1(s_axil_ctrl_wstrb[1]),
        .O(\mem[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFF00000000)) 
    \mem[0][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[1]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[0][31]_i_4_n_0 ),
        .O(\mem[0][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAE)) 
    \mem[0][23]_i_2 
       (.I0(\mem[0][31]_i_4_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(p_8_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem[0][23]_i_3 
       (.I0(s_axil_ctrl_wstrb[2]),
        .I1(p_19_in),
        .O(\mem[0][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \mem[0][31]_i_1 
       (.I0(s_axil_ctrl_awaddr[1]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][31]_i_3_n_0 ),
        .I5(\mem[0][31]_i_4_n_0 ),
        .O(\mem[0][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \mem[0][31]_i_2 
       (.I0(\mem[0][31]_i_4_n_0 ),
        .I1(\mem[0][31]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(p_8_out[31]));
  LUT2 #(
    .INIT(4'h7)) 
    \mem[0][31]_i_3 
       (.I0(s_axil_ctrl_wstrb[3]),
        .I1(p_19_in),
        .O(\mem[0][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \mem[0][31]_i_4 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[0][31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \mem[0][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \mem[0][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(p_8_out[7]));
  LUT6 #(
    .INIT(64'hF0F0F0F1F0F0F0F0)) 
    \mem[0][7]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(interrupt_error),
        .I3(interrupt_abort),
        .I4(locked_reg_0),
        .I5(operation_busy_i_5_n_0),
        .O(rw_op_dne_reg_en));
  LUT2 #(
    .INIT(4'h8)) 
    \mem[0][7]_i_4 
       (.I0(s_axil_ctrl_wstrb[0]),
        .I1(p_19_in),
        .O(\mem[0][7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00000000)) 
    \mem[10][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[10][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \mem[10][15]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[10][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF00000000)) 
    \mem[10][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[2]),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[10][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \mem[10][23]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_awaddr[2]),
        .O(\mem[10][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00000000)) 
    \mem[10][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[10][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    \mem[10][31]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[10][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF00000000)) 
    \mem[10][7]_i_1 
       (.I0(s_axil_ctrl_awaddr[2]),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(\mem[0][7]_i_4_n_0 ),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[10][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \mem[10][7]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(\mem[0][7]_i_4_n_0 ),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_awaddr[2]),
        .O(\mem[10][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \mem[11][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[11][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \mem[11][15]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[11][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF00000000)) 
    \mem[11][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[11][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \mem[11][23]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[11][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \mem[11][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[11][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \mem[11][31]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[11][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF00000000)) 
    \mem[11][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[11][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \mem[11][7]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[11][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[12][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[12][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[12][15]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[12][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \mem[12][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[12][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[12][23]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[12][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[12][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[12][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[12][31]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[12][31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \mem[12][31]_i_3 
       (.I0(int_buf_rslt_m_axis_tlast),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(fsm_rst),
        .O(\mem[12][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \mem[12][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[12][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[12][7]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[12][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[13][0]_i_1 
       (.I0(s_axil_ctrl_wdata[0]),
        .I1(rw_op_dne_reg_en),
        .I2(p_5_out[7]),
        .I3(operation_done_rd),
        .O(\mem[13][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[13][15]_i_1 
       (.I0(p_19_in),
        .I1(s_axil_ctrl_wstrb[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[15]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[13][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[23]));
  LUT5 #(
    .INIT(32'h00400000)) 
    \mem[13][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[31]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[13][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(p_5_out[7]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \mem[14][15]_i_1 
       (.I0(p_19_in),
        .I1(s_axil_ctrl_wstrb[1]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[14][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \mem[14][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \mem[14][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[14][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \mem[15][15]_i_1 
       (.I0(p_19_in),
        .I1(s_axil_ctrl_wstrb[1]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[15]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem[15][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[23]));
  LUT5 #(
    .INIT(32'h40000000)) 
    \mem[15][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[31]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mem[15][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .O(p_4_out[7]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[1][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[1][31]_i_3_n_0 ),
        .O(\mem[1][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[1][15]_i_2 
       (.I0(\mem[1][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[1][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00000000)) 
    \mem[1][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[3]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[1][31]_i_3_n_0 ),
        .O(\mem[1][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \mem[1][23]_i_2 
       (.I0(\mem[1][31]_i_3_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[3]),
        .O(\mem[1][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[1][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[1][31]_i_3_n_0 ),
        .O(\mem[1][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[1][31]_i_2 
       (.I0(\mem[1][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[1][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[1][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[1][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[1][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[1][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[1][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[1][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[2][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[2][31]_i_3_n_0 ),
        .O(\mem[2][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[2][15]_i_2 
       (.I0(\mem[2][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[2][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00000000)) 
    \mem[2][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[0]),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[2][31]_i_3_n_0 ),
        .O(\mem[2][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \mem[2][23]_i_2 
       (.I0(\mem[2][31]_i_3_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(s_axil_ctrl_awaddr[0]),
        .O(\mem[2][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[2][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[2][31]_i_3_n_0 ),
        .O(\mem[2][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[2][31]_i_2 
       (.I0(\mem[2][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[2][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[2][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[2][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[2][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[2][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[2][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[2][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[3][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[3][31]_i_3_n_0 ),
        .O(\mem[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[3][15]_i_2 
       (.I0(\mem[3][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[3][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF7FFFF00000000)) 
    \mem[3][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[1]),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[3][31]_i_3_n_0 ),
        .O(\mem[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAEAAAAAAAAAAAA)) 
    \mem[3][23]_i_2 
       (.I0(\mem[3][31]_i_3_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(\mem[3][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[3][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[3][31]_i_3_n_0 ),
        .O(\mem[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[3][31]_i_2 
       (.I0(\mem[3][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[3][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \mem[3][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[3][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA8AAAAAAAAAAAAAA)) 
    \mem[3][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[3][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[3][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[4][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[4][31]_i_3_n_0 ),
        .O(\mem[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[4][15]_i_2 
       (.I0(\mem[4][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[4][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00000000)) 
    \mem[4][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[3]),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[4][31]_i_3_n_0 ),
        .O(\mem[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \mem[4][23]_i_2 
       (.I0(\mem[4][31]_i_3_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(s_axil_ctrl_awaddr[3]),
        .O(\mem[4][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[4][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[4][31]_i_3_n_0 ),
        .O(\mem[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[4][31]_i_2 
       (.I0(\mem[4][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[4][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[4][31]_i_3 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[4][31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAAAAA)) 
    \mem[4][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \mem[4][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[4][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \mem[5][15]_i_1 
       (.I0(p_19_in),
        .I1(s_axil_ctrl_wstrb[1]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .I5(s_axil_ctrl_awaddr[2]),
        .O(\mem[5][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[5][16]_i_1 
       (.I0(s_axil_ctrl_wdata[16]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[5][23]_i_1_n_0 ),
        .I3(grid_loaded_rd),
        .O(\mem[5][16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[5][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\mem[5][23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[5][24]_i_1 
       (.I0(s_axil_ctrl_wdata[24]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[5][31]_i_1_n_0 ),
        .I3(scle_loaded_rd),
        .O(\mem[5][24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \mem[5][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .O(\mem[5][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAA2AAAAA)) 
    \mem[5][7]_i_1 
       (.I0(rw_op_dne_reg_en),
        .I1(\mem[0][7]_i_4_n_0 ),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[3]),
        .O(\mem[5][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAEAAAAA)) 
    \mem[5][7]_i_2 
       (.I0(rw_op_dne_reg_en),
        .I1(\mem[0][7]_i_4_n_0 ),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[3]),
        .O(\mem[5][7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[5][8]_i_1 
       (.I0(s_axil_ctrl_wdata[8]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[5][15]_i_1_n_0 ),
        .I3(data_loaded_rd),
        .O(\mem[5][8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA3A0)) 
    \mem[6][0]_i_1 
       (.I0(s_axil_ctrl_wdata[0]),
        .I1(rw_op_dne_reg_en),
        .I2(\mem[6][7]_i_1_n_0 ),
        .I3(wght_loaded_rd),
        .O(\mem[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \mem[6][15]_i_1 
       (.I0(p_19_in),
        .I1(s_axil_ctrl_wstrb[1]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(s_axil_ctrl_awaddr[1]),
        .O(\mem[6][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[6][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[6][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \mem[6][24]_i_1 
       (.I0(operation_busy),
        .I1(operation_error),
        .I2(\s_axil_ctrl_awaddr[5] ),
        .I3(s_axil_ctrl_wdata[24]),
        .O(\mem[6][24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][25]_i_1 
       (.I0(operation_busy),
        .I1(\s_axil_ctrl_awaddr[5] ),
        .I2(s_axil_ctrl_wdata[25]),
        .O(\mem[6][25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][26]_i_1 
       (.I0(operation_error),
        .I1(\s_axil_ctrl_awaddr[5] ),
        .I2(s_axil_ctrl_wdata[26]),
        .O(\mem[6][26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][27]_i_1 
       (.I0(\fsm_state_reg[1] ),
        .I1(\s_axil_ctrl_awaddr[5] ),
        .I2(s_axil_ctrl_wdata[27]),
        .O(\mem[6][27]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][28]_i_1 
       (.I0(operation_valid),
        .I1(\s_axil_ctrl_awaddr[5] ),
        .I2(s_axil_ctrl_wdata[28]),
        .O(\mem[6][28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \mem[6][29]_i_2 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\s_axil_ctrl_awaddr[5] ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[6][30]_i_1 
       (.I0(s_axil_ctrl_wdata[30]),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[6][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mem[6][31]_i_1 
       (.I0(s_axil_ctrl_wdata[31]),
        .I1(s_axil_ctrl_awaddr[1]),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[6][31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \mem[6][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(s_axil_ctrl_awaddr[1]),
        .O(\mem[6][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAACFAA00)) 
    \mem[6][8]_i_1 
       (.I0(s_axil_ctrl_wdata[8]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\mem[6][15]_i_1_n_0 ),
        .I4(operation_start_rd),
        .O(\mem[6][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \mem[7][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[7][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \mem[7][15]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[7][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF00000000)) 
    \mem[7][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[7][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAAAAAA)) 
    \mem[7][23]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[7][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF00000000)) 
    \mem[7][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[2]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[7][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAEAAA)) 
    \mem[7][31]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[2]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[7][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF00000000)) 
    \mem[7][7]_i_1 
       (.I0(s_axil_ctrl_awaddr[3]),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(\mem[0][7]_i_4_n_0 ),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[7][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \mem[7][7]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(\mem[0][7]_i_4_n_0 ),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(s_axil_ctrl_awaddr[3]),
        .O(\mem[7][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[8][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[8][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[8][15]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[8][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00000000)) 
    \mem[8][23]_i_1 
       (.I0(s_axil_ctrl_awaddr[2]),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(\mem[0][23]_i_3_n_0 ),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[8][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \mem[8][23]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(\mem[0][23]_i_3_n_0 ),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_awaddr[2]),
        .O(\mem[8][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000000)) 
    \mem[8][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[8][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \mem[8][31]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[8][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00000000)) 
    \mem[8][7]_i_1 
       (.I0(s_axil_ctrl_awaddr[2]),
        .I1(s_axil_ctrl_awaddr[3]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[0]),
        .I4(\mem[0][7]_i_4_n_0 ),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[8][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAEAAAA)) 
    \mem[8][7]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(\mem[0][7]_i_4_n_0 ),
        .I2(s_axil_ctrl_awaddr[0]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[3]),
        .I5(s_axil_ctrl_awaddr[2]),
        .O(\mem[8][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[9][15]_i_1 
       (.I0(\mem[0][15]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[9][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[9][15]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][15]_i_3_n_0 ),
        .O(\mem[9][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \mem[9][23]_i_1 
       (.I0(\mem[0][23]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[9][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[9][23]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][23]_i_3_n_0 ),
        .O(\mem[9][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000000)) 
    \mem[9][31]_i_1 
       (.I0(\mem[0][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[9][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \mem[9][31]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][31]_i_3_n_0 ),
        .O(\mem[9][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000000)) 
    \mem[9][7]_i_1 
       (.I0(\mem[0][7]_i_4_n_0 ),
        .I1(s_axil_ctrl_awaddr[0]),
        .I2(s_axil_ctrl_awaddr[3]),
        .I3(s_axil_ctrl_awaddr[1]),
        .I4(s_axil_ctrl_awaddr[2]),
        .I5(\mem[12][31]_i_3_n_0 ),
        .O(\mem[9][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \mem[9][7]_i_2 
       (.I0(\mem[12][31]_i_3_n_0 ),
        .I1(s_axil_ctrl_awaddr[2]),
        .I2(s_axil_ctrl_awaddr[1]),
        .I3(s_axil_ctrl_awaddr[3]),
        .I4(s_axil_ctrl_awaddr[0]),
        .I5(\mem[0][7]_i_4_n_0 ),
        .O(\mem[9][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_4 
       (.I0(rslt_size_rd[0]),
        .I1(\mem_reg_n_0_[2][0] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][0] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][0] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_5 
       (.I0(\mem_reg[7]_12 [0]),
        .I1(wght_loaded_rd),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[0]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][0] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_6 
       (.I0(\mem_reg[11]_8 [0]),
        .I1(\mem_reg[10]_9 [0]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [0]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[0]_i_7 
       (.I0(\mem_reg[15]_5 [0]),
        .I1(\mem_reg[14]_6 [0]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(operation_done_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [0]),
        .O(\mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_4 
       (.I0(rslt_size_rd[10]),
        .I1(\mem_reg_n_0_[2][10] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][10] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][10] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_5 
       (.I0(\mem_reg[7]_12 [10]),
        .I1(\mem_reg_n_0_[6][10] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][10] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][10] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_6 
       (.I0(\mem_reg[11]_8 [10]),
        .I1(\mem_reg[10]_9 [10]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [10]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [10]),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[10]_i_7 
       (.I0(\mem_reg[15]_5 [10]),
        .I1(\mem_reg[14]_6 [10]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [10]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [10]),
        .O(\mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_4 
       (.I0(rslt_size_rd[11]),
        .I1(\mem_reg_n_0_[2][11] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][11] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][11] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_5 
       (.I0(\mem_reg[7]_12 [11]),
        .I1(\mem_reg_n_0_[6][11] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][11] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][11] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_6 
       (.I0(\mem_reg[11]_8 [11]),
        .I1(\mem_reg[10]_9 [11]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [11]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [11]),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[11]_i_7 
       (.I0(\mem_reg[15]_5 [11]),
        .I1(\mem_reg[14]_6 [11]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [11]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [11]),
        .O(\mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_4 
       (.I0(rslt_size_rd[12]),
        .I1(\mem_reg_n_0_[2][12] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][12] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][12] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_5 
       (.I0(\mem_reg[7]_12 [12]),
        .I1(\mem_reg_n_0_[6][12] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][12] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][12] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_6 
       (.I0(\mem_reg[11]_8 [12]),
        .I1(\mem_reg[10]_9 [12]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [12]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [12]),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[12]_i_7 
       (.I0(\mem_reg[15]_5 [12]),
        .I1(\mem_reg[14]_6 [12]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [12]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [12]),
        .O(\mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_4 
       (.I0(rslt_size_rd[13]),
        .I1(\mem_reg_n_0_[2][13] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][13] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][13] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_5 
       (.I0(\mem_reg[7]_12 [13]),
        .I1(\mem_reg_n_0_[6][13] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][13] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][13] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_6 
       (.I0(\mem_reg[11]_8 [13]),
        .I1(\mem_reg[10]_9 [13]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [13]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [13]),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[13]_i_7 
       (.I0(\mem_reg[15]_5 [13]),
        .I1(\mem_reg[14]_6 [13]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [13]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [13]),
        .O(\mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_4 
       (.I0(rslt_size_rd[14]),
        .I1(\mem_reg_n_0_[2][14] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][14] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][14] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_5 
       (.I0(\mem_reg[7]_12 [14]),
        .I1(\mem_reg_n_0_[6][14] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][14] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][14] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_6 
       (.I0(\mem_reg[11]_8 [14]),
        .I1(\mem_reg[10]_9 [14]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [14]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [14]),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[14]_i_7 
       (.I0(\mem_reg[15]_5 [14]),
        .I1(\mem_reg[14]_6 [14]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [14]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [14]),
        .O(\mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_4 
       (.I0(rslt_size_rd[15]),
        .I1(\mem_reg_n_0_[2][15] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][15] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][15] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_5 
       (.I0(\mem_reg[7]_12 [15]),
        .I1(\mem_reg_n_0_[6][15] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][15] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][15] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_6 
       (.I0(\mem_reg[11]_8 [15]),
        .I1(\mem_reg[10]_9 [15]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [15]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [15]),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[15]_i_7 
       (.I0(\mem_reg[15]_5 [15]),
        .I1(\mem_reg[14]_6 [15]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [15]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [15]),
        .O(\mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_4 
       (.I0(rslt_size_rd[16]),
        .I1(\mem_reg_n_0_[2][16] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][16] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][16] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_5 
       (.I0(\mem_reg[7]_12 [16]),
        .I1(interrupt_soft),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(grid_loaded_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][16] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_6 
       (.I0(\mem_reg[11]_8 [16]),
        .I1(\mem_reg[10]_9 [16]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [16]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [16]),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[16]_i_7 
       (.I0(\mem_reg[15]_5 [16]),
        .I1(\mem_reg[14]_6 [16]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [16]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [16]),
        .O(\mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_4 
       (.I0(rslt_size_rd[17]),
        .I1(\mem_reg_n_0_[2][17] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][17] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][17] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_5 
       (.I0(\mem_reg[7]_12 [17]),
        .I1(interrupt_abort),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][17] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][17] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_6 
       (.I0(\mem_reg[11]_8 [17]),
        .I1(\mem_reg[10]_9 [17]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [17]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [17]),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[17]_i_7 
       (.I0(\mem_reg[15]_5 [17]),
        .I1(\mem_reg[14]_6 [17]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [17]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [17]),
        .O(\mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_4 
       (.I0(rslt_size_rd[18]),
        .I1(\mem_reg_n_0_[2][18] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][18] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][18] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_5 
       (.I0(\mem_reg[7]_12 [18]),
        .I1(interrupt_error),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][18] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][18] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_6 
       (.I0(\mem_reg[11]_8 [18]),
        .I1(\mem_reg[10]_9 [18]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [18]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [18]),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[18]_i_7 
       (.I0(\mem_reg[15]_5 [18]),
        .I1(\mem_reg[14]_6 [18]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [18]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [18]),
        .O(\mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_4 
       (.I0(rslt_size_rd[19]),
        .I1(\mem_reg_n_0_[2][19] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][19] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][19] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_5 
       (.I0(\mem_reg[7]_12 [19]),
        .I1(\mem_reg_n_0_[6][19] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][19] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][19] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_6 
       (.I0(\mem_reg[11]_8 [19]),
        .I1(\mem_reg[10]_9 [19]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [19]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [19]),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[19]_i_7 
       (.I0(\mem_reg[15]_5 [19]),
        .I1(\mem_reg[14]_6 [19]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [19]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [19]),
        .O(\mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_4 
       (.I0(rslt_size_rd[1]),
        .I1(\mem_reg_n_0_[2][1] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][1] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][1] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_5 
       (.I0(\mem_reg[7]_12 [1]),
        .I1(\mem_reg_n_0_[6][1] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][1] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_6 
       (.I0(\mem_reg[11]_8 [1]),
        .I1(\mem_reg[10]_9 [1]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [1]),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[1]_i_7 
       (.I0(\mem_reg[15]_5 [1]),
        .I1(\mem_reg[14]_6 [1]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [1]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [1]),
        .O(\mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_4 
       (.I0(rslt_size_rd[20]),
        .I1(\mem_reg_n_0_[2][20] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][20] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][20] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_5 
       (.I0(\mem_reg[7]_12 [20]),
        .I1(\mem_reg_n_0_[6][20] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][20] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][20] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_6 
       (.I0(\mem_reg[11]_8 [20]),
        .I1(\mem_reg[10]_9 [20]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [20]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [20]),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[20]_i_7 
       (.I0(\mem_reg[15]_5 [20]),
        .I1(\mem_reg[14]_6 [20]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [20]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [20]),
        .O(\mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_4 
       (.I0(rslt_size_rd[21]),
        .I1(\mem_reg_n_0_[2][21] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][21] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][21] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_5 
       (.I0(\mem_reg[7]_12 [21]),
        .I1(\mem_reg_n_0_[6][21] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][21] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][21] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_6 
       (.I0(\mem_reg[11]_8 [21]),
        .I1(\mem_reg[10]_9 [21]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [21]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [21]),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[21]_i_7 
       (.I0(\mem_reg[15]_5 [21]),
        .I1(\mem_reg[14]_6 [21]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [21]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [21]),
        .O(\mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_4 
       (.I0(rslt_size_rd[22]),
        .I1(\mem_reg_n_0_[2][22] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][22] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][22] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_5 
       (.I0(\mem_reg[7]_12 [22]),
        .I1(\mem_reg_n_0_[6][22] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][22] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][22] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_6 
       (.I0(\mem_reg[11]_8 [22]),
        .I1(\mem_reg[10]_9 [22]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [22]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [22]),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[22]_i_7 
       (.I0(\mem_reg[15]_5 [22]),
        .I1(\mem_reg[14]_6 [22]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [22]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [22]),
        .O(\mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_4 
       (.I0(rslt_size_rd[23]),
        .I1(\mem_reg_n_0_[2][23] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][23] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][23] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_5 
       (.I0(\mem_reg[7]_12 [23]),
        .I1(\mem_reg_n_0_[6][23] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][23] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][23] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_6 
       (.I0(\mem_reg[11]_8 [23]),
        .I1(\mem_reg[10]_9 [23]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [23]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [23]),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[23]_i_7 
       (.I0(\mem_reg[15]_5 [23]),
        .I1(\mem_reg[14]_6 [23]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [23]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [23]),
        .O(\mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_4 
       (.I0(rslt_size_rd[24]),
        .I1(\mem_reg_n_0_[2][24] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][24] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][24] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_5 
       (.I0(\mem_reg[7]_12 [24]),
        .I1(\mem_reg_n_0_[6][24] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(scle_loaded_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][24] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_6 
       (.I0(\mem_reg[11]_8 [24]),
        .I1(\mem_reg[10]_9 [24]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [24]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [24]),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[24]_i_7 
       (.I0(\mem_reg[15]_5 [24]),
        .I1(\mem_reg[14]_6 [24]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [24]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [24]),
        .O(\mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_4 
       (.I0(rslt_size_rd[25]),
        .I1(\mem_reg_n_0_[2][25] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][25] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][25] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_5 
       (.I0(\mem_reg[7]_12 [25]),
        .I1(\mem_reg_n_0_[6][25] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][25] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][25] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_6 
       (.I0(\mem_reg[11]_8 [25]),
        .I1(\mem_reg[10]_9 [25]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [25]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [25]),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[25]_i_7 
       (.I0(\mem_reg[15]_5 [25]),
        .I1(\mem_reg[14]_6 [25]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [25]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [25]),
        .O(\mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_4 
       (.I0(rslt_size_rd[26]),
        .I1(\mem_reg_n_0_[2][26] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][26] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][26] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_5 
       (.I0(\mem_reg[7]_12 [26]),
        .I1(\mem_reg_n_0_[6][26] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][26] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][26] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_6 
       (.I0(\mem_reg[11]_8 [26]),
        .I1(\mem_reg[10]_9 [26]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [26]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [26]),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[26]_i_7 
       (.I0(\mem_reg[15]_5 [26]),
        .I1(\mem_reg[14]_6 [26]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [26]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [26]),
        .O(\mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_4 
       (.I0(rslt_size_rd[27]),
        .I1(\mem_reg_n_0_[2][27] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][27] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][27] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_5 
       (.I0(\mem_reg[7]_12 [27]),
        .I1(\mem_reg_n_0_[6][27] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][27] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][27] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_6 
       (.I0(\mem_reg[11]_8 [27]),
        .I1(\mem_reg[10]_9 [27]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [27]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [27]),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[27]_i_7 
       (.I0(\mem_reg[15]_5 [27]),
        .I1(\mem_reg[14]_6 [27]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [27]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [27]),
        .O(\mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_4 
       (.I0(rslt_size_rd[28]),
        .I1(\mem_reg_n_0_[2][28] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][28] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][28] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_5 
       (.I0(\mem_reg[7]_12 [28]),
        .I1(\mem_reg_n_0_[6][28] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][28] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][28] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_6 
       (.I0(\mem_reg[11]_8 [28]),
        .I1(\mem_reg[10]_9 [28]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [28]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [28]),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[28]_i_7 
       (.I0(\mem_reg[15]_5 [28]),
        .I1(\mem_reg[14]_6 [28]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [28]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [28]),
        .O(\mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_4 
       (.I0(rslt_size_rd[29]),
        .I1(\mem_reg_n_0_[2][29] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][29] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][29] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_5 
       (.I0(\mem_reg[7]_12 [29]),
        .I1(\mem_reg_n_0_[6][29] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][29] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][29] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_6 
       (.I0(\mem_reg[11]_8 [29]),
        .I1(\mem_reg[10]_9 [29]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [29]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [29]),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[29]_i_7 
       (.I0(\mem_reg[15]_5 [29]),
        .I1(\mem_reg[14]_6 [29]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [29]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [29]),
        .O(\mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_4 
       (.I0(rslt_size_rd[2]),
        .I1(\mem_reg_n_0_[2][2] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][2] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][2] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_5 
       (.I0(\mem_reg[7]_12 [2]),
        .I1(\mem_reg_n_0_[6][2] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][2] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_6 
       (.I0(\mem_reg[11]_8 [2]),
        .I1(\mem_reg[10]_9 [2]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [2]),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[2]_i_7 
       (.I0(\mem_reg[15]_5 [2]),
        .I1(\mem_reg[14]_6 [2]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [2]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [2]),
        .O(\mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_4 
       (.I0(rslt_size_rd[30]),
        .I1(\mem_reg_n_0_[2][30] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][30] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][30] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_5 
       (.I0(\mem_reg[7]_12 [30]),
        .I1(\mem_reg_n_0_[6][30] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][30] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][30] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_6 
       (.I0(\mem_reg[11]_8 [30]),
        .I1(\mem_reg[10]_9 [30]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [30]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [30]),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[30]_i_7 
       (.I0(\mem_reg[15]_5 [30]),
        .I1(\mem_reg[14]_6 [30]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [30]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [30]),
        .O(\mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_4 
       (.I0(rslt_size_rd[31]),
        .I1(\mem_reg_n_0_[2][31] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][31] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][31] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_5 
       (.I0(\mem_reg[7]_12 [31]),
        .I1(\mem_reg_n_0_[6][31] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][31] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][31] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_6 
       (.I0(\mem_reg[11]_8 [31]),
        .I1(\mem_reg[10]_9 [31]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [31]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [31]),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[31]_i_7 
       (.I0(\mem_reg[15]_5 [31]),
        .I1(\mem_reg[14]_6 [31]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [31]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [31]),
        .O(\mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_4 
       (.I0(rslt_size_rd[3]),
        .I1(\mem_reg_n_0_[2][3] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][3] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][3] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_5 
       (.I0(\mem_reg[7]_12 [3]),
        .I1(\mem_reg_n_0_[6][3] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][3] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_6 
       (.I0(\mem_reg[11]_8 [3]),
        .I1(\mem_reg[10]_9 [3]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [3]),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[3]_i_7 
       (.I0(\mem_reg[15]_5 [3]),
        .I1(\mem_reg[14]_6 [3]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [3]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [3]),
        .O(\mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_4 
       (.I0(rslt_size_rd[4]),
        .I1(\mem_reg_n_0_[2][4] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][4] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][4] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_5 
       (.I0(\mem_reg[7]_12 [4]),
        .I1(\mem_reg_n_0_[6][4] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][4] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_6 
       (.I0(\mem_reg[11]_8 [4]),
        .I1(\mem_reg[10]_9 [4]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [4]),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[4]_i_7 
       (.I0(\mem_reg[15]_5 [4]),
        .I1(\mem_reg[14]_6 [4]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [4]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [4]),
        .O(\mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_4 
       (.I0(rslt_size_rd[5]),
        .I1(\mem_reg_n_0_[2][5] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][5] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][5] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_5 
       (.I0(\mem_reg[7]_12 [5]),
        .I1(\mem_reg_n_0_[6][5] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][5] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_6 
       (.I0(\mem_reg[11]_8 [5]),
        .I1(\mem_reg[10]_9 [5]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [5]),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[5]_i_7 
       (.I0(\mem_reg[15]_5 [5]),
        .I1(\mem_reg[14]_6 [5]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [5]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [5]),
        .O(\mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_4 
       (.I0(rslt_size_rd[6]),
        .I1(\mem_reg_n_0_[2][6] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][6] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][6] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_5 
       (.I0(\mem_reg[7]_12 [6]),
        .I1(\mem_reg_n_0_[6][6] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][6] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_6 
       (.I0(\mem_reg[11]_8 [6]),
        .I1(\mem_reg[10]_9 [6]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [6]),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[6]_i_7 
       (.I0(\mem_reg[15]_5 [6]),
        .I1(\mem_reg[14]_6 [6]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [6]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [6]),
        .O(\mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_4 
       (.I0(rslt_size_rd[7]),
        .I1(\mem_reg_n_0_[2][7] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][7] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][7] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_5 
       (.I0(\mem_reg[7]_12 [7]),
        .I1(\mem_reg_n_0_[6][7] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(btch_size_rd[7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][7] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_6 
       (.I0(\mem_reg[11]_8 [7]),
        .I1(\mem_reg[10]_9 [7]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [7]),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[7]_i_7 
       (.I0(\mem_reg[15]_5 [7]),
        .I1(\mem_reg[14]_6 [7]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [7]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [7]),
        .O(\mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_4 
       (.I0(rslt_size_rd[8]),
        .I1(\mem_reg_n_0_[2][8] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][8] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][8] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_5 
       (.I0(\mem_reg[7]_12 [8]),
        .I1(operation_start_rd),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(data_loaded_rd),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][8] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_6 
       (.I0(\mem_reg[11]_8 [8]),
        .I1(\mem_reg[10]_9 [8]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [8]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [8]),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[8]_i_7 
       (.I0(\mem_reg[15]_5 [8]),
        .I1(\mem_reg[14]_6 [8]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [8]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [8]),
        .O(\mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_4 
       (.I0(rslt_size_rd[9]),
        .I1(\mem_reg_n_0_[2][9] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[1][9] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[0][9] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_5 
       (.I0(\mem_reg[7]_12 [9]),
        .I1(\mem_reg_n_0_[6][9] ),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg_n_0_[5][9] ),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg_n_0_[4][9] ),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_6 
       (.I0(\mem_reg[11]_8 [9]),
        .I1(\mem_reg[10]_9 [9]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[9]_10 [9]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[8]_11 [9]),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_inferred__0/s_axil_rdata_reg[9]_i_7 
       (.I0(\mem_reg[15]_5 [9]),
        .I1(\mem_reg[14]_6 [9]),
        .I2(s_axil_ctrl_araddr[1]),
        .I3(\mem_reg[13]_4 [9]),
        .I4(s_axil_ctrl_araddr[0]),
        .I5(\mem_reg[12]_7 [9]),
        .O(\mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0 ));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0 ),
        .O(mem[0]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[0]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[0]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[0]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[0]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[0]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0 ),
        .O(mem[10]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[10]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[10]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[10]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[10]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[10]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0 ),
        .O(mem[11]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[11]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[11]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[11]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[11]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[11]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0 ),
        .O(mem[12]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[12]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[12]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[12]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[12]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[12]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0 ),
        .O(mem[13]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[13]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[13]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[13]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[13]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[13]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0 ),
        .O(mem[14]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[14]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[14]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[14]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[14]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[14]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0 ),
        .O(mem[15]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[15]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[15]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[15]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[15]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[15]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0 ),
        .O(mem[16]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[16]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[16]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[16]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[16]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[16]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0 ),
        .O(mem[17]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[17]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[17]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[17]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[17]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[17]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0 ),
        .O(mem[18]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[18]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[18]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[18]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[18]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[18]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0 ),
        .O(mem[19]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[19]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[19]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[19]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[19]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[19]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0 ),
        .O(mem[1]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[1]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[1]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[1]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[1]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[1]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0 ),
        .O(mem[20]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[20]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[20]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[20]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[20]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[20]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0 ),
        .O(mem[21]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[21]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[21]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[21]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[21]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[21]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0 ),
        .O(mem[22]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[22]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[22]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[22]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[22]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[22]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0 ),
        .O(mem[23]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[23]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[23]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[23]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[23]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[23]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0 ),
        .O(mem[24]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[24]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[24]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[24]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[24]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[24]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0 ),
        .O(mem[25]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[25]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[25]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[25]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[25]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[25]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0 ),
        .O(mem[26]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[26]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[26]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[26]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[26]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[26]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0 ),
        .O(mem[27]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[27]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[27]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[27]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[27]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[27]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0 ),
        .O(mem[28]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[28]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[28]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[28]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[28]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[28]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0 ),
        .O(mem[29]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[29]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[29]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[29]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[29]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[29]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0 ),
        .O(mem[2]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[2]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[2]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[2]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[2]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[2]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0 ),
        .O(mem[30]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[30]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[30]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[30]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[30]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[30]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0 ),
        .O(mem[31]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[31]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[31]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[31]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[31]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[31]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0 ),
        .O(mem[3]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[3]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[3]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[3]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[3]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[3]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0 ),
        .O(mem[4]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[4]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[4]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[4]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[4]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[4]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0 ),
        .O(mem[5]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[5]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[5]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[5]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[5]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[5]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0 ),
        .O(mem[6]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[6]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[6]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[6]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[6]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[6]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0 ),
        .O(mem[7]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[7]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[7]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[7]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[7]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[7]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0 ),
        .O(mem[8]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[8]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[8]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[8]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[8]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[8]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF8 \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_1 
       (.I0(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0 ),
        .O(mem[9]),
        .S(s_axil_ctrl_araddr[3]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[9]_i_4_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[9]_i_5_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_2_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  MUXF7 \mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3 
       (.I0(\mem_inferred__0/s_axil_rdata_reg[9]_i_6_n_0 ),
        .I1(\mem_inferred__0/s_axil_rdata_reg[9]_i_7_n_0 ),
        .O(\mem_inferred__0/s_axil_rdata_reg_reg[9]_i_3_n_0 ),
        .S(s_axil_ctrl_araddr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][0] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg_n_0_[0][0] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][10] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[0][10] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][11] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[0][11] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][12] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[0][12] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][13] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[0][13] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][14] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[0][14] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][15] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[0][15] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][16] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg_n_0_[0][16] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][17] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg_n_0_[0][17] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][18] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg_n_0_[0][18] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][19] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[0][19] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][1] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg_n_0_[0][1] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][20] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[0][20] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][21] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[0][21] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][22] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[0][22] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][23] 
       (.C(fsm_clk),
        .CE(p_8_out[23]),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[0][23] ),
        .R(\mem[0][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][24] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg_n_0_[0][24] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][25] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg_n_0_[0][25] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][26] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg_n_0_[0][26] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][27] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg_n_0_[0][27] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][28] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg_n_0_[0][28] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][29] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg_n_0_[0][29] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][2] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg_n_0_[0][2] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][30] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg_n_0_[0][30] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][31] 
       (.C(fsm_clk),
        .CE(p_8_out[31]),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg_n_0_[0][31] ),
        .R(\mem[0][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][3] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg_n_0_[0][3] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][4] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg_n_0_[0][4] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][5] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg_n_0_[0][5] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][6] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg_n_0_[0][6] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][7] 
       (.C(fsm_clk),
        .CE(p_8_out[7]),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg_n_0_[0][7] ),
        .R(\mem[0][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][8] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg_n_0_[0][8] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[0][9] 
       (.C(fsm_clk),
        .CE(p_8_out[15]),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[0][9] ),
        .R(\mem[0][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][0] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[10]_9 [0]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][10] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[10]_9 [10]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][11] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[10]_9 [11]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][12] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[10]_9 [12]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][13] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[10]_9 [13]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][14] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[10]_9 [14]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][15] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[10]_9 [15]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][16] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[10]_9 [16]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][17] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[10]_9 [17]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][18] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[10]_9 [18]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][19] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[10]_9 [19]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][1] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[10]_9 [1]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][20] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[10]_9 [20]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][21] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[10]_9 [21]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][22] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[10]_9 [22]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][23] 
       (.C(fsm_clk),
        .CE(\mem[10][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[10]_9 [23]),
        .R(\mem[10][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][24] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[10]_9 [24]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][25] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[10]_9 [25]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][26] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[10]_9 [26]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][27] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[10]_9 [27]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][28] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[10]_9 [28]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][29] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[10]_9 [29]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][2] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[10]_9 [2]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][30] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[10]_9 [30]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][31] 
       (.C(fsm_clk),
        .CE(\mem[10][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[10]_9 [31]),
        .R(\mem[10][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][3] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[10]_9 [3]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][4] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[10]_9 [4]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][5] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[10]_9 [5]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][6] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[10]_9 [6]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][7] 
       (.C(fsm_clk),
        .CE(\mem[10][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[10]_9 [7]),
        .R(\mem[10][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][8] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[10]_9 [8]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[10][9] 
       (.C(fsm_clk),
        .CE(\mem[10][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[10]_9 [9]),
        .R(\mem[10][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][0] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[11]_8 [0]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][10] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[11]_8 [10]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][11] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[11]_8 [11]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][12] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[11]_8 [12]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][13] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[11]_8 [13]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][14] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[11]_8 [14]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][15] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[11]_8 [15]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][16] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[11]_8 [16]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][17] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[11]_8 [17]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][18] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[11]_8 [18]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][19] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[11]_8 [19]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][1] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[11]_8 [1]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][20] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[11]_8 [20]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][21] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[11]_8 [21]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][22] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[11]_8 [22]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][23] 
       (.C(fsm_clk),
        .CE(\mem[11][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[11]_8 [23]),
        .R(\mem[11][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][24] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[11]_8 [24]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][25] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[11]_8 [25]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][26] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[11]_8 [26]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][27] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[11]_8 [27]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][28] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[11]_8 [28]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][29] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[11]_8 [29]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][2] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[11]_8 [2]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][30] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[11]_8 [30]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][31] 
       (.C(fsm_clk),
        .CE(\mem[11][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[11]_8 [31]),
        .R(\mem[11][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][3] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[11]_8 [3]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][4] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[11]_8 [4]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][5] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[11]_8 [5]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][6] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[11]_8 [6]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][7] 
       (.C(fsm_clk),
        .CE(\mem[11][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[11]_8 [7]),
        .R(\mem[11][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][8] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[11]_8 [8]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[11][9] 
       (.C(fsm_clk),
        .CE(\mem[11][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[11]_8 [9]),
        .R(\mem[11][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][0] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[12]_7 [0]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][10] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[12]_7 [10]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][11] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[12]_7 [11]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][12] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[12]_7 [12]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][13] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[12]_7 [13]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][14] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[12]_7 [14]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][15] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[12]_7 [15]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][16] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[12]_7 [16]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][17] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[12]_7 [17]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][18] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[12]_7 [18]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][19] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[12]_7 [19]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][1] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[12]_7 [1]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][20] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[12]_7 [20]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][21] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[12]_7 [21]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][22] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[12]_7 [22]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][23] 
       (.C(fsm_clk),
        .CE(\mem[12][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[12]_7 [23]),
        .R(\mem[12][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][24] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[12]_7 [24]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][25] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[12]_7 [25]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][26] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[12]_7 [26]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][27] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[12]_7 [27]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][28] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[12]_7 [28]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][29] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[12]_7 [29]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][2] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[12]_7 [2]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][30] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[12]_7 [30]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][31] 
       (.C(fsm_clk),
        .CE(\mem[12][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[12]_7 [31]),
        .R(\mem[12][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][3] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[12]_7 [3]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][4] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[12]_7 [4]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][5] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[12]_7 [5]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][6] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[12]_7 [6]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][7] 
       (.C(fsm_clk),
        .CE(\mem[12][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[12]_7 [7]),
        .R(\mem[12][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][8] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[12]_7 [8]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[12][9] 
       (.C(fsm_clk),
        .CE(\mem[12][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[12]_7 [9]),
        .R(\mem[12][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[13][0]_i_1_n_0 ),
        .Q(operation_done_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][10] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[13]_4 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][11] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[13]_4 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][12] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[13]_4 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][13] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[13]_4 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][14] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[13]_4 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][15] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[13]_4 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][16] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[13]_4 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][17] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[13]_4 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][18] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[13]_4 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][19] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[13]_4 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][1] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[13]_4 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][20] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[13]_4 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][21] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[13]_4 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][22] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[13]_4 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][23] 
       (.C(fsm_clk),
        .CE(p_5_out[23]),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[13]_4 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][24] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[13]_4 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][25] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[13]_4 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][26] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[13]_4 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][27] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[13]_4 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][28] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[13]_4 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][29] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[13]_4 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][2] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[13]_4 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][30] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[13]_4 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][31] 
       (.C(fsm_clk),
        .CE(p_5_out[31]),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[13]_4 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][3] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[13]_4 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][4] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[13]_4 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][5] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[13]_4 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][6] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[13]_4 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][7] 
       (.C(fsm_clk),
        .CE(p_5_out[7]),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[13]_4 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][8] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[13]_4 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[13][9] 
       (.C(fsm_clk),
        .CE(p_5_out[15]),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[13]_4 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][0] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[14]_6 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][10] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[14]_6 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][11] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[14]_6 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][12] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[14]_6 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][13] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[14]_6 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][14] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[14]_6 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][15] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[14]_6 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][16] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[14]_6 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][17] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[14]_6 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][18] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[14]_6 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][19] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[14]_6 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][1] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[14]_6 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][20] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[14]_6 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][21] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[14]_6 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][22] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[14]_6 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][23] 
       (.C(fsm_clk),
        .CE(\mem[14][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[14]_6 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][24] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[14]_6 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][25] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[14]_6 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][26] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[14]_6 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][27] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[14]_6 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][28] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[14]_6 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][29] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[14]_6 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][2] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[14]_6 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][30] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[14]_6 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][31] 
       (.C(fsm_clk),
        .CE(\mem[14][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[14]_6 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][3] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[14]_6 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][4] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[14]_6 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][5] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[14]_6 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][6] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[14]_6 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][7] 
       (.C(fsm_clk),
        .CE(\mem[14][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[14]_6 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][8] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[14]_6 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[14][9] 
       (.C(fsm_clk),
        .CE(\mem[14][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[14]_6 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][0] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[15]_5 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][10] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[15]_5 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][11] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[15]_5 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][12] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[15]_5 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][13] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[15]_5 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][14] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[15]_5 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][15] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[15]_5 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][16] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[15]_5 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][17] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[15]_5 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][18] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[15]_5 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][19] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[15]_5 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][1] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[15]_5 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][20] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[15]_5 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][21] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[15]_5 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][22] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[15]_5 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][23] 
       (.C(fsm_clk),
        .CE(p_4_out[23]),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[15]_5 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][24] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[15]_5 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][25] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[15]_5 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][26] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[15]_5 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][27] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[15]_5 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][28] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[15]_5 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][29] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[15]_5 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][2] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[15]_5 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][30] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[15]_5 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][31] 
       (.C(fsm_clk),
        .CE(p_4_out[31]),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[15]_5 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][3] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[15]_5 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][4] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[15]_5 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][5] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[15]_5 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][6] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[15]_5 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][7] 
       (.C(fsm_clk),
        .CE(p_4_out[7]),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[15]_5 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][8] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[15]_5 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[15][9] 
       (.C(fsm_clk),
        .CE(p_4_out[15]),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[15]_5 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][0] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg_n_0_[1][0] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][10] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[1][10] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][11] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[1][11] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][12] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[1][12] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][13] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[1][13] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][14] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[1][14] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][15] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[1][15] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][16] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg_n_0_[1][16] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][17] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg_n_0_[1][17] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][18] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg_n_0_[1][18] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][19] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[1][19] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][1] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg_n_0_[1][1] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][20] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[1][20] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][21] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[1][21] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][22] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[1][22] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][23] 
       (.C(fsm_clk),
        .CE(\mem[1][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[1][23] ),
        .R(\mem[1][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][24] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg_n_0_[1][24] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][25] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg_n_0_[1][25] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][26] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg_n_0_[1][26] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][27] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg_n_0_[1][27] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][28] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg_n_0_[1][28] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][29] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg_n_0_[1][29] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][2] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg_n_0_[1][2] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][30] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg_n_0_[1][30] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][31] 
       (.C(fsm_clk),
        .CE(\mem[1][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg_n_0_[1][31] ),
        .R(\mem[1][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][3] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg_n_0_[1][3] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][4] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg_n_0_[1][4] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][5] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg_n_0_[1][5] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][6] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg_n_0_[1][6] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][7] 
       (.C(fsm_clk),
        .CE(\mem[1][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg_n_0_[1][7] ),
        .R(\mem[1][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][8] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg_n_0_[1][8] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[1][9] 
       (.C(fsm_clk),
        .CE(\mem[1][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[1][9] ),
        .R(\mem[1][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][0] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg_n_0_[2][0] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][10] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[2][10] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][11] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[2][11] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][12] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[2][12] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][13] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[2][13] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][14] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[2][14] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][15] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[2][15] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][16] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg_n_0_[2][16] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][17] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg_n_0_[2][17] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][18] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg_n_0_[2][18] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][19] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[2][19] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][1] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg_n_0_[2][1] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][20] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[2][20] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][21] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[2][21] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][22] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[2][22] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][23] 
       (.C(fsm_clk),
        .CE(\mem[2][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[2][23] ),
        .R(\mem[2][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][24] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg_n_0_[2][24] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][25] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg_n_0_[2][25] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][26] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg_n_0_[2][26] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][27] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg_n_0_[2][27] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][28] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg_n_0_[2][28] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][29] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg_n_0_[2][29] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][2] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg_n_0_[2][2] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][30] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg_n_0_[2][30] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][31] 
       (.C(fsm_clk),
        .CE(\mem[2][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg_n_0_[2][31] ),
        .R(\mem[2][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][3] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg_n_0_[2][3] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][4] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg_n_0_[2][4] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][5] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg_n_0_[2][5] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][6] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg_n_0_[2][6] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][7] 
       (.C(fsm_clk),
        .CE(\mem[2][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg_n_0_[2][7] ),
        .R(\mem[2][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][8] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg_n_0_[2][8] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[2][9] 
       (.C(fsm_clk),
        .CE(\mem[2][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[2][9] ),
        .R(\mem[2][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][0] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(rslt_size_rd[0]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][10] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(rslt_size_rd[10]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][11] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(rslt_size_rd[11]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][12] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(rslt_size_rd[12]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][13] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(rslt_size_rd[13]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][14] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(rslt_size_rd[14]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][15] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(rslt_size_rd[15]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][16] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(rslt_size_rd[16]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][17] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(rslt_size_rd[17]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][18] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(rslt_size_rd[18]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][19] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(rslt_size_rd[19]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][1] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(rslt_size_rd[1]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][20] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(rslt_size_rd[20]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][21] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(rslt_size_rd[21]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][22] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(rslt_size_rd[22]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][23] 
       (.C(fsm_clk),
        .CE(\mem[3][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(rslt_size_rd[23]),
        .R(\mem[3][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][24] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(rslt_size_rd[24]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][25] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(rslt_size_rd[25]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][26] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(rslt_size_rd[26]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][27] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(rslt_size_rd[27]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][28] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(rslt_size_rd[28]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][29] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(rslt_size_rd[29]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][2] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(rslt_size_rd[2]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][30] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(rslt_size_rd[30]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][31] 
       (.C(fsm_clk),
        .CE(\mem[3][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(rslt_size_rd[31]),
        .R(\mem[3][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][3] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(rslt_size_rd[3]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][4] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(rslt_size_rd[4]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][5] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(rslt_size_rd[5]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][6] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(rslt_size_rd[6]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][7] 
       (.C(fsm_clk),
        .CE(\mem[3][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(rslt_size_rd[7]),
        .R(\mem[3][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][8] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(rslt_size_rd[8]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[3][9] 
       (.C(fsm_clk),
        .CE(\mem[3][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(rslt_size_rd[9]),
        .R(\mem[3][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][0] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg_n_0_[4][0] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][10] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[4][10] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][11] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[4][11] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][12] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[4][12] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][13] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[4][13] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][14] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[4][14] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][15] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[4][15] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][16] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg_n_0_[4][16] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][17] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg_n_0_[4][17] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][18] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg_n_0_[4][18] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][19] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[4][19] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][1] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg_n_0_[4][1] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][20] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[4][20] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][21] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[4][21] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][22] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[4][22] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][23] 
       (.C(fsm_clk),
        .CE(\mem[4][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[4][23] ),
        .R(\mem[4][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][24] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg_n_0_[4][24] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][25] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg_n_0_[4][25] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][26] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg_n_0_[4][26] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][27] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg_n_0_[4][27] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][28] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg_n_0_[4][28] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][29] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg_n_0_[4][29] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][2] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg_n_0_[4][2] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][30] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg_n_0_[4][30] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][31] 
       (.C(fsm_clk),
        .CE(\mem[4][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg_n_0_[4][31] ),
        .R(\mem[4][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][3] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg_n_0_[4][3] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][4] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg_n_0_[4][4] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][5] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg_n_0_[4][5] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][6] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg_n_0_[4][6] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][7] 
       (.C(fsm_clk),
        .CE(\mem[4][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg_n_0_[4][7] ),
        .R(\mem[4][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][8] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg_n_0_[4][8] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[4][9] 
       (.C(fsm_clk),
        .CE(\mem[4][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[4][9] ),
        .R(\mem[4][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][0] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(btch_size_rd[0]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][10] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[5][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][11] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[5][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][12] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[5][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][13] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[5][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][14] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[5][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][15] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[5][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][16] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[5][16]_i_1_n_0 ),
        .Q(grid_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][17] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg_n_0_[5][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][18] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg_n_0_[5][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][19] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[5][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][1] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(btch_size_rd[1]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][20] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[5][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][21] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[5][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][22] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[5][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][23] 
       (.C(fsm_clk),
        .CE(\mem[5][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[5][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][24] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[5][24]_i_1_n_0 ),
        .Q(scle_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][25] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg_n_0_[5][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][26] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg_n_0_[5][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][27] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg_n_0_[5][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][28] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg_n_0_[5][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][29] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg_n_0_[5][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][2] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(btch_size_rd[2]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][30] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg_n_0_[5][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][31] 
       (.C(fsm_clk),
        .CE(\mem[5][31]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg_n_0_[5][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][3] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(btch_size_rd[3]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][4] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(btch_size_rd[4]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][5] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(btch_size_rd[5]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][6] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(btch_size_rd[6]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][7] 
       (.C(fsm_clk),
        .CE(\mem[5][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(btch_size_rd[7]),
        .R(\mem[5][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][8] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[5][8]_i_1_n_0 ),
        .Q(data_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[5][9] 
       (.C(fsm_clk),
        .CE(\mem[5][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[5][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][0]_i_1_n_0 ),
        .Q(wght_loaded_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][10] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg_n_0_[6][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][11] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg_n_0_[6][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][12] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg_n_0_[6][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][13] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg_n_0_[6][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][14] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg_n_0_[6][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][15] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg_n_0_[6][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][16] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(interrupt_soft),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][17] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(interrupt_abort),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][18] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(interrupt_error),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][19] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg_n_0_[6][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][1] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg_n_0_[6][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][20] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg_n_0_[6][20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][21] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg_n_0_[6][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][22] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg_n_0_[6][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][23] 
       (.C(fsm_clk),
        .CE(\mem[6][23]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg_n_0_[6][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][24] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][24]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][25] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][25]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][26] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][26]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][27] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][27]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][28] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][28]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][29] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem_reg[6][29]_0 ),
        .Q(\mem_reg_n_0_[6][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][2] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg_n_0_[6][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][30] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][30]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][31] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][31]_i_1_n_0 ),
        .Q(\mem_reg_n_0_[6][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][3] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg_n_0_[6][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][4] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg_n_0_[6][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][5] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg_n_0_[6][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][6] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg_n_0_[6][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][7] 
       (.C(fsm_clk),
        .CE(\mem[6][7]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg_n_0_[6][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][8] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\mem[6][8]_i_1_n_0 ),
        .Q(operation_start_rd),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[6][9] 
       (.C(fsm_clk),
        .CE(\mem[6][15]_i_1_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg_n_0_[6][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][0] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[7]_12 [0]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][10] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[7]_12 [10]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][11] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[7]_12 [11]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][12] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[7]_12 [12]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][13] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[7]_12 [13]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][14] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[7]_12 [14]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][15] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[7]_12 [15]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][16] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[7]_12 [16]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][17] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[7]_12 [17]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][18] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[7]_12 [18]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][19] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[7]_12 [19]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][1] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[7]_12 [1]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][20] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[7]_12 [20]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][21] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[7]_12 [21]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][22] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[7]_12 [22]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][23] 
       (.C(fsm_clk),
        .CE(\mem[7][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[7]_12 [23]),
        .R(\mem[7][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][24] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[7]_12 [24]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][25] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[7]_12 [25]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][26] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[7]_12 [26]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][27] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[7]_12 [27]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][28] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[7]_12 [28]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][29] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[7]_12 [29]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][2] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[7]_12 [2]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][30] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[7]_12 [30]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][31] 
       (.C(fsm_clk),
        .CE(\mem[7][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[7]_12 [31]),
        .R(\mem[7][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][3] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[7]_12 [3]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][4] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[7]_12 [4]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][5] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[7]_12 [5]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][6] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[7]_12 [6]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][7] 
       (.C(fsm_clk),
        .CE(\mem[7][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[7]_12 [7]),
        .R(\mem[7][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][8] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[7]_12 [8]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[7][9] 
       (.C(fsm_clk),
        .CE(\mem[7][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[7]_12 [9]),
        .R(\mem[7][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][0] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[8]_11 [0]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][10] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[8]_11 [10]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][11] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[8]_11 [11]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][12] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[8]_11 [12]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][13] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[8]_11 [13]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][14] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[8]_11 [14]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][15] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[8]_11 [15]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][16] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[8]_11 [16]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][17] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[8]_11 [17]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][18] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[8]_11 [18]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][19] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[8]_11 [19]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][1] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[8]_11 [1]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][20] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[8]_11 [20]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][21] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[8]_11 [21]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][22] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[8]_11 [22]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][23] 
       (.C(fsm_clk),
        .CE(\mem[8][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[8]_11 [23]),
        .R(\mem[8][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][24] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[8]_11 [24]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][25] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[8]_11 [25]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][26] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[8]_11 [26]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][27] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[8]_11 [27]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][28] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[8]_11 [28]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][29] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[8]_11 [29]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][2] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[8]_11 [2]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][30] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[8]_11 [30]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][31] 
       (.C(fsm_clk),
        .CE(\mem[8][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[8]_11 [31]),
        .R(\mem[8][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][3] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[8]_11 [3]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][4] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[8]_11 [4]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][5] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[8]_11 [5]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][6] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[8]_11 [6]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][7] 
       (.C(fsm_clk),
        .CE(\mem[8][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[8]_11 [7]),
        .R(\mem[8][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][8] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[8]_11 [8]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[8][9] 
       (.C(fsm_clk),
        .CE(\mem[8][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[8]_11 [9]),
        .R(\mem[8][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][0] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[0]),
        .Q(\mem_reg[9]_10 [0]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][10] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[10]),
        .Q(\mem_reg[9]_10 [10]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][11] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[11]),
        .Q(\mem_reg[9]_10 [11]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][12] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[12]),
        .Q(\mem_reg[9]_10 [12]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][13] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[13]),
        .Q(\mem_reg[9]_10 [13]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][14] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[14]),
        .Q(\mem_reg[9]_10 [14]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][15] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[15]),
        .Q(\mem_reg[9]_10 [15]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][16] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[16]),
        .Q(\mem_reg[9]_10 [16]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][17] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[17]),
        .Q(\mem_reg[9]_10 [17]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][18] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[18]),
        .Q(\mem_reg[9]_10 [18]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][19] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[19]),
        .Q(\mem_reg[9]_10 [19]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][1] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[1]),
        .Q(\mem_reg[9]_10 [1]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][20] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[20]),
        .Q(\mem_reg[9]_10 [20]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][21] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[21]),
        .Q(\mem_reg[9]_10 [21]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][22] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[22]),
        .Q(\mem_reg[9]_10 [22]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][23] 
       (.C(fsm_clk),
        .CE(\mem[9][23]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[23]),
        .Q(\mem_reg[9]_10 [23]),
        .R(\mem[9][23]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][24] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[24]),
        .Q(\mem_reg[9]_10 [24]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][25] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[25]),
        .Q(\mem_reg[9]_10 [25]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][26] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[26]),
        .Q(\mem_reg[9]_10 [26]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][27] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[27]),
        .Q(\mem_reg[9]_10 [27]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][28] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[28]),
        .Q(\mem_reg[9]_10 [28]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][29] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[29]),
        .Q(\mem_reg[9]_10 [29]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][2] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[2]),
        .Q(\mem_reg[9]_10 [2]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][30] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[30]),
        .Q(\mem_reg[9]_10 [30]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][31] 
       (.C(fsm_clk),
        .CE(\mem[9][31]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[31]),
        .Q(\mem_reg[9]_10 [31]),
        .R(\mem[9][31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][3] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[3]),
        .Q(\mem_reg[9]_10 [3]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][4] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[4]),
        .Q(\mem_reg[9]_10 [4]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][5] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[5]),
        .Q(\mem_reg[9]_10 [5]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][6] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[6]),
        .Q(\mem_reg[9]_10 [6]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][7] 
       (.C(fsm_clk),
        .CE(\mem[9][7]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[7]),
        .Q(\mem_reg[9]_10 [7]),
        .R(\mem[9][7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][8] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[8]),
        .Q(\mem_reg[9]_10 [8]),
        .R(\mem[9][15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mem_reg[9][9] 
       (.C(fsm_clk),
        .CE(\mem[9][15]_i_2_n_0 ),
        .D(s_axil_ctrl_wdata[9]),
        .Q(\mem_reg[9]_10 [9]),
        .R(\mem[9][15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_10
       (.I0(\fsm_state[1]_i_6 [19]),
        .I1(\fsm_state[1]_i_6 [18]),
        .I2(\fsm_state[1]_i_6 [17]),
        .I3(\fsm_state[1]_i_6 [16]),
        .O(operation_busy_i_10_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_11
       (.I0(\fsm_state[1]_i_6 [27]),
        .I1(\fsm_state[1]_i_6 [26]),
        .I2(\fsm_state[1]_i_6 [25]),
        .I3(\fsm_state[1]_i_6 [24]),
        .O(operation_busy_i_11_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_12
       (.I0(\fsm_state[1]_i_6 [3]),
        .I1(\fsm_state[1]_i_6 [2]),
        .I2(\fsm_state[1]_i_6 [1]),
        .I3(\fsm_state[1]_i_6 [0]),
        .O(operation_busy_i_12_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    operation_busy_i_13
       (.I0(\fsm_state[1]_i_6 [11]),
        .I1(\fsm_state[1]_i_6 [10]),
        .I2(\fsm_state[1]_i_6 [9]),
        .I3(\fsm_state[1]_i_6 [8]),
        .O(operation_busy_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h58)) 
    operation_busy_i_1__2
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(D[1]),
        .O(fsm_rst_3));
  LUT2 #(
    .INIT(4'h1)) 
    operation_busy_i_2__0
       (.I0(fsm_rst),
        .I1(operation_complete_i_2_n_0),
        .O(fsm_rst_1));
  LUT5 #(
    .INIT(32'h88888AAA)) 
    operation_busy_i_3
       (.I0(locked_i_2_n_0),
        .I1(operation_busy_reg),
        .I2(operation_done_rd),
        .I3(Q[2]),
        .I4(operation_busy_i_5_n_0),
        .O(operation_busy_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    operation_busy_i_5
       (.I0(Q[1]),
        .I1(int_buf_rslt_m_axis_tlast),
        .I2(\results_left_reg_reg[20] ),
        .I3(\results_left_reg_reg[28] ),
        .I4(\results_left_reg_reg[4] ),
        .I5(\results_left_reg_reg[12] ),
        .O(operation_busy_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    operation_busy_i_6
       (.I0(\fsm_state[1]_i_6 [20]),
        .I1(\fsm_state[1]_i_6 [21]),
        .I2(\fsm_state[1]_i_6 [22]),
        .I3(\fsm_state[1]_i_6 [23]),
        .I4(operation_busy_i_10_n_0),
        .O(\results_left_reg_reg[20] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    operation_busy_i_7
       (.I0(\fsm_state[1]_i_6 [28]),
        .I1(\fsm_state[1]_i_6 [29]),
        .I2(\fsm_state[1]_i_6 [31]),
        .I3(\fsm_state[1]_i_6 [30]),
        .I4(operation_busy_i_11_n_0),
        .O(\results_left_reg_reg[28] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    operation_busy_i_8
       (.I0(\fsm_state[1]_i_6 [4]),
        .I1(\fsm_state[1]_i_6 [5]),
        .I2(\fsm_state[1]_i_6 [6]),
        .I3(\fsm_state[1]_i_6 [7]),
        .I4(operation_busy_i_12_n_0),
        .O(\results_left_reg_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    operation_busy_i_9
       (.I0(\fsm_state[1]_i_6 [12]),
        .I1(\fsm_state[1]_i_6 [13]),
        .I2(\fsm_state[1]_i_6 [14]),
        .I3(\fsm_state[1]_i_6 [15]),
        .I4(operation_busy_i_13_n_0),
        .O(\results_left_reg_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h02)) 
    operation_complete_i_1
       (.I0(operation_complete_i_2_n_0),
        .I1(operation_busy_i_3_n_0),
        .I2(fsm_rst),
        .O(fsm_rst_4));
  LUT6 #(
    .INIT(64'h00000000F6F70000)) 
    operation_complete_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(operation_start_rd),
        .I4(locked_i_2_n_0),
        .I5(\fsm_state_reg[1]_0 ),
        .O(operation_complete_i_2_n_0));
  LUT4 #(
    .INIT(16'hCC80)) 
    operation_error_i_1__3
       (.I0(fsm_rst_0),
        .I1(fsm_rst_1),
        .I2(interrupt_error),
        .I3(D[1]),
        .O(\mem_reg[6][18]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    operation_error_i_2
       (.I0(fsm_rst),
        .I1(operation_busy_i_3_n_0),
        .O(fsm_rst_0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h08)) 
    operation_start_i_1
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(D[1]),
        .O(fsm_rst_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[0]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][0] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[10]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][10] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[11]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][11] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \pckt_size[12]_inv_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][12] ),
        .I3(D[1]),
        .O(\mem_reg[4][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[1]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][1] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[2]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][2] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[3]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][3] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[4]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][4] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[5]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][5] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[6]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][6] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[7]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][7] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[8]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][8] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \pckt_size[9]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[4][9] ),
        .I3(D[1]),
        .O(\mem_reg[4][11]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hEA55)) 
    pl2ps_intr_i_1
       (.I0(fsm_rst_0),
        .I1(D[1]),
        .I2(int_buf_rslt_m_axis_tlast),
        .I3(operation_complete_i_2_n_0),
        .O(m_axis_tlast_reg_reg));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[0]_i_1 
       (.I0(results_left_reg_next[0]),
        .I1(D[1]),
        .I2(rslt_size_rd[0]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [0]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[10]_i_1 
       (.I0(results_left_reg_next[10]),
        .I1(D[1]),
        .I2(rslt_size_rd[10]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[11]_i_1 
       (.I0(results_left_reg_next[11]),
        .I1(D[1]),
        .I2(rslt_size_rd[11]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [11]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[12]_i_1 
       (.I0(results_left_reg_next[12]),
        .I1(D[1]),
        .I2(rslt_size_rd[12]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [12]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[13]_i_1 
       (.I0(results_left_reg_next[13]),
        .I1(D[1]),
        .I2(rslt_size_rd[13]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [13]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[14]_i_1 
       (.I0(results_left_reg_next[14]),
        .I1(D[1]),
        .I2(rslt_size_rd[14]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [14]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[15]_i_1 
       (.I0(results_left_reg_next[15]),
        .I1(D[1]),
        .I2(rslt_size_rd[15]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [15]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[16]_i_1 
       (.I0(results_left_reg_next[16]),
        .I1(D[1]),
        .I2(rslt_size_rd[16]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [16]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[17]_i_1 
       (.I0(results_left_reg_next[17]),
        .I1(D[1]),
        .I2(rslt_size_rd[17]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [17]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[18]_i_1 
       (.I0(results_left_reg_next[18]),
        .I1(D[1]),
        .I2(rslt_size_rd[18]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [18]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[19]_i_1 
       (.I0(results_left_reg_next[19]),
        .I1(D[1]),
        .I2(rslt_size_rd[19]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [19]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[1]_i_1 
       (.I0(results_left_reg_next[1]),
        .I1(D[1]),
        .I2(rslt_size_rd[1]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[20]_i_1 
       (.I0(results_left_reg_next[20]),
        .I1(D[1]),
        .I2(rslt_size_rd[20]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [20]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[21]_i_1 
       (.I0(results_left_reg_next[21]),
        .I1(D[1]),
        .I2(rslt_size_rd[21]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [21]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[22]_i_1 
       (.I0(results_left_reg_next[22]),
        .I1(D[1]),
        .I2(rslt_size_rd[22]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [22]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[23]_i_1 
       (.I0(results_left_reg_next[23]),
        .I1(D[1]),
        .I2(rslt_size_rd[23]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [23]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[24]_i_1 
       (.I0(results_left_reg_next[24]),
        .I1(D[1]),
        .I2(rslt_size_rd[24]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [24]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[25]_i_1 
       (.I0(results_left_reg_next[25]),
        .I1(D[1]),
        .I2(rslt_size_rd[25]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [25]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[26]_i_1 
       (.I0(results_left_reg_next[26]),
        .I1(D[1]),
        .I2(rslt_size_rd[26]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [26]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[27]_i_1 
       (.I0(results_left_reg_next[27]),
        .I1(D[1]),
        .I2(rslt_size_rd[27]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [27]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[28]_i_1 
       (.I0(results_left_reg_next[28]),
        .I1(D[1]),
        .I2(rslt_size_rd[28]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [28]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[29]_i_1 
       (.I0(results_left_reg_next[29]),
        .I1(D[1]),
        .I2(rslt_size_rd[29]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [29]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[2]_i_1 
       (.I0(results_left_reg_next[2]),
        .I1(D[1]),
        .I2(rslt_size_rd[2]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[30]_i_1 
       (.I0(results_left_reg_next[30]),
        .I1(D[1]),
        .I2(rslt_size_rd[30]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [30]));
  LUT6 #(
    .INIT(64'h0000550455555555)) 
    \results_left_reg[31]_i_1 
       (.I0(fsm_rst_0),
        .I1(wo_reg_rst),
        .I2(Q[2]),
        .I3(int_buf_rslt_m_axis_tlast),
        .I4(fsm_rst_1),
        .I5(D[1]),
        .O(E));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[31]_i_2 
       (.I0(results_left_reg_next[31]),
        .I1(D[1]),
        .I2(rslt_size_rd[31]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [31]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[3]_i_1 
       (.I0(results_left_reg_next[3]),
        .I1(D[1]),
        .I2(rslt_size_rd[3]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[4]_i_1 
       (.I0(results_left_reg_next[4]),
        .I1(D[1]),
        .I2(rslt_size_rd[4]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [4]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[5]_i_1 
       (.I0(results_left_reg_next[5]),
        .I1(D[1]),
        .I2(rslt_size_rd[5]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[6]_i_1 
       (.I0(results_left_reg_next[6]),
        .I1(D[1]),
        .I2(rslt_size_rd[6]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[7]_i_1 
       (.I0(results_left_reg_next[7]),
        .I1(D[1]),
        .I2(rslt_size_rd[7]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[8]_i_1 
       (.I0(results_left_reg_next[8]),
        .I1(D[1]),
        .I2(rslt_size_rd[8]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [8]));
  LUT4 #(
    .INIT(16'hB888)) 
    \results_left_reg[9]_i_1 
       (.I0(results_left_reg_next[9]),
        .I1(D[1]),
        .I2(rslt_size_rd[9]),
        .I3(fsm_rst_1),
        .O(\mem_reg[3][31]_0 [9]));
  LUT4 #(
    .INIT(16'h2022)) 
    s_axil_arready_reg_i_1
       (.I0(s_axil_ctrl_arvalid),
        .I1(s_axil_ctrl_arready),
        .I2(s_axil_ctrl_rready),
        .I3(s_axil_ctrl_rvalid),
        .O(s_axil_arready_next));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil ARREADY" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_arready_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(s_axil_arready_next),
        .Q(s_axil_ctrl_arready),
        .R(fsm_rst));
  LUT6 #(
    .INIT(64'h000B000000000000)) 
    s_axil_awready_reg_i_1
       (.I0(s_axil_ctrl_bready),
        .I1(s_axil_ctrl_bvalid),
        .I2(s_axil_ctrl_wready),
        .I3(s_axil_ctrl_awready),
        .I4(s_axil_ctrl_awvalid),
        .I5(s_axil_ctrl_wvalid),
        .O(p_19_in));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil AWREADY" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_awready_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(p_19_in),
        .Q(s_axil_ctrl_awready),
        .R(fsm_rst));
  LUT6 #(
    .INIT(64'h00080008FFFF0008)) 
    s_axil_bvalid_reg_i_1
       (.I0(s_axil_ctrl_wvalid),
        .I1(s_axil_ctrl_awvalid),
        .I2(s_axil_ctrl_awready),
        .I3(s_axil_ctrl_wready),
        .I4(s_axil_ctrl_bvalid),
        .I5(s_axil_ctrl_bready),
        .O(s_axil_bvalid_reg_i_1_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil BVALID" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_bvalid_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(s_axil_bvalid_reg_i_1_n_0),
        .Q(s_axil_ctrl_bvalid),
        .R(fsm_rst));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[0] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[0]),
        .Q(s_axil_ctrl_rdata[0]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[10] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[10]),
        .Q(s_axil_ctrl_rdata[10]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[11] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[11]),
        .Q(s_axil_ctrl_rdata[11]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[12] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[12]),
        .Q(s_axil_ctrl_rdata[12]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[13] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[13]),
        .Q(s_axil_ctrl_rdata[13]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[14] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[14]),
        .Q(s_axil_ctrl_rdata[14]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[15] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[15]),
        .Q(s_axil_ctrl_rdata[15]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[16] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[16]),
        .Q(s_axil_ctrl_rdata[16]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[17] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[17]),
        .Q(s_axil_ctrl_rdata[17]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[18] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[18]),
        .Q(s_axil_ctrl_rdata[18]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[19] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[19]),
        .Q(s_axil_ctrl_rdata[19]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[1] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[1]),
        .Q(s_axil_ctrl_rdata[1]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[20] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[20]),
        .Q(s_axil_ctrl_rdata[20]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[21] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[21]),
        .Q(s_axil_ctrl_rdata[21]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[22] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[22]),
        .Q(s_axil_ctrl_rdata[22]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[23] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[23]),
        .Q(s_axil_ctrl_rdata[23]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[24] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[24]),
        .Q(s_axil_ctrl_rdata[24]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[25] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[25]),
        .Q(s_axil_ctrl_rdata[25]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[26] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[26]),
        .Q(s_axil_ctrl_rdata[26]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[27] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[27]),
        .Q(s_axil_ctrl_rdata[27]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[28] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[28]),
        .Q(s_axil_ctrl_rdata[28]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[29] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[29]),
        .Q(s_axil_ctrl_rdata[29]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[2] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[2]),
        .Q(s_axil_ctrl_rdata[2]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[30] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[30]),
        .Q(s_axil_ctrl_rdata[30]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[31] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[31]),
        .Q(s_axil_ctrl_rdata[31]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[3] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[3]),
        .Q(s_axil_ctrl_rdata[3]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[4] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[4]),
        .Q(s_axil_ctrl_rdata[4]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[5] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[5]),
        .Q(s_axil_ctrl_rdata[5]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[6] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[6]),
        .Q(s_axil_ctrl_rdata[6]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[7] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[7]),
        .Q(s_axil_ctrl_rdata[7]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[8] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[8]),
        .Q(s_axil_ctrl_rdata[8]),
        .R(1'b0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RDATA" *) 
  FDRE #(
    .INIT(1'b0)) 
    \s_axil_rdata_reg_reg[9] 
       (.C(fsm_clk),
        .CE(s_axil_arready_next),
        .D(mem[9]),
        .Q(s_axil_ctrl_rdata[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h44F4)) 
    s_axil_rvalid_reg_i_1
       (.I0(s_axil_ctrl_arready),
        .I1(s_axil_ctrl_arvalid),
        .I2(s_axil_ctrl_rvalid),
        .I3(s_axil_ctrl_rready),
        .O(s_axil_rvalid_reg_i_1_n_0));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil RVALID" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_rvalid_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(s_axil_rvalid_reg_i_1_n_0),
        .Q(s_axil_ctrl_rvalid),
        .R(fsm_rst));
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axil WREADY" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    s_axil_wready_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(p_19_in),
        .Q(s_axil_ctrl_wready),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \scle_size[0]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[2][0] ),
        .I3(D[1]),
        .O(\mem_reg[2][5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \scle_size[1]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[2][1] ),
        .I3(D[1]),
        .O(\mem_reg[2][5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \scle_size[2]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[2][2] ),
        .I3(D[1]),
        .O(\mem_reg[2][5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \scle_size[3]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[2][3] ),
        .I3(D[1]),
        .O(\mem_reg[2][5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \scle_size[4]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(\mem_reg_n_0_[2][4] ),
        .I3(D[1]),
        .O(\mem_reg[2][5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \scle_size[5]_i_1 
       (.I0(fsm_rst_1),
        .I1(operation_busy_i_3_n_0),
        .I2(D[1]),
        .I3(\mem_reg_n_0_[2][5] ),
        .O(\mem_reg[2][5]_0 [5]));
endmodule

(* ORIG_REF_NAME = "CentralControlUnit" *) 
module design_1_KanLayerInst_0_0_CentralControlUnit
   (s_axil_ctrl_rvalid,
    s_axil_ctrl_arready,
    s_axil_ctrl_wready,
    s_axil_ctrl_awready,
    switch,
    switch_0,
    switch_1,
    samples_out,
    \samples_out_reg[0] ,
    \samples_out_reg[1] ,
    \samples_out_reg[0]_0 ,
    \samples_out_reg[1]_0 ,
    operation_start,
    operation_busy,
    operation_complete,
    fsm_rst_0,
    operation_error,
    internal_operation_error,
    locked,
    pl2ps_intr,
    interrupt_soft_reg_reg_0,
    internal_error_asserted_reg_0,
    fsm_rst_1,
    fsm_rst_2,
    \fsm_state_reg[2]_0 ,
    \s_axil_ctrl_awaddr[5] ,
    s_axil_ctrl_bvalid,
    \data_size_reg[8]_0 ,
    Q,
    \scle_size_reg[5]_0 ,
    \grid_size_reg[5]_0 ,
    s_axil_ctrl_rdata,
    pckt_size,
    \fsm_state_reg[2]_1 ,
    \mem_reg[6][16] ,
    fsm_rst,
    fsm_clk,
    samples_in_0,
    \samples_out_reg[1]_1 ,
    sampled_signal_reg,
    samples_in_0_2,
    \samples_out_reg[1]_2 ,
    sampled_signal_reg_0,
    samples_in_0_3,
    \samples_out_reg[1]_3 ,
    sampled_signal_reg_1,
    interrupt_soft_reg_reg_1,
    internal_error_asserted_reg_1,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    s_axil_ctrl_awaddr,
    s_axil_ctrl_wdata,
    s_axil_ctrl_bready,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_wvalid,
    int_buf_rslt_m_axis_tlast,
    D,
    s_axil_ctrl_araddr,
    internal_operation_error_reg_0);
  output s_axil_ctrl_rvalid;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_wready;
  output s_axil_ctrl_awready;
  output switch;
  output switch_0;
  output switch_1;
  output [1:0]samples_out;
  output \samples_out_reg[0] ;
  output \samples_out_reg[1] ;
  output \samples_out_reg[0]_0 ;
  output \samples_out_reg[1]_0 ;
  output operation_start;
  output operation_busy;
  output operation_complete;
  output fsm_rst_0;
  output operation_error;
  output internal_operation_error;
  output locked;
  output pl2ps_intr;
  output interrupt_soft_reg_reg_0;
  output internal_error_asserted_reg_0;
  output fsm_rst_1;
  output fsm_rst_2;
  output \fsm_state_reg[2]_0 ;
  output \s_axil_ctrl_awaddr[5] ;
  output s_axil_ctrl_bvalid;
  output \data_size_reg[8]_0 ;
  output [8:0]Q;
  output [5:0]\scle_size_reg[5]_0 ;
  output [5:0]\grid_size_reg[5]_0 ;
  output [31:0]s_axil_ctrl_rdata;
  output [12:0]pckt_size;
  output \fsm_state_reg[2]_1 ;
  output \mem_reg[6][16] ;
  input fsm_rst;
  input fsm_clk;
  input samples_in_0;
  input \samples_out_reg[1]_1 ;
  input sampled_signal_reg;
  input samples_in_0_2;
  input \samples_out_reg[1]_2 ;
  input sampled_signal_reg_0;
  input samples_in_0_3;
  input \samples_out_reg[1]_3 ;
  input sampled_signal_reg_1;
  input interrupt_soft_reg_reg_1;
  input internal_error_asserted_reg_1;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input [3:0]s_axil_ctrl_awaddr;
  input [31:0]s_axil_ctrl_wdata;
  input s_axil_ctrl_bready;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_wvalid;
  input int_buf_rslt_m_axis_tlast;
  input [0:0]D;
  input [3:0]s_axil_ctrl_araddr;
  input [0:0]internal_operation_error_reg_0;

  wire [0:0]D;
  wire [8:0]Q;
  wire \data_size_reg[8]_0 ;
  wire fsm_clk;
  wire fsm_rst;
  wire fsm_rst_0;
  wire fsm_rst_1;
  wire fsm_rst_2;
  wire [2:0]fsm_state;
  wire \fsm_state[1]_i_2__3_n_0 ;
  wire \fsm_state[1]_i_6_n_0 ;
  wire \fsm_state_reg[2]_0 ;
  wire \fsm_state_reg[2]_1 ;
  wire \genblk1[1].sampler_peripheral_op_error_inst_n_4 ;
  wire \genblk1[2].sampler_peripheral_op_error_inst_n_4 ;
  wire \genblk1[2].sampler_peripheral_op_error_inst_n_5 ;
  wire \glo_fsm_state_next_reg[2]_i_5_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_6_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_7_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_8_n_0 ;
  wire [5:0]\grid_size_reg[5]_0 ;
  wire int_buf_rslt_m_axis_tlast;
  wire internal_error_asserted_reg_0;
  wire internal_error_asserted_reg_1;
  wire internal_operation_error;
  wire [0:0]internal_operation_error_reg_0;
  wire interrupt_soft_reg_early;
  wire interrupt_soft_reg_early_reg_n_0;
  wire interrupt_soft_reg_reg_0;
  wire interrupt_soft_reg_reg_1;
  wire locked;
  wire \mem_reg[6][16] ;
  wire operation_busy;
  wire operation_complete;
  wire operation_done_rd;
  wire operation_error;
  wire operation_start;
  wire [12:0]pckt_size;
  wire [2:0]peripheral_operation_error_sampled;
  wire pl2ps_intr;
  wire register_file_n_10;
  wire register_file_n_11;
  wire register_file_n_12;
  wire register_file_n_13;
  wire register_file_n_14;
  wire register_file_n_15;
  wire register_file_n_16;
  wire register_file_n_17;
  wire register_file_n_18;
  wire register_file_n_19;
  wire register_file_n_20;
  wire register_file_n_21;
  wire register_file_n_22;
  wire register_file_n_23;
  wire register_file_n_24;
  wire register_file_n_25;
  wire register_file_n_26;
  wire register_file_n_27;
  wire register_file_n_28;
  wire register_file_n_29;
  wire register_file_n_30;
  wire register_file_n_31;
  wire register_file_n_32;
  wire register_file_n_33;
  wire register_file_n_34;
  wire register_file_n_35;
  wire register_file_n_36;
  wire register_file_n_37;
  wire register_file_n_38;
  wire register_file_n_39;
  wire register_file_n_4;
  wire register_file_n_40;
  wire register_file_n_41;
  wire register_file_n_42;
  wire register_file_n_43;
  wire register_file_n_44;
  wire register_file_n_45;
  wire register_file_n_46;
  wire register_file_n_49;
  wire register_file_n_50;
  wire register_file_n_53;
  wire register_file_n_8;
  wire register_file_n_87;
  wire register_file_n_88;
  wire register_file_n_89;
  wire register_file_n_90;
  wire register_file_n_92;
  wire [31:0]results_left_reg0_in;
  wire \results_left_reg[11]_i_3_n_0 ;
  wire \results_left_reg[11]_i_4_n_0 ;
  wire \results_left_reg[11]_i_5_n_0 ;
  wire \results_left_reg[11]_i_6_n_0 ;
  wire \results_left_reg[15]_i_3_n_0 ;
  wire \results_left_reg[15]_i_4_n_0 ;
  wire \results_left_reg[15]_i_5_n_0 ;
  wire \results_left_reg[15]_i_6_n_0 ;
  wire \results_left_reg[19]_i_3_n_0 ;
  wire \results_left_reg[19]_i_4_n_0 ;
  wire \results_left_reg[19]_i_5_n_0 ;
  wire \results_left_reg[19]_i_6_n_0 ;
  wire \results_left_reg[23]_i_3_n_0 ;
  wire \results_left_reg[23]_i_4_n_0 ;
  wire \results_left_reg[23]_i_5_n_0 ;
  wire \results_left_reg[23]_i_6_n_0 ;
  wire \results_left_reg[27]_i_3_n_0 ;
  wire \results_left_reg[27]_i_4_n_0 ;
  wire \results_left_reg[27]_i_5_n_0 ;
  wire \results_left_reg[27]_i_6_n_0 ;
  wire \results_left_reg[31]_i_5_n_0 ;
  wire \results_left_reg[31]_i_6_n_0 ;
  wire \results_left_reg[31]_i_7_n_0 ;
  wire \results_left_reg[31]_i_8_n_0 ;
  wire \results_left_reg[3]_i_3_n_0 ;
  wire \results_left_reg[3]_i_4_n_0 ;
  wire \results_left_reg[3]_i_5_n_0 ;
  wire \results_left_reg[3]_i_6_n_0 ;
  wire \results_left_reg[7]_i_3_n_0 ;
  wire \results_left_reg[7]_i_4_n_0 ;
  wire \results_left_reg[7]_i_5_n_0 ;
  wire \results_left_reg[7]_i_6_n_0 ;
  wire [31:0]results_left_reg_next;
  wire \results_left_reg_reg[11]_i_2_n_0 ;
  wire \results_left_reg_reg[11]_i_2_n_1 ;
  wire \results_left_reg_reg[11]_i_2_n_2 ;
  wire \results_left_reg_reg[11]_i_2_n_3 ;
  wire \results_left_reg_reg[15]_i_2_n_0 ;
  wire \results_left_reg_reg[15]_i_2_n_1 ;
  wire \results_left_reg_reg[15]_i_2_n_2 ;
  wire \results_left_reg_reg[15]_i_2_n_3 ;
  wire \results_left_reg_reg[19]_i_2_n_0 ;
  wire \results_left_reg_reg[19]_i_2_n_1 ;
  wire \results_left_reg_reg[19]_i_2_n_2 ;
  wire \results_left_reg_reg[19]_i_2_n_3 ;
  wire \results_left_reg_reg[23]_i_2_n_0 ;
  wire \results_left_reg_reg[23]_i_2_n_1 ;
  wire \results_left_reg_reg[23]_i_2_n_2 ;
  wire \results_left_reg_reg[23]_i_2_n_3 ;
  wire \results_left_reg_reg[27]_i_2_n_0 ;
  wire \results_left_reg_reg[27]_i_2_n_1 ;
  wire \results_left_reg_reg[27]_i_2_n_2 ;
  wire \results_left_reg_reg[27]_i_2_n_3 ;
  wire \results_left_reg_reg[31]_i_4_n_1 ;
  wire \results_left_reg_reg[31]_i_4_n_2 ;
  wire \results_left_reg_reg[31]_i_4_n_3 ;
  wire \results_left_reg_reg[3]_i_2_n_0 ;
  wire \results_left_reg_reg[3]_i_2_n_1 ;
  wire \results_left_reg_reg[3]_i_2_n_2 ;
  wire \results_left_reg_reg[3]_i_2_n_3 ;
  wire \results_left_reg_reg[7]_i_2_n_0 ;
  wire \results_left_reg_reg[7]_i_2_n_1 ;
  wire \results_left_reg_reg[7]_i_2_n_2 ;
  wire \results_left_reg_reg[7]_i_2_n_3 ;
  wire \results_left_reg_reg_n_0_[0] ;
  wire \results_left_reg_reg_n_0_[10] ;
  wire \results_left_reg_reg_n_0_[11] ;
  wire \results_left_reg_reg_n_0_[12] ;
  wire \results_left_reg_reg_n_0_[13] ;
  wire \results_left_reg_reg_n_0_[14] ;
  wire \results_left_reg_reg_n_0_[15] ;
  wire \results_left_reg_reg_n_0_[16] ;
  wire \results_left_reg_reg_n_0_[17] ;
  wire \results_left_reg_reg_n_0_[18] ;
  wire \results_left_reg_reg_n_0_[19] ;
  wire \results_left_reg_reg_n_0_[1] ;
  wire \results_left_reg_reg_n_0_[20] ;
  wire \results_left_reg_reg_n_0_[21] ;
  wire \results_left_reg_reg_n_0_[22] ;
  wire \results_left_reg_reg_n_0_[23] ;
  wire \results_left_reg_reg_n_0_[24] ;
  wire \results_left_reg_reg_n_0_[25] ;
  wire \results_left_reg_reg_n_0_[26] ;
  wire \results_left_reg_reg_n_0_[27] ;
  wire \results_left_reg_reg_n_0_[28] ;
  wire \results_left_reg_reg_n_0_[29] ;
  wire \results_left_reg_reg_n_0_[2] ;
  wire \results_left_reg_reg_n_0_[30] ;
  wire \results_left_reg_reg_n_0_[31] ;
  wire \results_left_reg_reg_n_0_[3] ;
  wire \results_left_reg_reg_n_0_[4] ;
  wire \results_left_reg_reg_n_0_[5] ;
  wire \results_left_reg_reg_n_0_[6] ;
  wire \results_left_reg_reg_n_0_[7] ;
  wire \results_left_reg_reg_n_0_[8] ;
  wire \results_left_reg_reg_n_0_[9] ;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire \s_axil_ctrl_awaddr[5] ;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire sampled_signal_reg;
  wire sampled_signal_reg_0;
  wire sampled_signal_reg_1;
  wire samples_in_0;
  wire samples_in_0_2;
  wire samples_in_0_3;
  wire [1:0]samples_out;
  wire \samples_out_reg[0] ;
  wire \samples_out_reg[0]_0 ;
  wire \samples_out_reg[1] ;
  wire \samples_out_reg[1]_0 ;
  wire \samples_out_reg[1]_1 ;
  wire \samples_out_reg[1]_2 ;
  wire \samples_out_reg[1]_3 ;
  wire [5:0]\scle_size_reg[5]_0 ;
  wire switch;
  wire switch_0;
  wire switch_1;
  wire wo_reg_rst;
  wire [3:3]\NLW_results_left_reg_reg[31]_i_4_CO_UNCONNECTED ;

  FDRE \data_size_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_33),
        .Q(Q[0]),
        .R(fsm_rst));
  FDRE \data_size_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_32),
        .Q(Q[1]),
        .R(fsm_rst));
  FDRE \data_size_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_31),
        .Q(Q[2]),
        .R(fsm_rst));
  FDRE \data_size_reg[3] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_30),
        .Q(Q[3]),
        .R(fsm_rst));
  FDRE \data_size_reg[4] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_29),
        .Q(Q[4]),
        .R(fsm_rst));
  FDRE \data_size_reg[5] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_28),
        .Q(Q[5]),
        .R(fsm_rst));
  FDRE \data_size_reg[6] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_27),
        .Q(Q[6]),
        .R(fsm_rst));
  FDRE \data_size_reg[7] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_26),
        .Q(Q[7]),
        .R(fsm_rst));
  FDRE \data_size_reg[8] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_25),
        .Q(Q[8]),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \fsm_state[1]_i_2__3 
       (.I0(fsm_state[0]),
        .I1(\fsm_state[1]_i_6_n_0 ),
        .I2(fsm_state[1]),
        .O(\fsm_state[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \fsm_state[1]_i_6 
       (.I0(register_file_n_90),
        .I1(register_file_n_89),
        .I2(register_file_n_88),
        .I3(register_file_n_87),
        .I4(int_buf_rslt_m_axis_tlast),
        .O(\fsm_state[1]_i_6_n_0 ));
  FDRE \fsm_state_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_10),
        .Q(fsm_state[0]),
        .R(fsm_rst));
  FDRE \fsm_state_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_0 ),
        .Q(fsm_state[1]),
        .R(fsm_rst));
  FDRE \fsm_state_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_8),
        .Q(fsm_state[2]),
        .R(fsm_rst));
  design_1_KanLayerInst_0_0_Sampler \genblk1[0].sampler_peripheral_op_error_inst 
       (.fsm_clk(fsm_clk),
        .peripheral_operation_error_sampled(peripheral_operation_error_sampled[0]),
        .sampled_signal_reg_0(sampled_signal_reg),
        .samples_in_0(samples_in_0),
        .samples_out(samples_out),
        .\samples_out_reg[1]_0 (\samples_out_reg[1]_1 ),
        .switch(switch));
  design_1_KanLayerInst_0_0_Sampler_33 \genblk1[1].sampler_peripheral_op_error_inst 
       (.Q(fsm_state),
        .fsm_clk(fsm_clk),
        .operation_busy_i_3({peripheral_operation_error_sampled[2],peripheral_operation_error_sampled[0]}),
        .peripheral_operation_error_sampled(peripheral_operation_error_sampled[1]),
        .sampled_signal_reg_0(\genblk1[1].sampler_peripheral_op_error_inst_n_4 ),
        .sampled_signal_reg_1(sampled_signal_reg_0),
        .samples_in_0_2(samples_in_0_2),
        .\samples_out_reg[0]_0 (\samples_out_reg[0] ),
        .\samples_out_reg[1]_0 (\samples_out_reg[1] ),
        .\samples_out_reg[1]_1 (\samples_out_reg[1]_2 ),
        .switch_0(switch_0));
  design_1_KanLayerInst_0_0_Sampler_34 \genblk1[2].sampler_peripheral_op_error_inst 
       (.Q(fsm_state),
        .fsm_clk(fsm_clk),
        .\fsm_state_reg[1] (\genblk1[2].sampler_peripheral_op_error_inst_n_4 ),
        .operation_done_rd(operation_done_rd),
        .peripheral_operation_error_sampled(peripheral_operation_error_sampled[1:0]),
        .sampled_signal_reg_0(peripheral_operation_error_sampled[2]),
        .sampled_signal_reg_1(\genblk1[2].sampler_peripheral_op_error_inst_n_5 ),
        .sampled_signal_reg_2(sampled_signal_reg_1),
        .samples_in_0_3(samples_in_0_3),
        .\samples_out_reg[0]_0 (\samples_out_reg[0]_0 ),
        .\samples_out_reg[1]_0 (\samples_out_reg[1]_0 ),
        .\samples_out_reg[1]_1 (\samples_out_reg[1]_3 ),
        .switch_1(switch_1));
  LUT4 #(
    .INIT(16'h0110)) 
    \glo_fsm_state_next_reg[2]_i_4 
       (.I0(\glo_fsm_state_next_reg[2]_i_5_n_0 ),
        .I1(\glo_fsm_state_next_reg[2]_i_6_n_0 ),
        .I2(\glo_fsm_state_next_reg[2]_i_7_n_0 ),
        .I3(Q[8]),
        .O(\data_size_reg[8]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \glo_fsm_state_next_reg[2]_i_5 
       (.I0(\grid_size_reg[5]_0 [0]),
        .I1(\grid_size_reg[5]_0 [3]),
        .I2(\grid_size_reg[5]_0 [5]),
        .I3(\grid_size_reg[5]_0 [1]),
        .I4(\grid_size_reg[5]_0 [4]),
        .I5(\grid_size_reg[5]_0 [2]),
        .O(\glo_fsm_state_next_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \glo_fsm_state_next_reg[2]_i_6 
       (.I0(\scle_size_reg[5]_0 [0]),
        .I1(\scle_size_reg[5]_0 [4]),
        .I2(\scle_size_reg[5]_0 [5]),
        .I3(\scle_size_reg[5]_0 [1]),
        .I4(\scle_size_reg[5]_0 [3]),
        .I5(\scle_size_reg[5]_0 [2]),
        .O(\glo_fsm_state_next_reg[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \glo_fsm_state_next_reg[2]_i_7 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\glo_fsm_state_next_reg[2]_i_8_n_0 ),
        .O(\glo_fsm_state_next_reg[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \glo_fsm_state_next_reg[2]_i_8 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[6]),
        .O(\glo_fsm_state_next_reg[2]_i_8_n_0 ));
  FDRE \grid_size_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_45),
        .Q(\grid_size_reg[5]_0 [0]),
        .R(fsm_rst));
  FDRE \grid_size_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_44),
        .Q(\grid_size_reg[5]_0 [1]),
        .R(fsm_rst));
  FDRE \grid_size_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_43),
        .Q(\grid_size_reg[5]_0 [2]),
        .R(fsm_rst));
  FDRE \grid_size_reg[3] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_42),
        .Q(\grid_size_reg[5]_0 [3]),
        .R(fsm_rst));
  FDRE \grid_size_reg[4] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_41),
        .Q(\grid_size_reg[5]_0 [4]),
        .R(fsm_rst));
  FDRE \grid_size_reg[5] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_40),
        .Q(\grid_size_reg[5]_0 [5]),
        .R(fsm_rst));
  FDRE internal_error_asserted_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(internal_error_asserted_reg_1),
        .Q(internal_error_asserted_reg_0),
        .R(fsm_rst));
  FDRE internal_operation_error_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_53),
        .Q(internal_operation_error),
        .R(fsm_rst));
  FDRE interrupt_soft_reg_early_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(interrupt_soft_reg_early),
        .Q(interrupt_soft_reg_early_reg_n_0),
        .R(fsm_rst));
  FDRE interrupt_soft_reg_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(interrupt_soft_reg_reg_1),
        .Q(interrupt_soft_reg_reg_0),
        .R(fsm_rst));
  FDRE locked_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_4),
        .Q(locked),
        .R(fsm_rst));
  FDRE operation_busy_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_46),
        .Q(operation_busy),
        .R(fsm_rst));
  FDRE operation_complete_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(fsm_rst_0),
        .Q(operation_complete),
        .R(fsm_rst));
  FDRE operation_error_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_49),
        .Q(operation_error),
        .R(fsm_rst));
  FDRE operation_start_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_11),
        .Q(operation_start),
        .R(fsm_rst));
  FDRE \pckt_size_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_23),
        .Q(pckt_size[0]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[10] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_13),
        .Q(pckt_size[10]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[11] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_12),
        .Q(pckt_size[11]),
        .R(fsm_rst));
  (* inverted = "yes" *) 
  FDSE \pckt_size_reg[12]_inv 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_24),
        .Q(pckt_size[12]),
        .S(fsm_rst));
  FDRE \pckt_size_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_22),
        .Q(pckt_size[1]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_21),
        .Q(pckt_size[2]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[3] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_20),
        .Q(pckt_size[3]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[4] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_19),
        .Q(pckt_size[4]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[5] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_18),
        .Q(pckt_size[5]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[6] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_17),
        .Q(pckt_size[6]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[7] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_16),
        .Q(pckt_size[7]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[8] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_15),
        .Q(pckt_size[8]),
        .R(fsm_rst));
  FDRE \pckt_size_reg[9] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_14),
        .Q(pckt_size[9]),
        .R(fsm_rst));
  FDRE pl2ps_intr_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_92),
        .Q(pl2ps_intr),
        .R(fsm_rst));
  design_1_KanLayerInst_0_0_CCURegisterFile register_file
       (.D({register_file_n_8,\fsm_state_reg[2]_0 ,register_file_n_10}),
        .E(register_file_n_50),
        .Q(fsm_state),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .fsm_rst_0(fsm_rst_1),
        .fsm_rst_1(fsm_rst_2),
        .fsm_rst_2(register_file_n_11),
        .fsm_rst_3(register_file_n_46),
        .fsm_rst_4(fsm_rst_0),
        .\fsm_state[1]_i_6 ({\results_left_reg_reg_n_0_[31] ,\results_left_reg_reg_n_0_[30] ,\results_left_reg_reg_n_0_[29] ,\results_left_reg_reg_n_0_[28] ,\results_left_reg_reg_n_0_[27] ,\results_left_reg_reg_n_0_[26] ,\results_left_reg_reg_n_0_[25] ,\results_left_reg_reg_n_0_[24] ,\results_left_reg_reg_n_0_[23] ,\results_left_reg_reg_n_0_[22] ,\results_left_reg_reg_n_0_[21] ,\results_left_reg_reg_n_0_[20] ,\results_left_reg_reg_n_0_[19] ,\results_left_reg_reg_n_0_[18] ,\results_left_reg_reg_n_0_[17] ,\results_left_reg_reg_n_0_[16] ,\results_left_reg_reg_n_0_[15] ,\results_left_reg_reg_n_0_[14] ,\results_left_reg_reg_n_0_[13] ,\results_left_reg_reg_n_0_[12] ,\results_left_reg_reg_n_0_[11] ,\results_left_reg_reg_n_0_[10] ,\results_left_reg_reg_n_0_[9] ,\results_left_reg_reg_n_0_[8] ,\results_left_reg_reg_n_0_[7] ,\results_left_reg_reg_n_0_[6] ,\results_left_reg_reg_n_0_[5] ,\results_left_reg_reg_n_0_[4] ,\results_left_reg_reg_n_0_[3] ,\results_left_reg_reg_n_0_[2] ,\results_left_reg_reg_n_0_[1] ,\results_left_reg_reg_n_0_[0] }),
        .\fsm_state_reg[1] (register_file_n_4),
        .\fsm_state_reg[1]_0 (\genblk1[2].sampler_peripheral_op_error_inst_n_5 ),
        .\fsm_state_reg[1]_1 (\fsm_state[1]_i_2__3_n_0 ),
        .\fsm_state_reg[2] (\fsm_state_reg[2]_1 ),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .internal_error_asserted_reg(register_file_n_53),
        .internal_operation_error_reg(internal_error_asserted_reg_0),
        .internal_operation_error_reg_0(internal_operation_error_reg_0),
        .interrupt_soft_reg_early(interrupt_soft_reg_early),
        .interrupt_soft_reg_early_reg(interrupt_soft_reg_early_reg_n_0),
        .interrupt_soft_reg_i_3_0(\fsm_state[1]_i_6_n_0 ),
        .locked_reg(\genblk1[2].sampler_peripheral_op_error_inst_n_4 ),
        .locked_reg_0(interrupt_soft_reg_reg_0),
        .m_axis_tlast_reg_reg(register_file_n_92),
        .\mem_reg[0][8]_0 ({register_file_n_25,register_file_n_26,register_file_n_27,register_file_n_28,register_file_n_29,register_file_n_30,register_file_n_31,register_file_n_32,register_file_n_33}),
        .\mem_reg[1][5]_0 ({register_file_n_40,register_file_n_41,register_file_n_42,register_file_n_43,register_file_n_44,register_file_n_45}),
        .\mem_reg[2][5]_0 ({register_file_n_34,register_file_n_35,register_file_n_36,register_file_n_37,register_file_n_38,register_file_n_39}),
        .\mem_reg[3][31]_0 (results_left_reg0_in),
        .\mem_reg[4][11]_0 ({register_file_n_12,register_file_n_13,register_file_n_14,register_file_n_15,register_file_n_16,register_file_n_17,register_file_n_18,register_file_n_19,register_file_n_20,register_file_n_21,register_file_n_22,register_file_n_23}),
        .\mem_reg[4][12]_0 (register_file_n_24),
        .\mem_reg[6][16]_0 (\mem_reg[6][16] ),
        .\mem_reg[6][18]_0 (register_file_n_49),
        .\mem_reg[6][29]_0 (D),
        .operation_busy(operation_busy),
        .operation_busy_reg(\genblk1[1].sampler_peripheral_op_error_inst_n_4 ),
        .operation_done_rd(operation_done_rd),
        .operation_error(operation_error),
        .results_left_reg_next(results_left_reg_next),
        .\results_left_reg_reg[12] (register_file_n_90),
        .\results_left_reg_reg[20] (register_file_n_87),
        .\results_left_reg_reg[28] (register_file_n_88),
        .\results_left_reg_reg[4] (register_file_n_89),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .\s_axil_ctrl_awaddr[5] (\s_axil_ctrl_awaddr[5] ),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .wo_reg_rst(wo_reg_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_3 
       (.I0(\results_left_reg_reg_n_0_[11] ),
        .O(\results_left_reg[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_4 
       (.I0(\results_left_reg_reg_n_0_[10] ),
        .O(\results_left_reg[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_5 
       (.I0(\results_left_reg_reg_n_0_[9] ),
        .O(\results_left_reg[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[11]_i_6 
       (.I0(\results_left_reg_reg_n_0_[8] ),
        .O(\results_left_reg[11]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_3 
       (.I0(\results_left_reg_reg_n_0_[15] ),
        .O(\results_left_reg[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_4 
       (.I0(\results_left_reg_reg_n_0_[14] ),
        .O(\results_left_reg[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_5 
       (.I0(\results_left_reg_reg_n_0_[13] ),
        .O(\results_left_reg[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[15]_i_6 
       (.I0(\results_left_reg_reg_n_0_[12] ),
        .O(\results_left_reg[15]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_3 
       (.I0(\results_left_reg_reg_n_0_[19] ),
        .O(\results_left_reg[19]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_4 
       (.I0(\results_left_reg_reg_n_0_[18] ),
        .O(\results_left_reg[19]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_5 
       (.I0(\results_left_reg_reg_n_0_[17] ),
        .O(\results_left_reg[19]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[19]_i_6 
       (.I0(\results_left_reg_reg_n_0_[16] ),
        .O(\results_left_reg[19]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_3 
       (.I0(\results_left_reg_reg_n_0_[23] ),
        .O(\results_left_reg[23]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_4 
       (.I0(\results_left_reg_reg_n_0_[22] ),
        .O(\results_left_reg[23]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_5 
       (.I0(\results_left_reg_reg_n_0_[21] ),
        .O(\results_left_reg[23]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[23]_i_6 
       (.I0(\results_left_reg_reg_n_0_[20] ),
        .O(\results_left_reg[23]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[27]_i_3 
       (.I0(\results_left_reg_reg_n_0_[27] ),
        .O(\results_left_reg[27]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[27]_i_4 
       (.I0(\results_left_reg_reg_n_0_[26] ),
        .O(\results_left_reg[27]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[27]_i_5 
       (.I0(\results_left_reg_reg_n_0_[25] ),
        .O(\results_left_reg[27]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[27]_i_6 
       (.I0(\results_left_reg_reg_n_0_[24] ),
        .O(\results_left_reg[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \results_left_reg[31]_i_3 
       (.I0(fsm_state[0]),
        .I1(fsm_state[1]),
        .O(wo_reg_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[31]_i_5 
       (.I0(\results_left_reg_reg_n_0_[31] ),
        .O(\results_left_reg[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[31]_i_6 
       (.I0(\results_left_reg_reg_n_0_[30] ),
        .O(\results_left_reg[31]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[31]_i_7 
       (.I0(\results_left_reg_reg_n_0_[29] ),
        .O(\results_left_reg[31]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[31]_i_8 
       (.I0(\results_left_reg_reg_n_0_[28] ),
        .O(\results_left_reg[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[3]_i_3 
       (.I0(\results_left_reg_reg_n_0_[3] ),
        .O(\results_left_reg[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[3]_i_4 
       (.I0(\results_left_reg_reg_n_0_[2] ),
        .O(\results_left_reg[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[3]_i_5 
       (.I0(\results_left_reg_reg_n_0_[1] ),
        .O(\results_left_reg[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \results_left_reg[3]_i_6 
       (.I0(register_file_n_87),
        .I1(register_file_n_88),
        .I2(register_file_n_89),
        .I3(register_file_n_90),
        .I4(\results_left_reg_reg_n_0_[0] ),
        .O(\results_left_reg[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_3 
       (.I0(\results_left_reg_reg_n_0_[7] ),
        .O(\results_left_reg[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_4 
       (.I0(\results_left_reg_reg_n_0_[6] ),
        .O(\results_left_reg[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_5 
       (.I0(\results_left_reg_reg_n_0_[5] ),
        .O(\results_left_reg[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \results_left_reg[7]_i_6 
       (.I0(\results_left_reg_reg_n_0_[4] ),
        .O(\results_left_reg[7]_i_6_n_0 ));
  FDRE \results_left_reg_reg[0] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[0]),
        .Q(\results_left_reg_reg_n_0_[0] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[10] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[10]),
        .Q(\results_left_reg_reg_n_0_[10] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[11] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[11]),
        .Q(\results_left_reg_reg_n_0_[11] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[11]_i_2 
       (.CI(\results_left_reg_reg[7]_i_2_n_0 ),
        .CO({\results_left_reg_reg[11]_i_2_n_0 ,\results_left_reg_reg[11]_i_2_n_1 ,\results_left_reg_reg[11]_i_2_n_2 ,\results_left_reg_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_left_reg_reg_n_0_[11] ,\results_left_reg_reg_n_0_[10] ,\results_left_reg_reg_n_0_[9] ,\results_left_reg_reg_n_0_[8] }),
        .O(results_left_reg_next[11:8]),
        .S({\results_left_reg[11]_i_3_n_0 ,\results_left_reg[11]_i_4_n_0 ,\results_left_reg[11]_i_5_n_0 ,\results_left_reg[11]_i_6_n_0 }));
  FDRE \results_left_reg_reg[12] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[12]),
        .Q(\results_left_reg_reg_n_0_[12] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[13] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[13]),
        .Q(\results_left_reg_reg_n_0_[13] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[14] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[14]),
        .Q(\results_left_reg_reg_n_0_[14] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[15] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[15]),
        .Q(\results_left_reg_reg_n_0_[15] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[15]_i_2 
       (.CI(\results_left_reg_reg[11]_i_2_n_0 ),
        .CO({\results_left_reg_reg[15]_i_2_n_0 ,\results_left_reg_reg[15]_i_2_n_1 ,\results_left_reg_reg[15]_i_2_n_2 ,\results_left_reg_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_left_reg_reg_n_0_[15] ,\results_left_reg_reg_n_0_[14] ,\results_left_reg_reg_n_0_[13] ,\results_left_reg_reg_n_0_[12] }),
        .O(results_left_reg_next[15:12]),
        .S({\results_left_reg[15]_i_3_n_0 ,\results_left_reg[15]_i_4_n_0 ,\results_left_reg[15]_i_5_n_0 ,\results_left_reg[15]_i_6_n_0 }));
  FDRE \results_left_reg_reg[16] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[16]),
        .Q(\results_left_reg_reg_n_0_[16] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[17] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[17]),
        .Q(\results_left_reg_reg_n_0_[17] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[18] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[18]),
        .Q(\results_left_reg_reg_n_0_[18] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[19] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[19]),
        .Q(\results_left_reg_reg_n_0_[19] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[19]_i_2 
       (.CI(\results_left_reg_reg[15]_i_2_n_0 ),
        .CO({\results_left_reg_reg[19]_i_2_n_0 ,\results_left_reg_reg[19]_i_2_n_1 ,\results_left_reg_reg[19]_i_2_n_2 ,\results_left_reg_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_left_reg_reg_n_0_[19] ,\results_left_reg_reg_n_0_[18] ,\results_left_reg_reg_n_0_[17] ,\results_left_reg_reg_n_0_[16] }),
        .O(results_left_reg_next[19:16]),
        .S({\results_left_reg[19]_i_3_n_0 ,\results_left_reg[19]_i_4_n_0 ,\results_left_reg[19]_i_5_n_0 ,\results_left_reg[19]_i_6_n_0 }));
  FDRE \results_left_reg_reg[1] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[1]),
        .Q(\results_left_reg_reg_n_0_[1] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[20] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[20]),
        .Q(\results_left_reg_reg_n_0_[20] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[21] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[21]),
        .Q(\results_left_reg_reg_n_0_[21] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[22] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[22]),
        .Q(\results_left_reg_reg_n_0_[22] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[23] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[23]),
        .Q(\results_left_reg_reg_n_0_[23] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[23]_i_2 
       (.CI(\results_left_reg_reg[19]_i_2_n_0 ),
        .CO({\results_left_reg_reg[23]_i_2_n_0 ,\results_left_reg_reg[23]_i_2_n_1 ,\results_left_reg_reg[23]_i_2_n_2 ,\results_left_reg_reg[23]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_left_reg_reg_n_0_[23] ,\results_left_reg_reg_n_0_[22] ,\results_left_reg_reg_n_0_[21] ,\results_left_reg_reg_n_0_[20] }),
        .O(results_left_reg_next[23:20]),
        .S({\results_left_reg[23]_i_3_n_0 ,\results_left_reg[23]_i_4_n_0 ,\results_left_reg[23]_i_5_n_0 ,\results_left_reg[23]_i_6_n_0 }));
  FDRE \results_left_reg_reg[24] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[24]),
        .Q(\results_left_reg_reg_n_0_[24] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[25] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[25]),
        .Q(\results_left_reg_reg_n_0_[25] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[26] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[26]),
        .Q(\results_left_reg_reg_n_0_[26] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[27] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[27]),
        .Q(\results_left_reg_reg_n_0_[27] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[27]_i_2 
       (.CI(\results_left_reg_reg[23]_i_2_n_0 ),
        .CO({\results_left_reg_reg[27]_i_2_n_0 ,\results_left_reg_reg[27]_i_2_n_1 ,\results_left_reg_reg[27]_i_2_n_2 ,\results_left_reg_reg[27]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_left_reg_reg_n_0_[27] ,\results_left_reg_reg_n_0_[26] ,\results_left_reg_reg_n_0_[25] ,\results_left_reg_reg_n_0_[24] }),
        .O(results_left_reg_next[27:24]),
        .S({\results_left_reg[27]_i_3_n_0 ,\results_left_reg[27]_i_4_n_0 ,\results_left_reg[27]_i_5_n_0 ,\results_left_reg[27]_i_6_n_0 }));
  FDRE \results_left_reg_reg[28] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[28]),
        .Q(\results_left_reg_reg_n_0_[28] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[29] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[29]),
        .Q(\results_left_reg_reg_n_0_[29] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[2] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[2]),
        .Q(\results_left_reg_reg_n_0_[2] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[30] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[30]),
        .Q(\results_left_reg_reg_n_0_[30] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[31] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[31]),
        .Q(\results_left_reg_reg_n_0_[31] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[31]_i_4 
       (.CI(\results_left_reg_reg[27]_i_2_n_0 ),
        .CO({\NLW_results_left_reg_reg[31]_i_4_CO_UNCONNECTED [3],\results_left_reg_reg[31]_i_4_n_1 ,\results_left_reg_reg[31]_i_4_n_2 ,\results_left_reg_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\results_left_reg_reg_n_0_[30] ,\results_left_reg_reg_n_0_[29] ,\results_left_reg_reg_n_0_[28] }),
        .O(results_left_reg_next[31:28]),
        .S({\results_left_reg[31]_i_5_n_0 ,\results_left_reg[31]_i_6_n_0 ,\results_left_reg[31]_i_7_n_0 ,\results_left_reg[31]_i_8_n_0 }));
  FDRE \results_left_reg_reg[3] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[3]),
        .Q(\results_left_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\results_left_reg_reg[3]_i_2_n_0 ,\results_left_reg_reg[3]_i_2_n_1 ,\results_left_reg_reg[3]_i_2_n_2 ,\results_left_reg_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({\results_left_reg_reg_n_0_[3] ,\results_left_reg_reg_n_0_[2] ,\results_left_reg_reg_n_0_[1] ,\results_left_reg_reg_n_0_[0] }),
        .O(results_left_reg_next[3:0]),
        .S({\results_left_reg[3]_i_3_n_0 ,\results_left_reg[3]_i_4_n_0 ,\results_left_reg[3]_i_5_n_0 ,\results_left_reg[3]_i_6_n_0 }));
  FDRE \results_left_reg_reg[4] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[4]),
        .Q(\results_left_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[5] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[5]),
        .Q(\results_left_reg_reg_n_0_[5] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[6] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[6]),
        .Q(\results_left_reg_reg_n_0_[6] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[7] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[7]),
        .Q(\results_left_reg_reg_n_0_[7] ),
        .R(fsm_rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \results_left_reg_reg[7]_i_2 
       (.CI(\results_left_reg_reg[3]_i_2_n_0 ),
        .CO({\results_left_reg_reg[7]_i_2_n_0 ,\results_left_reg_reg[7]_i_2_n_1 ,\results_left_reg_reg[7]_i_2_n_2 ,\results_left_reg_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\results_left_reg_reg_n_0_[7] ,\results_left_reg_reg_n_0_[6] ,\results_left_reg_reg_n_0_[5] ,\results_left_reg_reg_n_0_[4] }),
        .O(results_left_reg_next[7:4]),
        .S({\results_left_reg[7]_i_3_n_0 ,\results_left_reg[7]_i_4_n_0 ,\results_left_reg[7]_i_5_n_0 ,\results_left_reg[7]_i_6_n_0 }));
  FDRE \results_left_reg_reg[8] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[8]),
        .Q(\results_left_reg_reg_n_0_[8] ),
        .R(fsm_rst));
  FDRE \results_left_reg_reg[9] 
       (.C(fsm_clk),
        .CE(register_file_n_50),
        .D(results_left_reg0_in[9]),
        .Q(\results_left_reg_reg_n_0_[9] ),
        .R(fsm_rst));
  FDRE \scle_size_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_39),
        .Q(\scle_size_reg[5]_0 [0]),
        .R(fsm_rst));
  FDRE \scle_size_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_38),
        .Q(\scle_size_reg[5]_0 [1]),
        .R(fsm_rst));
  FDRE \scle_size_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_37),
        .Q(\scle_size_reg[5]_0 [2]),
        .R(fsm_rst));
  FDRE \scle_size_reg[3] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_36),
        .Q(\scle_size_reg[5]_0 [3]),
        .R(fsm_rst));
  FDRE \scle_size_reg[4] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_35),
        .Q(\scle_size_reg[5]_0 [4]),
        .R(fsm_rst));
  FDRE \scle_size_reg[5] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(register_file_n_34),
        .Q(\scle_size_reg[5]_0 [5]),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module design_1_KanLayerInst_0_0_DSPELogic
   (acc,
    \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ,
    Q,
    op_start,
    core_clk,
    \half_pipeline_genblock.mlt_reg_reg_0 ,
    \half_pipeline_genblock.mlt_reg_reg_1 ,
    op1,
    op2,
    OPMODE,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    export_rslt_last);
  output [15:0]acc;
  output \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ;
  input [0:0]Q;
  input op_start;
  input core_clk;
  input \half_pipeline_genblock.mlt_reg_reg_0 ;
  input [0:0]\half_pipeline_genblock.mlt_reg_reg_1 ;
  input [15:0]op1;
  input [32:0]op2;
  input [1:0]OPMODE;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  input export_rslt_last;

  wire [1:0]OPMODE;
  wire [0:0]Q;
  wire [15:0]acc;
  wire core_clk;
  wire export_rslt_last;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_100 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_101 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_102 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_103 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_104 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_105 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_73 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_90 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_91 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_92 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_93 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_94 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_95 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_96 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_97 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_98 ;
  wire \half_pipeline_genblock.acc_reg_reg_n_99 ;
  wire \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_0 ;
  wire [0:0]\half_pipeline_genblock.mlt_reg_reg_1 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_100 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_101 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_102 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_103 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_104 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_105 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_106 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_107 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_108 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_109 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_110 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_111 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_112 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_113 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_114 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_115 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_116 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_117 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_118 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_119 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_120 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_121 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_122 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_123 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_124 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_125 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_126 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_127 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_128 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_129 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_130 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_131 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_132 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_133 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_134 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_135 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_136 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_137 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_138 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_139 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_140 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_141 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_142 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_143 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_144 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_145 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_146 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_147 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_148 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_149 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_150 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_151 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_152 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_153 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_73 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_74 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_75 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_76 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_77 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_78 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_79 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_80 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_81 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_82 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_83 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_84 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_85 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_86 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_87 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_88 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_89 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_90 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_91 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_92 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_93 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_94 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_95 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_96 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_97 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_98 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_99 ;
  wire \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ;
  wire [15:0]op1;
  wire [32:0]op2;
  wire op_start;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.acc_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,\half_pipeline_genblock.acc_reg_reg_0 ,1'b0,1'b0,1'b1,\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] }),
        .OVERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED [47:33],\half_pipeline_genblock.acc_reg_reg_n_73 ,acc,\half_pipeline_genblock.acc_reg_reg_n_90 ,\half_pipeline_genblock.acc_reg_reg_n_91 ,\half_pipeline_genblock.acc_reg_reg_n_92 ,\half_pipeline_genblock.acc_reg_reg_n_93 ,\half_pipeline_genblock.acc_reg_reg_n_94 ,\half_pipeline_genblock.acc_reg_reg_n_95 ,\half_pipeline_genblock.acc_reg_reg_n_96 ,\half_pipeline_genblock.acc_reg_reg_n_97 ,\half_pipeline_genblock.acc_reg_reg_n_98 ,\half_pipeline_genblock.acc_reg_reg_n_99 ,\half_pipeline_genblock.acc_reg_reg_n_100 ,\half_pipeline_genblock.acc_reg_reg_n_101 ,\half_pipeline_genblock.acc_reg_reg_n_102 ,\half_pipeline_genblock.acc_reg_reg_n_103 ,\half_pipeline_genblock.acc_reg_reg_n_104 ,\half_pipeline_genblock.acc_reg_reg_n_105 }),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .PCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.extra_sig_reg_reg[1][1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_last),
        .Q(\half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ),
        .R(Q));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.mlt_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\half_pipeline_genblock.mlt_reg_reg_0 ),
        .CEC(\half_pipeline_genblock.mlt_reg_reg_1 ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,OPMODE[1],OPMODE[1],1'b0,OPMODE[0],1'b0,OPMODE[0]}),
        .OVERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED [47:33],\half_pipeline_genblock.mlt_reg_reg_n_73 ,\half_pipeline_genblock.mlt_reg_reg_n_74 ,\half_pipeline_genblock.mlt_reg_reg_n_75 ,\half_pipeline_genblock.mlt_reg_reg_n_76 ,\half_pipeline_genblock.mlt_reg_reg_n_77 ,\half_pipeline_genblock.mlt_reg_reg_n_78 ,\half_pipeline_genblock.mlt_reg_reg_n_79 ,\half_pipeline_genblock.mlt_reg_reg_n_80 ,\half_pipeline_genblock.mlt_reg_reg_n_81 ,\half_pipeline_genblock.mlt_reg_reg_n_82 ,\half_pipeline_genblock.mlt_reg_reg_n_83 ,\half_pipeline_genblock.mlt_reg_reg_n_84 ,\half_pipeline_genblock.mlt_reg_reg_n_85 ,\half_pipeline_genblock.mlt_reg_reg_n_86 ,\half_pipeline_genblock.mlt_reg_reg_n_87 ,\half_pipeline_genblock.mlt_reg_reg_n_88 ,\half_pipeline_genblock.mlt_reg_reg_n_89 ,\half_pipeline_genblock.mlt_reg_reg_n_90 ,\half_pipeline_genblock.mlt_reg_reg_n_91 ,\half_pipeline_genblock.mlt_reg_reg_n_92 ,\half_pipeline_genblock.mlt_reg_reg_n_93 ,\half_pipeline_genblock.mlt_reg_reg_n_94 ,\half_pipeline_genblock.mlt_reg_reg_n_95 ,\half_pipeline_genblock.mlt_reg_reg_n_96 ,\half_pipeline_genblock.mlt_reg_reg_n_97 ,\half_pipeline_genblock.mlt_reg_reg_n_98 ,\half_pipeline_genblock.mlt_reg_reg_n_99 ,\half_pipeline_genblock.mlt_reg_reg_n_100 ,\half_pipeline_genblock.mlt_reg_reg_n_101 ,\half_pipeline_genblock.mlt_reg_reg_n_102 ,\half_pipeline_genblock.mlt_reg_reg_n_103 ,\half_pipeline_genblock.mlt_reg_reg_n_104 ,\half_pipeline_genblock.mlt_reg_reg_n_105 }),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.reset_acc_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start),
        .Q(\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module design_1_KanLayerInst_0_0_DSPELogic_12
   (acc,
    export_rslt_sync,
    int_axis_ud_tlast_2,
    Q,
    reset_acc,
    core_clk,
    \half_pipeline_genblock.mlt_reg_reg_0 ,
    E,
    op1,
    C,
    OPMODE,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    export_rslt,
    export_rslt_last);
  output [32:0]acc;
  output export_rslt_sync;
  output int_axis_ud_tlast_2;
  input [0:0]Q;
  input reset_acc;
  input core_clk;
  input \half_pipeline_genblock.mlt_reg_reg_0 ;
  input [0:0]E;
  input [15:0]op1;
  input [32:0]C;
  input [1:0]OPMODE;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  input export_rslt;
  input export_rslt_last;

  wire [32:0]C;
  wire [0:0]E;
  wire [1:0]OPMODE;
  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire export_rslt;
  wire export_rslt_last;
  wire export_rslt_sync;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_100 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_101 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_102 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_103 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_104 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_105 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_106 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_107 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_108 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_109 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_110 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_111 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_112 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_113 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_114 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_115 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_116 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_117 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_118 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_119 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_120 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_121 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_122 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_123 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_124 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_125 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_126 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_127 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_128 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_129 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_130 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_131 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_132 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_133 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_134 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_135 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_136 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_137 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_138 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_139 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_140 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_141 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_142 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_143 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_144 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_145 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_146 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_147 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_148 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_149 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_150 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_151 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_152 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_153 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_73 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_74 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_75 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_76 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_77 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_78 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_79 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_80 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_81 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_82 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_83 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_84 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_85 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_86 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_87 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_88 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_89 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_90 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_91 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_92 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_93 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_94 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_95 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_96 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_97 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_98 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_99 ;
  wire \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ;
  wire int_axis_ud_tlast_2;
  wire [15:0]op1;
  wire reset_acc;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.acc_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,\half_pipeline_genblock.acc_reg_reg_0 ,1'b0,1'b0,1'b1,\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] }),
        .OVERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED [47:33],acc}),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .PCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.extra_sig_reg_reg[1][0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_last),
        .Q(int_axis_ud_tlast_2),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.extra_sig_reg_reg[1][1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt),
        .Q(export_rslt_sync),
        .R(Q));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.mlt_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C[32],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\half_pipeline_genblock.mlt_reg_reg_0 ),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,OPMODE[1],OPMODE[1],1'b0,OPMODE[0],1'b0,OPMODE[0]}),
        .OVERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED [47:33],\half_pipeline_genblock.mlt_reg_reg_n_73 ,\half_pipeline_genblock.mlt_reg_reg_n_74 ,\half_pipeline_genblock.mlt_reg_reg_n_75 ,\half_pipeline_genblock.mlt_reg_reg_n_76 ,\half_pipeline_genblock.mlt_reg_reg_n_77 ,\half_pipeline_genblock.mlt_reg_reg_n_78 ,\half_pipeline_genblock.mlt_reg_reg_n_79 ,\half_pipeline_genblock.mlt_reg_reg_n_80 ,\half_pipeline_genblock.mlt_reg_reg_n_81 ,\half_pipeline_genblock.mlt_reg_reg_n_82 ,\half_pipeline_genblock.mlt_reg_reg_n_83 ,\half_pipeline_genblock.mlt_reg_reg_n_84 ,\half_pipeline_genblock.mlt_reg_reg_n_85 ,\half_pipeline_genblock.mlt_reg_reg_n_86 ,\half_pipeline_genblock.mlt_reg_reg_n_87 ,\half_pipeline_genblock.mlt_reg_reg_n_88 ,\half_pipeline_genblock.mlt_reg_reg_n_89 ,\half_pipeline_genblock.mlt_reg_reg_n_90 ,\half_pipeline_genblock.mlt_reg_reg_n_91 ,\half_pipeline_genblock.mlt_reg_reg_n_92 ,\half_pipeline_genblock.mlt_reg_reg_n_93 ,\half_pipeline_genblock.mlt_reg_reg_n_94 ,\half_pipeline_genblock.mlt_reg_reg_n_95 ,\half_pipeline_genblock.mlt_reg_reg_n_96 ,\half_pipeline_genblock.mlt_reg_reg_n_97 ,\half_pipeline_genblock.mlt_reg_reg_n_98 ,\half_pipeline_genblock.mlt_reg_reg_n_99 ,\half_pipeline_genblock.mlt_reg_reg_n_100 ,\half_pipeline_genblock.mlt_reg_reg_n_101 ,\half_pipeline_genblock.mlt_reg_reg_n_102 ,\half_pipeline_genblock.mlt_reg_reg_n_103 ,\half_pipeline_genblock.mlt_reg_reg_n_104 ,\half_pipeline_genblock.mlt_reg_reg_n_105 }),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.reset_acc_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module design_1_KanLayerInst_0_0_DSPELogic_16
   (acc,
    int_axis_ud_tvalid_3,
    p_0_in,
    Q,
    reset_acc,
    core_clk,
    \half_pipeline_genblock.mlt_reg_reg_0 ,
    op1,
    OPMODE,
    \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 );
  output [32:0]acc;
  output int_axis_ud_tvalid_3;
  output p_0_in;
  input [0:0]Q;
  input reset_acc;
  input core_clk;
  input \half_pipeline_genblock.mlt_reg_reg_0 ;
  input [15:0]op1;
  input [0:0]OPMODE;
  input \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ;

  wire [0:0]OPMODE;
  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire \half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_100 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_101 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_102 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_103 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_104 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_105 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_106 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_107 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_108 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_109 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_110 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_111 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_112 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_113 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_114 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_115 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_116 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_117 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_118 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_119 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_120 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_121 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_122 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_123 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_124 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_125 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_126 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_127 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_128 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_129 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_130 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_131 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_132 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_133 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_134 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_135 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_136 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_137 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_138 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_139 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_140 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_141 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_142 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_143 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_144 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_145 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_146 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_147 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_148 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_149 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_150 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_151 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_152 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_153 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_73 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_74 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_75 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_76 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_77 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_78 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_79 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_80 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_81 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_82 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_83 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_84 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_85 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_86 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_87 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_88 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_89 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_90 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_91 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_92 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_93 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_94 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_95 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_96 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_97 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_98 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_99 ;
  wire \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ;
  wire int_axis_ud_tvalid_3;
  wire [15:0]op1;
  wire p_0_in;
  wire reset_acc;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.acc_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,OPMODE,1'b0,1'b0,1'b1,\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] }),
        .OVERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED [47:33],acc}),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .PCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.extra_sig_reg_reg[1][1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 ),
        .Q(int_axis_ud_tvalid_3),
        .R(Q));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.mlt_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0 ,\half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\half_pipeline_genblock.mlt_reg_reg_0 ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED [47:33],\half_pipeline_genblock.mlt_reg_reg_n_73 ,\half_pipeline_genblock.mlt_reg_reg_n_74 ,\half_pipeline_genblock.mlt_reg_reg_n_75 ,\half_pipeline_genblock.mlt_reg_reg_n_76 ,\half_pipeline_genblock.mlt_reg_reg_n_77 ,\half_pipeline_genblock.mlt_reg_reg_n_78 ,\half_pipeline_genblock.mlt_reg_reg_n_79 ,\half_pipeline_genblock.mlt_reg_reg_n_80 ,\half_pipeline_genblock.mlt_reg_reg_n_81 ,\half_pipeline_genblock.mlt_reg_reg_n_82 ,\half_pipeline_genblock.mlt_reg_reg_n_83 ,\half_pipeline_genblock.mlt_reg_reg_n_84 ,\half_pipeline_genblock.mlt_reg_reg_n_85 ,\half_pipeline_genblock.mlt_reg_reg_n_86 ,\half_pipeline_genblock.mlt_reg_reg_n_87 ,\half_pipeline_genblock.mlt_reg_reg_n_88 ,\half_pipeline_genblock.mlt_reg_reg_n_89 ,\half_pipeline_genblock.mlt_reg_reg_n_90 ,\half_pipeline_genblock.mlt_reg_reg_n_91 ,\half_pipeline_genblock.mlt_reg_reg_n_92 ,\half_pipeline_genblock.mlt_reg_reg_n_93 ,\half_pipeline_genblock.mlt_reg_reg_n_94 ,\half_pipeline_genblock.mlt_reg_reg_n_95 ,\half_pipeline_genblock.mlt_reg_reg_n_96 ,\half_pipeline_genblock.mlt_reg_reg_n_97 ,\half_pipeline_genblock.mlt_reg_reg_n_98 ,\half_pipeline_genblock.mlt_reg_reg_n_99 ,\half_pipeline_genblock.mlt_reg_reg_n_100 ,\half_pipeline_genblock.mlt_reg_reg_n_101 ,\half_pipeline_genblock.mlt_reg_reg_n_102 ,\half_pipeline_genblock.mlt_reg_reg_n_103 ,\half_pipeline_genblock.mlt_reg_reg_n_104 ,\half_pipeline_genblock.mlt_reg_reg_n_105 }),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_18__2 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_18__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_19__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_20__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_21__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_22__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_23__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_24__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_25__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_26__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_27__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_28__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_29__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_30__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_31__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_32__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_33__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_34__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_35__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_36__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_37__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_38__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_39__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_40__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_41__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_42__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_43__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_44__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_45__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_46__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_47__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_48__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_49__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \half_pipeline_genblock.mlt_reg_reg_i_50__0 
       (.I0(1'b0),
        .I1(1'b0),
        .I2(1'b0),
        .I3(1'b0),
        .I4(1'b0),
        .I5(1'b0),
        .O(\half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.reset_acc_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ),
        .R(Q));
  LUT1 #(
    .INIT(2'h1)) 
    operation_busy_i_1
       (.I0(Q),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "DSPELogic" *) 
module design_1_KanLayerInst_0_0_DSPELogic_9
   (acc,
    export_rslt_sync,
    int_axis_ud_tlast_1,
    Q,
    reset_acc,
    core_clk,
    \half_pipeline_genblock.mlt_reg_reg_0 ,
    E,
    op1,
    op2,
    OPMODE,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    export_rslt,
    export_rslt_last);
  output [32:0]acc;
  output export_rslt_sync;
  output int_axis_ud_tlast_1;
  input [0:0]Q;
  input reset_acc;
  input core_clk;
  input \half_pipeline_genblock.mlt_reg_reg_0 ;
  input [0:0]E;
  input [15:0]op1;
  input [32:0]op2;
  input [1:0]OPMODE;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  input export_rslt;
  input export_rslt_last;

  wire [0:0]E;
  wire [1:0]OPMODE;
  wire [0:0]Q;
  wire [32:0]acc;
  wire core_clk;
  wire export_rslt;
  wire export_rslt_last;
  wire export_rslt_sync;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_100 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_101 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_102 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_103 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_104 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_105 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_106 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_107 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_108 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_109 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_110 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_111 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_112 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_113 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_114 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_115 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_116 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_117 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_118 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_119 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_120 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_121 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_122 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_123 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_124 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_125 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_126 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_127 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_128 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_129 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_130 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_131 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_132 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_133 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_134 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_135 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_136 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_137 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_138 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_139 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_140 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_141 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_142 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_143 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_144 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_145 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_146 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_147 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_148 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_149 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_150 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_151 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_152 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_153 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_73 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_74 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_75 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_76 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_77 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_78 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_79 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_80 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_81 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_82 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_83 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_84 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_85 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_86 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_87 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_88 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_89 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_90 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_91 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_92 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_93 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_94 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_95 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_96 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_97 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_98 ;
  wire \half_pipeline_genblock.mlt_reg_reg_n_99 ;
  wire \half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ;
  wire int_axis_ud_tlast_1;
  wire [15:0]op1;
  wire [32:0]op2;
  wire reset_acc;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED ;
  wire [47:0]\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED ;
  wire [47:33]\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.acc_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.acc_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.acc_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.acc_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,\half_pipeline_genblock.acc_reg_reg_0 ,1'b0,1'b0,1'b1,\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] }),
        .OVERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.acc_reg_reg_P_UNCONNECTED [47:33],acc}),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.acc_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .PCOUT(\NLW_half_pipeline_genblock.acc_reg_reg_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.acc_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.extra_sig_reg_reg[1][0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_last),
        .Q(int_axis_ud_tlast_1),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.extra_sig_reg_reg[1][1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt),
        .Q(export_rslt_sync),
        .R(Q));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \half_pipeline_genblock.mlt_reg_reg 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,op1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_BCOUT_UNCONNECTED [17:0]),
        .C({op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2[32],op2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\half_pipeline_genblock.mlt_reg_reg_0 ),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(core_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_half_pipeline_genblock.mlt_reg_reg_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,OPMODE[1],OPMODE[1],1'b0,OPMODE[0],1'b0,OPMODE[0]}),
        .OVERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_OVERFLOW_UNCONNECTED ),
        .P({\NLW_half_pipeline_genblock.mlt_reg_reg_P_UNCONNECTED [47:33],\half_pipeline_genblock.mlt_reg_reg_n_73 ,\half_pipeline_genblock.mlt_reg_reg_n_74 ,\half_pipeline_genblock.mlt_reg_reg_n_75 ,\half_pipeline_genblock.mlt_reg_reg_n_76 ,\half_pipeline_genblock.mlt_reg_reg_n_77 ,\half_pipeline_genblock.mlt_reg_reg_n_78 ,\half_pipeline_genblock.mlt_reg_reg_n_79 ,\half_pipeline_genblock.mlt_reg_reg_n_80 ,\half_pipeline_genblock.mlt_reg_reg_n_81 ,\half_pipeline_genblock.mlt_reg_reg_n_82 ,\half_pipeline_genblock.mlt_reg_reg_n_83 ,\half_pipeline_genblock.mlt_reg_reg_n_84 ,\half_pipeline_genblock.mlt_reg_reg_n_85 ,\half_pipeline_genblock.mlt_reg_reg_n_86 ,\half_pipeline_genblock.mlt_reg_reg_n_87 ,\half_pipeline_genblock.mlt_reg_reg_n_88 ,\half_pipeline_genblock.mlt_reg_reg_n_89 ,\half_pipeline_genblock.mlt_reg_reg_n_90 ,\half_pipeline_genblock.mlt_reg_reg_n_91 ,\half_pipeline_genblock.mlt_reg_reg_n_92 ,\half_pipeline_genblock.mlt_reg_reg_n_93 ,\half_pipeline_genblock.mlt_reg_reg_n_94 ,\half_pipeline_genblock.mlt_reg_reg_n_95 ,\half_pipeline_genblock.mlt_reg_reg_n_96 ,\half_pipeline_genblock.mlt_reg_reg_n_97 ,\half_pipeline_genblock.mlt_reg_reg_n_98 ,\half_pipeline_genblock.mlt_reg_reg_n_99 ,\half_pipeline_genblock.mlt_reg_reg_n_100 ,\half_pipeline_genblock.mlt_reg_reg_n_101 ,\half_pipeline_genblock.mlt_reg_reg_n_102 ,\half_pipeline_genblock.mlt_reg_reg_n_103 ,\half_pipeline_genblock.mlt_reg_reg_n_104 ,\half_pipeline_genblock.mlt_reg_reg_n_105 }),
        .PATTERNBDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_half_pipeline_genblock.mlt_reg_reg_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\half_pipeline_genblock.mlt_reg_reg_n_106 ,\half_pipeline_genblock.mlt_reg_reg_n_107 ,\half_pipeline_genblock.mlt_reg_reg_n_108 ,\half_pipeline_genblock.mlt_reg_reg_n_109 ,\half_pipeline_genblock.mlt_reg_reg_n_110 ,\half_pipeline_genblock.mlt_reg_reg_n_111 ,\half_pipeline_genblock.mlt_reg_reg_n_112 ,\half_pipeline_genblock.mlt_reg_reg_n_113 ,\half_pipeline_genblock.mlt_reg_reg_n_114 ,\half_pipeline_genblock.mlt_reg_reg_n_115 ,\half_pipeline_genblock.mlt_reg_reg_n_116 ,\half_pipeline_genblock.mlt_reg_reg_n_117 ,\half_pipeline_genblock.mlt_reg_reg_n_118 ,\half_pipeline_genblock.mlt_reg_reg_n_119 ,\half_pipeline_genblock.mlt_reg_reg_n_120 ,\half_pipeline_genblock.mlt_reg_reg_n_121 ,\half_pipeline_genblock.mlt_reg_reg_n_122 ,\half_pipeline_genblock.mlt_reg_reg_n_123 ,\half_pipeline_genblock.mlt_reg_reg_n_124 ,\half_pipeline_genblock.mlt_reg_reg_n_125 ,\half_pipeline_genblock.mlt_reg_reg_n_126 ,\half_pipeline_genblock.mlt_reg_reg_n_127 ,\half_pipeline_genblock.mlt_reg_reg_n_128 ,\half_pipeline_genblock.mlt_reg_reg_n_129 ,\half_pipeline_genblock.mlt_reg_reg_n_130 ,\half_pipeline_genblock.mlt_reg_reg_n_131 ,\half_pipeline_genblock.mlt_reg_reg_n_132 ,\half_pipeline_genblock.mlt_reg_reg_n_133 ,\half_pipeline_genblock.mlt_reg_reg_n_134 ,\half_pipeline_genblock.mlt_reg_reg_n_135 ,\half_pipeline_genblock.mlt_reg_reg_n_136 ,\half_pipeline_genblock.mlt_reg_reg_n_137 ,\half_pipeline_genblock.mlt_reg_reg_n_138 ,\half_pipeline_genblock.mlt_reg_reg_n_139 ,\half_pipeline_genblock.mlt_reg_reg_n_140 ,\half_pipeline_genblock.mlt_reg_reg_n_141 ,\half_pipeline_genblock.mlt_reg_reg_n_142 ,\half_pipeline_genblock.mlt_reg_reg_n_143 ,\half_pipeline_genblock.mlt_reg_reg_n_144 ,\half_pipeline_genblock.mlt_reg_reg_n_145 ,\half_pipeline_genblock.mlt_reg_reg_n_146 ,\half_pipeline_genblock.mlt_reg_reg_n_147 ,\half_pipeline_genblock.mlt_reg_reg_n_148 ,\half_pipeline_genblock.mlt_reg_reg_n_149 ,\half_pipeline_genblock.mlt_reg_reg_n_150 ,\half_pipeline_genblock.mlt_reg_reg_n_151 ,\half_pipeline_genblock.mlt_reg_reg_n_152 ,\half_pipeline_genblock.mlt_reg_reg_n_153 }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(Q),
        .UNDERFLOW(\NLW_half_pipeline_genblock.mlt_reg_reg_UNDERFLOW_UNCONNECTED ));
  FDRE #(
    .INIT(1'b0)) 
    \half_pipeline_genblock.reset_acc_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(reset_acc),
        .Q(\half_pipeline_genblock.reset_acc_reg_reg_n_0_[0] ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ExtendedAxisPacketSplitter" *) 
module design_1_KanLayerInst_0_0_ExtendedAxisPacketSplitter
   (s_axis_tready_int,
    operation_busy_bus,
    s_axis_tready_int_0,
    s_axis_tready_int_1,
    s_axis_tready_int_2,
    \multi_channel_genblock.operation_error_reg_reduced ,
    CO,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_3,
    temp_m_axis_tvalid_reg_4,
    temp_m_axis_tvalid_reg_5,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early,
    core_clk,
    s_axis_tlast_int,
    p_0_in,
    s_axis_tready_early_6,
    s_axis_tready_early_7,
    s_axis_tready_early_8,
    temp_m_axis_tvalid_reg_reg,
    m_axis_tvalid_reg_reg,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    m_axis_tvalid_reg_reg_2,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_2,
    temp_m_axis_tvalid_next1_out,
    temp_m_axis_tvalid_next1_out_9,
    temp_m_axis_tvalid_next1_out_10,
    temp_m_axis_tvalid_next1_out_11,
    s_axis_t_tready_int,
    store_u,
    \temp_m_axis_tdata_reg_reg[15] ,
    s_axis_t_tready_int_12,
    store_u_13,
    s_axis_t_tready_int_14,
    store_u_15,
    s_axis_t_tready_int_16,
    store_t,
    int_spl_wght_m_axis_tlast,
    operation_start,
    \fsm_state_reg[0] ,
    \fsm_state_reg[0]_0 ,
    \fsm_state_reg[0]_1 ,
    \fsm_state_reg[0]_2 ,
    pckt_size);
  output s_axis_tready_int;
  output [3:0]operation_busy_bus;
  output s_axis_tready_int_0;
  output s_axis_tready_int_1;
  output s_axis_tready_int_2;
  output \multi_channel_genblock.operation_error_reg_reduced ;
  output [0:0]CO;
  output [0:0]int_aps_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output [3:0]int_aps_wght_m_axis_tvalid;
  output temp_m_axis_tvalid_reg_3;
  output temp_m_axis_tvalid_reg_4;
  output temp_m_axis_tvalid_reg_5;
  output [63:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input s_axis_tlast_int;
  input p_0_in;
  input s_axis_tready_early_6;
  input s_axis_tready_early_7;
  input s_axis_tready_early_8;
  input temp_m_axis_tvalid_reg_reg;
  input m_axis_tvalid_reg_reg;
  input m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input m_axis_tvalid_reg_reg_2;
  input temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_2;
  input temp_m_axis_tvalid_next1_out;
  input temp_m_axis_tvalid_next1_out_9;
  input temp_m_axis_tvalid_next1_out_10;
  input temp_m_axis_tvalid_next1_out_11;
  input s_axis_t_tready_int;
  input store_u;
  input [63:0]\temp_m_axis_tdata_reg_reg[15] ;
  input s_axis_t_tready_int_12;
  input store_u_13;
  input s_axis_t_tready_int_14;
  input store_u_15;
  input s_axis_t_tready_int_16;
  input store_t;
  input [0:0]int_spl_wght_m_axis_tlast;
  input operation_start;
  input \fsm_state_reg[0] ;
  input \fsm_state_reg[0]_0 ;
  input \fsm_state_reg[0]_1 ;
  input \fsm_state_reg[0]_2 ;
  input [12:0]pckt_size;

  wire [0:0]CO;
  wire [0:0]Q;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8 ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_5 ;
  wire core_clk;
  wire \fsm_state_reg[0] ;
  wire \fsm_state_reg[0]_0 ;
  wire \fsm_state_reg[0]_1 ;
  wire \fsm_state_reg[0]_2 ;
  wire [63:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [3:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_axis_tvalid_reg_reg_2;
  wire \multi_channel_genblock.operation_error_reg_reduced ;
  wire [3:0]operation_busy_bus;
  wire [3:0]operation_error_bus;
  wire operation_start;
  wire p_0_in;
  wire [12:0]pckt_size;
  wire [12:0]pckt_size_reg_early0;
  wire s_axis_t_tready_int;
  wire s_axis_t_tready_int_12;
  wire s_axis_t_tready_int_14;
  wire s_axis_t_tready_int_16;
  wire s_axis_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_early_6;
  wire s_axis_tready_early_7;
  wire s_axis_tready_early_8;
  wire s_axis_tready_int;
  wire s_axis_tready_int_0;
  wire s_axis_tready_int_1;
  wire s_axis_tready_int_2;
  wire store_t;
  wire store_u;
  wire store_u_13;
  wire store_u_15;
  wire [63:0]\temp_m_axis_tdata_reg_reg[15] ;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_next1_out_10;
  wire temp_m_axis_tvalid_next1_out_11;
  wire temp_m_axis_tvalid_next1_out_9;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_3;
  wire temp_m_axis_tvalid_reg_4;
  wire temp_m_axis_tvalid_reg_5;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;
  wire temp_m_axis_tvalid_reg_reg_2;

  design_1_KanLayerInst_0_0_AxisPacketSplitter \axis_packet_splitter_genblock[0].axis_packet_splitter_inst 
       (.CO(CO),
        .D(pckt_size_reg_early0),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_reg[0]_0 (\fsm_state_reg[0] ),
        .\fsm_state_reg[1]_0 (operation_error_bus[3:1]),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[15:0]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[0]),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .\multi_channel_genblock.operation_error_reg_reduced (\multi_channel_genblock.operation_error_reg_reduced ),
        .operation_busy_bus(operation_busy_bus[0]),
        .operation_error_bus(operation_error_bus[0]),
        .operation_error_reg_0(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ),
        .operation_error_reg_1(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8 ),
        .operation_start(operation_start),
        .p_0_in(p_0_in),
        .pckt_size(pckt_size),
        .s_axis_t_tready_int_16(s_axis_t_tready_int_16),
        .s_axis_tlast_int(s_axis_tlast_int),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg(s_axis_tready_int),
        .store_t(store_t),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [15:0]),
        .temp_m_axis_tvalid_next1_out(temp_m_axis_tvalid_next1_out),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg));
  design_1_KanLayerInst_0_0_AxisPacketSplitter_38 \axis_packet_splitter_genblock[1].axis_packet_splitter_inst 
       (.D(pckt_size_reg_early0),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_reg[0]_0 (\fsm_state_reg[0]_0 ),
        .\fsm_state_reg[0]_1 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8 ),
        .\fsm_state_reg[1]_0 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[31:16]),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[1]),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_0),
        .operation_busy_bus(operation_busy_bus[1]),
        .operation_error_reg_0(operation_error_bus[1]),
        .operation_start(operation_start),
        .p_0_in(p_0_in),
        .s_axis_t_tready_int_14(s_axis_t_tready_int_14),
        .s_axis_tready_early_6(s_axis_tready_early_6),
        .s_axis_tready_reg_reg(s_axis_tready_int_0),
        .store_u_15(store_u_15),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [31:16]),
        .temp_m_axis_tvalid_next1_out_9(temp_m_axis_tvalid_next1_out_9),
        .temp_m_axis_tvalid_reg_3(temp_m_axis_tvalid_reg_3),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg_0));
  design_1_KanLayerInst_0_0_AxisPacketSplitter_39 \axis_packet_splitter_genblock[2].axis_packet_splitter_inst 
       (.D(pckt_size_reg_early0),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_reg[0]_0 (\fsm_state_reg[0]_1 ),
        .\fsm_state_reg[0]_1 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8 ),
        .\fsm_state_reg[1]_0 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[47:32]),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[2]),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_1),
        .operation_busy_bus(operation_busy_bus[2]),
        .operation_error_reg_0(operation_error_bus[2]),
        .operation_start(operation_start),
        .p_0_in(p_0_in),
        .s_axis_t_tready_int_12(s_axis_t_tready_int_12),
        .s_axis_tready_early_7(s_axis_tready_early_7),
        .s_axis_tready_reg_reg(s_axis_tready_int_1),
        .store_u_13(store_u_13),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [47:32]),
        .temp_m_axis_tvalid_next1_out_10(temp_m_axis_tvalid_next1_out_10),
        .temp_m_axis_tvalid_reg_4(temp_m_axis_tvalid_reg_4),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg_1));
  design_1_KanLayerInst_0_0_AxisPacketSplitter_40 \axis_packet_splitter_genblock[3].axis_packet_splitter_inst 
       (.D(pckt_size_reg_early0),
        .Q(Q),
        .core_clk(core_clk),
        .\fsm_state_reg[0]_0 (\fsm_state_reg[0]_2 ),
        .\fsm_state_reg[0]_1 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_8 ),
        .\fsm_state_reg[1]_0 (\axis_packet_splitter_genblock[0].axis_packet_splitter_inst_n_7 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[63:48]),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg(int_aps_wght_m_axis_tvalid[3]),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_2),
        .operation_busy_bus(operation_busy_bus[3]),
        .operation_error_bus(operation_error_bus[2:0]),
        .operation_error_reg_0(operation_error_bus[3]),
        .operation_error_reg_1(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_5 ),
        .operation_start(operation_start),
        .p_0_in(p_0_in),
        .s_axis_t_tready_int(s_axis_t_tready_int),
        .s_axis_tready_early_8(s_axis_tready_early_8),
        .s_axis_tready_reg_reg(s_axis_tready_int_2),
        .store_u(store_u),
        .\temp_m_axis_tdata_reg_reg[15] (\temp_m_axis_tdata_reg_reg[15] [63:48]),
        .temp_m_axis_tvalid_next1_out_11(temp_m_axis_tvalid_next1_out_11),
        .temp_m_axis_tvalid_reg_5(temp_m_axis_tvalid_reg_5),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg_2));
  FDRE \multi_channel_genblock.operation_error_reg_reduced_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst_n_5 ),
        .Q(\multi_channel_genblock.operation_error_reg_reduced ),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "KanLayer" *) 
module design_1_KanLayerInst_0_0_KanLayer
   (DOADO,
    DOBDO,
    s_axil_grid_bvalid,
    s_axil_a_arready_reg_reg,
    s_axil_grid_rready_0,
    s_axil_grid_awready,
    s_axil_b_arready_reg_reg,
    s_axil_a_rvalid_pipe_reg_reg,
    ram_reg,
    ram_reg_0,
    s_axil_scle_bvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_scle_rready_0,
    s_axil_scle_awready,
    s_axil_b_arready_reg_reg_0,
    s_axil_a_rvalid_pipe_reg_reg_0,
    core_rst,
    s_axil_ctrl_arready,
    s_axil_ctrl_rvalid,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    bram00_ctrl_data_dout,
    s_axil_grid_rdata,
    s_axil_scle_rdata,
    Q,
    m_axis_rslt_tlast,
    s_axil_ctrl_bvalid,
    s_axil_ctrl_awready,
    s_axil_ctrl_wready,
    s_axil_ctrl_rdata,
    operation_busy,
    operation_error,
    operation_complete,
    locked,
    pl2ps_intr,
    s_axis_wght_tready,
    s_axil_grid_aclk,
    s_axil_grid_wdata,
    s_axil_grid_areset,
    s_axil_grid_rready,
    s_axil_scle_aclk,
    s_axil_scle_wdata,
    s_axil_scle_areset,
    s_axil_scle_rready,
    core_clk,
    dma_clk,
    dma_rst,
    s_axis_wght_tlast,
    \s_axil_b_rdata_reg_int_reg_reg[12] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[13] ,
    \s_axil_b_rdata_reg_int_reg_reg[14] ,
    \s_axil_b_rdata_reg_int_reg_reg[15] ,
    \s_axil_a_rdata_reg_int_reg_reg[0] ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[1] ,
    \s_axil_a_rdata_reg_int_reg_reg[2] ,
    \s_axil_a_rdata_reg_int_reg_reg[3] ,
    \s_axil_a_rdata_reg_int_reg_reg[4] ,
    \s_axil_a_rdata_reg_int_reg_reg[5] ,
    \s_axil_a_rdata_reg_int_reg_reg[6] ,
    \s_axil_a_rdata_reg_int_reg_reg[7] ,
    \s_axil_a_rdata_reg_int_reg_reg[8] ,
    \s_axil_a_rdata_reg_int_reg_reg[9] ,
    \s_axil_a_rdata_reg_int_reg_reg[10] ,
    \s_axil_a_rdata_reg_int_reg_reg[11] ,
    \s_axil_a_rdata_reg_int_reg_reg[12] ,
    \s_axil_a_rdata_reg_int_reg_reg[13] ,
    \s_axil_a_rdata_reg_int_reg_reg[14] ,
    \s_axil_a_rdata_reg_int_reg_reg[15] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_1 ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_2 ,
    \s_axil_b_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_1 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_2 ,
    \s_axil_a_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[15]_0 ,
    s_axil_grid_bready,
    fsm_rst,
    s_axil_scle_bready,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    bram00_ctrl_data_en,
    bram00_ctrl_data_addr,
    m_axis_rslt_tready,
    s_axil_ctrl_awaddr,
    bram00_ctrl_data_clk,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_arvalid,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_wstrb,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_arvalid,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_wstrb,
    fsm_clk,
    s_axil_ctrl_wvalid,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_bready,
    s_axil_ctrl_wdata,
    s_axil_ctrl_araddr,
    s_axis,
    s_axis_wght_tvalid,
    bram00_ctrl_data_din,
    bram00_ctrl_data_we);
  output [3:0]DOADO;
  output [15:0]DOBDO;
  output s_axil_grid_bvalid;
  output s_axil_a_arready_reg_reg;
  output s_axil_grid_rready_0;
  output s_axil_grid_awready;
  output s_axil_b_arready_reg_reg;
  output s_axil_a_rvalid_pipe_reg_reg;
  output [3:0]ram_reg;
  output [15:0]ram_reg_0;
  output s_axil_scle_bvalid;
  output s_axil_a_arready_reg_reg_0;
  output s_axil_scle_rready_0;
  output s_axil_scle_awready;
  output s_axil_b_arready_reg_reg_0;
  output s_axil_a_rvalid_pipe_reg_reg_0;
  output core_rst;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_rvalid;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [31:0]bram00_ctrl_data_dout;
  output [15:0]s_axil_grid_rdata;
  output [15:0]s_axil_scle_rdata;
  output [71:0]Q;
  output m_axis_rslt_tlast;
  output s_axil_ctrl_bvalid;
  output s_axil_ctrl_awready;
  output s_axil_ctrl_wready;
  output [31:0]s_axil_ctrl_rdata;
  output operation_busy;
  output operation_error;
  output operation_complete;
  output locked;
  output pl2ps_intr;
  output s_axis_wght_tready;
  input s_axil_grid_aclk;
  input [15:0]s_axil_grid_wdata;
  input s_axil_grid_areset;
  input s_axil_grid_rready;
  input s_axil_scle_aclk;
  input [15:0]s_axil_scle_wdata;
  input s_axil_scle_areset;
  input s_axil_scle_rready;
  input core_clk;
  input dma_clk;
  input dma_rst;
  input s_axis_wght_tlast;
  input \s_axil_b_rdata_reg_int_reg_reg[12] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13] ;
  input \s_axil_b_rdata_reg_int_reg_reg[14] ;
  input \s_axil_b_rdata_reg_int_reg_reg[15] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1] ;
  input \s_axil_a_rdata_reg_int_reg_reg[2] ;
  input \s_axil_a_rdata_reg_int_reg_reg[3] ;
  input \s_axil_a_rdata_reg_int_reg_reg[4] ;
  input \s_axil_a_rdata_reg_int_reg_reg[5] ;
  input \s_axil_a_rdata_reg_int_reg_reg[6] ;
  input \s_axil_a_rdata_reg_int_reg_reg[7] ;
  input \s_axil_a_rdata_reg_int_reg_reg[8] ;
  input \s_axil_a_rdata_reg_int_reg_reg[9] ;
  input \s_axil_a_rdata_reg_int_reg_reg[10] ;
  input \s_axil_a_rdata_reg_int_reg_reg[11] ;
  input \s_axil_a_rdata_reg_int_reg_reg[12] ;
  input \s_axil_a_rdata_reg_int_reg_reg[13] ;
  input \s_axil_a_rdata_reg_int_reg_reg[14] ;
  input \s_axil_a_rdata_reg_int_reg_reg[15] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_2 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_2 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  input s_axil_grid_bready;
  input fsm_rst;
  input s_axil_scle_bready;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input bram00_ctrl_data_en;
  input [8:0]bram00_ctrl_data_addr;
  input m_axis_rslt_tready;
  input [3:0]s_axil_ctrl_awaddr;
  input bram00_ctrl_data_clk;
  input [2:0]s_axil_grid_araddr;
  input [2:0]s_axil_grid_awaddr;
  input s_axil_grid_arvalid;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input [1:0]s_axil_grid_wstrb;
  input [2:0]s_axil_scle_araddr;
  input [2:0]s_axil_scle_awaddr;
  input s_axil_scle_arvalid;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input [1:0]s_axil_scle_wstrb;
  input fsm_clk;
  input s_axil_ctrl_wvalid;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_bready;
  input [31:0]s_axil_ctrl_wdata;
  input [3:0]s_axil_ctrl_araddr;
  input [71:0]s_axis;
  input s_axis_wght_tvalid;
  input [31:0]bram00_ctrl_data_din;
  input [3:0]bram00_ctrl_data_we;

  wire [3:0]DOADO;
  wire [15:0]DOBDO;
  wire [71:0]Q;
  wire \act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ;
  wire [2:0]addrb;
  wire [2:0]addrb_17;
  wire \axis_adp_data_genblock[0].axis_adp_data_inst_n_1 ;
  wire \axis_adp_data_genblock[0].axis_adp_data_inst_n_2 ;
  wire \axis_adp_data_genblock[0].axis_adp_data_inst_n_7 ;
  wire \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_15 ;
  wire \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_16 ;
  wire \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18 ;
  wire \axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19 ;
  wire axis_adp_rslt_inst_n_85;
  wire axis_adp_rslt_inst_n_87;
  wire \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_13 ;
  wire \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_14 ;
  wire \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16 ;
  wire \axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17 ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0__5 ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int ;
  wire \axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ;
  wire axis_spl_wght_inst_n_10;
  wire axis_spl_wght_inst_n_12;
  wire axis_spl_wght_inst_n_13;
  wire axis_spl_wght_inst_n_15;
  wire axis_spl_wght_inst_n_16;
  wire axis_spl_wght_inst_n_18;
  wire axis_spl_wght_inst_n_4;
  wire axis_spl_wght_inst_n_8;
  wire axis_spl_wght_inst_n_9;
  wire [8:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [31:0]bram00_ctrl_data_din;
  wire [31:0]bram00_ctrl_data_dout;
  wire bram00_ctrl_data_en;
  wire [3:0]bram00_ctrl_data_we;
  wire ccu_n_10;
  wire ccu_n_11;
  wire ccu_n_12;
  wire ccu_n_16;
  wire ccu_n_21;
  wire ccu_n_22;
  wire ccu_n_23;
  wire ccu_n_24;
  wire ccu_n_25;
  wire ccu_n_26;
  wire ccu_n_28;
  wire ccu_n_9;
  wire ccu_n_95;
  wire ccu_n_96;
  wire core_clk;
  wire core_rst;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0 ;
  wire \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  wire data_inter_counter_reg;
  wire \data_inter_counter_reg[0]_i_1__0_n_0 ;
  wire \data_inter_counter_reg[0]_i_1_n_0 ;
  wire data_processor_inst_n_11;
  wire data_processor_inst_n_12;
  wire data_processor_inst_n_14;
  wire data_processor_inst_n_15;
  wire data_processor_inst_n_16;
  wire [16:16]\data_reg_reg[0]_20 ;
  wire [16:16]\data_reg_reg[1]_21 ;
  wire [8:0]data_size;
  wire dma_clk;
  wire dma_rst;
  wire drop_frame_reg;
  wire drop_frame_reg_10;
  wire drop_frame_reg_i_1__0__0_n_0;
  wire drop_frame_reg_i_1__1_n_0;
  wire drop_frame_reg_i_1_n_0;
  wire empty_reg;
  wire error_reg;
  wire error_reg_i_1__0__0_n_0;
  wire error_reg_i_1__0_n_0;
  wire \fifo_inst/drop_frame_reg ;
  wire \fifo_inst/m_rst_sync3_reg ;
  wire \fifo_inst/m_terminate_frame_reg ;
  wire \fifo_inst/m_terminate_frame_reg_15 ;
  wire \fifo_inst/overflow_reg1 ;
  wire \fifo_inst/p_0_in ;
  wire [1:1]\fifo_inst/p_1_in ;
  wire [0:0]\fifo_inst/rd_ptr_reg ;
  wire \fifo_inst/s_frame_reg ;
  wire \fifo_inst/s_rst_sync3_reg ;
  wire fsm_clk;
  wire fsm_rst;
  wire full_reg;
  wire \genblk1[0].sampler_peripheral_op_error_inst/samples_in_0 ;
  wire \genblk1[0].sampler_peripheral_op_error_inst/switch ;
  wire \genblk1[1].sampler_peripheral_op_error_inst/samples_in_0 ;
  wire \genblk1[1].sampler_peripheral_op_error_inst/switch ;
  wire \genblk1[2].sampler_peripheral_op_error_inst/samples_in_0 ;
  wire \genblk1[2].sampler_peripheral_op_error_inst/switch ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire [1:0]\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next ;
  wire \grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ;
  wire \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  wire [5:0]grid_size;
  wire \in_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire int_adp_grid_m_axis_tready;
  wire int_adp_grid_m_axis_tvalid;
  wire int_adp_scle_m_axis_tready;
  wire int_adp_scle_m_axis_tvalid;
  wire [63:0]int_adp_wght_m_axis_tdata;
  wire [3:0]int_adp_wght_m_axis_tkeep;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tready;
  wire int_adp_wght_m_axis_tvalid;
  wire [63:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [3:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_tvalid;
  wire [15:0]int_buf_rslt_m_axis_tdata;
  wire int_buf_rslt_m_axis_tlast;
  wire int_buf_rslt_m_axis_tvalid;
  wire [15:0]int_buf_rslt_s_axis_tdata;
  wire int_buf_rslt_s_axis_tready;
  wire int_buf_rslt_s_axis_tvalid;
  wire [7:0]int_mcu_data_bram_addr;
  wire int_mcu_data_bram_en;
  wire [15:12]int_mcu_data_m_axis_tdata;
  wire [0:0]int_mcu_data_m_axis_tlast;
  wire [15:12]int_mcu_grid_m_axis_tdata;
  wire int_mcu_grid_m_axis_tlast;
  wire int_mcu_grid_m_axis_tready;
  wire [15:12]int_mcu_scle_m_axis_tdata;
  wire int_mcu_scle_m_axis_tlast;
  wire int_mcu_scle_m_axis_tready;
  wire \int_ram_data_bram_rdack_b[0]_19 ;
  wire [15:12]\int_ram_data_bram_rddata_b[0]_17 ;
  wire int_ram_grid_b_axil_arready;
  wire [15:12]int_ram_grid_b_axil_rdata;
  wire int_ram_grid_b_axil_rvalid;
  wire int_ram_scle_b_axil_arready;
  wire [15:12]int_ram_scle_b_axil_rdata;
  wire int_ram_scle_b_axil_rvalid;
  wire [63:0]int_spl_wght_m_axis_tdata;
  wire [3:3]int_spl_wght_m_axis_tlast;
  wire [3:3]\int_trl_data_bram_en_o[0]_1 ;
  wire [63:0]\int_trl_data_bram_rddata_o[0]_18 ;
  wire internal_error_asserted_i_1_n_0;
  wire internal_operation_error;
  wire interrupt_soft_reg_i_1_n_0;
  wire intra_counter_reg;
  wire locked;
  wire \m_axis_pipe_reg[1][16]_i_1__0__0_n_0 ;
  wire \m_axis_pipe_reg[1][16]_i_1__0_n_0 ;
  wire [16:16]\m_axis_pipe_reg_reg[0]_13 ;
  wire [16:16]\m_axis_pipe_reg_reg[0]_14 ;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ;
  wire \m_axis_tvalid_pipe_reg[0]_i_1__1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[0]_i_1__2_n_0 ;
  wire \m_axis_tvalid_pipe_reg[0]_i_1__3_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1__0_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1__1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1__2_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1__3_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire m_axis_tvalid_reg_i_1__0__0_n_0;
  wire m_axis_tvalid_reg_i_1__17_n_0;
  wire m_axis_tvalid_reg_i_1__1__0_n_0;
  wire m_axis_tvalid_reg_i_1__2__0_n_0;
  wire m_axis_tvalid_reg_i_1__3__0_n_0;
  wire m_axis_tvalid_reg_i_1__4__0_n_0;
  wire m_axis_tvalid_reg_i_1__5__0_n_0;
  wire m_axis_tvalid_reg_i_1__6__0_n_0;
  wire m_rst_sync3_reg;
  wire m_rst_sync3_reg_5;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_12;
  wire m_terminate_frame_reg_4;
  wire m_terminate_frame_reg_i_1__0_n_0;
  wire m_terminate_frame_reg_i_1__1_n_0;
  wire m_terminate_frame_reg_i_1__2_n_0;
  wire m_terminate_frame_reg_i_1__3_n_0;
  wire mcu_inst_n_11;
  wire mcu_inst_n_15;
  wire mcu_inst_n_16;
  wire mcu_inst_n_18;
  wire mcu_inst_n_19;
  wire mcu_inst_n_2;
  wire mcu_inst_n_21;
  wire mcu_inst_n_26;
  wire mcu_inst_n_28;
  wire mcu_inst_n_31;
  wire mcu_inst_n_33;
  wire mcu_inst_n_35;
  wire mcu_inst_n_38;
  wire mcu_inst_n_39;
  wire mcu_inst_n_4;
  wire mcu_inst_n_40;
  wire mcu_inst_n_42;
  wire mcu_inst_n_43;
  wire mcu_inst_n_44;
  wire mcu_inst_n_45;
  wire mcu_inst_n_47;
  wire mcu_inst_n_49;
  wire mcu_inst_n_50;
  wire mcu_inst_n_51;
  wire mcu_inst_n_62;
  wire mcu_inst_n_63;
  wire mcu_inst_n_76;
  wire mcu_inst_n_77;
  wire mem_read_data_valid_reg_i_1__0_n_0;
  wire mem_read_data_valid_reg_i_1_n_0;
  wire \multi_channel_genblock.operation_error_reg_reduced ;
  wire new_transfer;
  wire operation_busy;
  wire [3:0]operation_busy_bus;
  wire operation_complete;
  wire operation_error;
  wire operation_start;
  wire p_0_in;
  wire p_0_in_3;
  wire p_0_in_9;
  wire [1:1]p_1_in;
  wire p_1_in_18;
  wire [1:1]p_1_in_2;
  wire [1:1]p_1_in_6;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ;
  wire \parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u ;
  wire [12:0]pckt_size;
  wire pl2ps_intr;
  wire pre_fifo_axis_tlast;
  wire [3:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire [1:0]rd_ptr_gray_reg;
  wire \rd_ptr_gray_reg[0]_i_1__0__0_n_0 ;
  wire \rd_ptr_gray_reg[0]_i_1__1_n_0 ;
  wire \rd_ptr_gray_reg[0]_i_1_n_0 ;
  wire \rd_ptr_gray_reg[1]_i_1__0_n_0 ;
  wire \rd_ptr_gray_reg[1]_i_1__1_n_0 ;
  wire \rd_ptr_gray_reg[1]_i_1_n_0 ;
  wire rd_ptr_gray_reg_16;
  wire [1:0]rd_ptr_gray_reg__0;
  wire [1:0]rd_ptr_gray_reg__0_7;
  wire [0:0]rd_ptr_reg;
  wire \rd_ptr_reg[0]_i_1__0_n_0 ;
  wire \rd_ptr_reg[0]_i_1__1_n_0 ;
  wire \rd_ptr_reg[0]_i_1_n_0 ;
  wire [0:0]rd_ptr_reg_13;
  wire s_axi_rvalid_reg_i_1__0_n_0;
  wire s_axi_rvalid_reg_i_1_n_0;
  wire s_axil_a_arready_reg_reg;
  wire s_axil_a_arready_reg_reg_0;
  wire \s_axil_a_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_2 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_a_rvalid_pipe_reg_i_1__0_n_0;
  wire s_axil_a_rvalid_pipe_reg_i_1_n_0;
  wire s_axil_a_rvalid_pipe_reg_reg;
  wire s_axil_a_rvalid_pipe_reg_reg_0;
  wire s_axil_a_rvalid_reg;
  wire s_axil_a_rvalid_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire s_axil_b_arready_reg_reg_0;
  wire \s_axil_b_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_2 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  wire s_axil_b_rvalid_pipe_reg_i_1__0_n_0;
  wire s_axil_b_rvalid_pipe_reg_i_1_n_0;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_1;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_grid_aclk;
  wire [2:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arvalid;
  wire [2:0]s_axil_grid_awaddr;
  wire s_axil_grid_awready;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [15:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [15:0]s_axil_grid_wdata;
  wire [1:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire s_axil_scle_aclk;
  wire [2:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arvalid;
  wire [2:0]s_axil_scle_awaddr;
  wire s_axil_scle_awready;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [15:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [15:0]s_axil_scle_wdata;
  wire [1:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire [71:0]s_axis;
  wire s_axis_tready_reg_i_1__13_n_0;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire s_frame_reg;
  wire s_frame_reg_11;
  wire s_frame_reg_i_1__0__0_n_0;
  wire s_frame_reg_i_1__1_n_0;
  wire s_frame_reg_i_1_n_0;
  wire s_rst_sync1_reg;
  wire s_rst_sync3_reg;
  wire sampled_signal_i_1__0_n_0;
  wire sampled_signal_i_1__1_n_0;
  wire sampled_signal_i_1_n_0;
  wire [1:0]samples_out;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid ;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ;
  wire [1:0]\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next ;
  wire \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ;
  wire \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  wire [5:0]scle_size;
  wire temp_m_axis_tvalid_reg_i_1__0__0_n_0;
  wire temp_m_axis_tvalid_reg_i_1__18_n_0;
  wire temp_m_axis_tvalid_reg_i_1__1__0_n_0;
  wire temp_m_axis_tvalid_reg_i_1__2__0_n_0;
  wire temp_m_axis_tvalid_reg_i_1__3__0_n_0;
  wire temp_m_axis_tvalid_reg_i_1__4__0_n_0;
  wire temp_m_axis_tvalid_reg_i_1__5__0_n_0;
  wire temp_m_axis_tvalid_reg_i_1__6__0_n_0;
  wire \upsize.m_axis_tlast_reg_i_1_n_0 ;
  wire \upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out ;
  wire \upsize_pre.adapter_inst/upsize.s_axis_tlast_reg ;
  wire \upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ;
  wire [0:0]wr_ptr_commit_reg;
  wire [0:0]wr_ptr_commit_reg_14;
  wire \wr_ptr_gray_reg[0]_i_1__0__0_n_0 ;
  wire \wr_ptr_gray_reg[0]_i_1_n_0 ;
  wire \wr_ptr_gray_reg[1]_i_1__0__0_n_0 ;
  wire \wr_ptr_gray_reg[1]_i_1_n_0 ;
  wire [1:0]wr_ptr_gray_reg__0;
  wire [1:0]wr_ptr_gray_reg__0_8;
  wire \wr_ptr_reg[0]_i_1__0__0_n_0 ;
  wire \wr_ptr_reg[0]_i_1_n_0 ;

  design_1_KanLayerInst_0_0_AxilDpRamParameterizable axil_ram_grid_inst
       (.ADDRARDADDR(addrb_17),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .E(mcu_inst_n_26),
        .Q(s_axil_a_rvalid_reg),
        .int_ram_grid_b_axil_arready(int_ram_grid_b_axil_arready),
        .int_ram_grid_b_axil_rvalid(int_ram_grid_b_axil_rvalid),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_1 (\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10]_0 (\s_axil_a_rdata_reg_int_reg_reg[10] ),
        .\s_axil_a_rdata_reg_int_reg_reg[11]_0 (\s_axil_a_rdata_reg_int_reg_reg[11] ),
        .\s_axil_a_rdata_reg_int_reg_reg[12]_0 (\s_axil_a_rdata_reg_int_reg_reg[12] ),
        .\s_axil_a_rdata_reg_int_reg_reg[13]_0 (\s_axil_a_rdata_reg_int_reg_reg[13] ),
        .\s_axil_a_rdata_reg_int_reg_reg[14]_0 (\s_axil_a_rdata_reg_int_reg_reg[14] ),
        .\s_axil_a_rdata_reg_int_reg_reg[15]_0 (\s_axil_a_rdata_reg_int_reg_reg[15] ),
        .\s_axil_a_rdata_reg_int_reg_reg[1]_0 (\s_axil_a_rdata_reg_int_reg_reg[1] ),
        .\s_axil_a_rdata_reg_int_reg_reg[2]_0 (\s_axil_a_rdata_reg_int_reg_reg[2] ),
        .\s_axil_a_rdata_reg_int_reg_reg[3]_0 (\s_axil_a_rdata_reg_int_reg_reg[3] ),
        .\s_axil_a_rdata_reg_int_reg_reg[4]_0 (\s_axil_a_rdata_reg_int_reg_reg[4] ),
        .\s_axil_a_rdata_reg_int_reg_reg[5]_0 (\s_axil_a_rdata_reg_int_reg_reg[5] ),
        .\s_axil_a_rdata_reg_int_reg_reg[6]_0 (\s_axil_a_rdata_reg_int_reg_reg[6] ),
        .\s_axil_a_rdata_reg_int_reg_reg[7]_0 (\s_axil_a_rdata_reg_int_reg_reg[7] ),
        .\s_axil_a_rdata_reg_int_reg_reg[8]_0 (\s_axil_a_rdata_reg_int_reg_reg[8] ),
        .\s_axil_a_rdata_reg_int_reg_reg[9]_0 (\s_axil_a_rdata_reg_int_reg_reg[9] ),
        .s_axil_a_rvalid_pipe_reg_reg_0(s_axil_a_rvalid_pipe_reg_reg),
        .s_axil_a_rvalid_pipe_reg_reg_1(s_axil_a_rvalid_pipe_reg_i_1_n_0),
        .s_axil_b_arready_reg_reg_0(s_axil_b_arready_reg_reg),
        .\s_axil_b_rdata_pipe_reg_reg[15]_0 (int_ram_grid_b_axil_rdata),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_1 (\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13]_0 (\s_axil_b_rdata_reg_int_reg_reg[13] ),
        .\s_axil_b_rdata_reg_int_reg_reg[14]_0 (\s_axil_b_rdata_reg_int_reg_reg[14] ),
        .\s_axil_b_rdata_reg_int_reg_reg[15]_0 (\s_axil_b_rdata_reg_int_reg_reg[15] ),
        .s_axil_b_rvalid_pipe_reg_reg_0(s_axil_b_rvalid_pipe_reg_i_1_n_0),
        .s_axil_b_rvalid_reg(s_axil_b_rvalid_reg),
        .s_axil_b_rvalid_reg_reg_0(mcu_inst_n_44),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_areset(s_axil_grid_areset),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awready(s_axil_grid_awready),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rdata(s_axil_grid_rdata),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid));
  design_1_KanLayerInst_0_0_AxilDpRamParameterizable_0 axil_ram_scle_inst
       (.ADDRARDADDR(addrb),
        .E(mcu_inst_n_28),
        .Q(s_axil_a_rvalid_reg_0),
        .int_ram_scle_b_axil_arready(int_ram_scle_b_axil_arready),
        .int_ram_scle_b_axil_rvalid(int_ram_scle_b_axil_rvalid),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg_0),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0]_1 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_1 (\s_axil_a_rdata_reg_int_reg_reg[0]_2 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10]_0 (\s_axil_a_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[11]_0 (\s_axil_a_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[12]_0 (\s_axil_a_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[13]_0 (\s_axil_a_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[14]_0 (\s_axil_a_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[15]_0 (\s_axil_a_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[1]_0 (\s_axil_a_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[2]_0 (\s_axil_a_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[3]_0 (\s_axil_a_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[4]_0 (\s_axil_a_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[5]_0 (\s_axil_a_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[6]_0 (\s_axil_a_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[7]_0 (\s_axil_a_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[8]_0 (\s_axil_a_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[9]_0 (\s_axil_a_rdata_reg_int_reg_reg[9]_0 ),
        .s_axil_a_rvalid_pipe_reg_reg_0(s_axil_a_rvalid_pipe_reg_reg_0),
        .s_axil_a_rvalid_pipe_reg_reg_1(s_axil_a_rvalid_pipe_reg_i_1__0_n_0),
        .s_axil_b_arready_reg_reg_0(s_axil_b_arready_reg_reg_0),
        .\s_axil_b_rdata_pipe_reg_reg[15]_0 (int_ram_scle_b_axil_rdata),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_1 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_1 (\s_axil_b_rdata_reg_int_reg_reg[12]_2 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13]_0 (\s_axil_b_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[14]_0 (\s_axil_b_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[15]_0 (\s_axil_b_rdata_reg_int_reg_reg[15]_0 ),
        .s_axil_b_rvalid_pipe_reg_reg_0(s_axil_b_rvalid_pipe_reg_i_1__0_n_0),
        .s_axil_b_rvalid_reg(s_axil_b_rvalid_reg_1),
        .s_axil_b_rvalid_reg_reg_0(mcu_inst_n_45),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_areset(s_axil_scle_areset),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awready(s_axil_scle_awready),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rdata(s_axil_scle_rdata),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid));
  design_1_KanLayerInst_0_0_axis_async_fifo \axis_adp_data_genblock[0].axis_adp_data_inst 
       (.E(\axis_adp_data_genblock[0].axis_adp_data_inst_n_2 ),
        .Q(core_rst),
        .SR(rd_ptr_gray_reg_16),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_data_m_axis_tvalid(int_adp_data_m_axis_tvalid),
        .m_axis_tlast_reg_reg(data_processor_inst_n_14),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (\m_axis_tvalid_pipe_reg[0]_i_1__3_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg[1]_i_1__3_n_0 ),
        .m_drop_frame_reg_reg_0(\axis_adp_data_genblock[0].axis_adp_data_inst_n_1 ),
        .m_rst_sync3_reg(m_rst_sync3_reg),
        .m_terminate_frame_reg(m_terminate_frame_reg),
        .m_terminate_frame_reg_reg_0(m_terminate_frame_reg_i_1__3_n_0),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in),
        .s_axis({int_mcu_data_m_axis_tlast,int_mcu_data_m_axis_tdata}),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .s_rst_sync3_reg_reg_0(\axis_adp_data_genblock[0].axis_adp_data_inst_n_7 ),
        .stage_1_in_axis_data_tlast(\act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ),
        .\wr_ptr_reg_reg[2]_0 (mcu_inst_n_2));
  design_1_KanLayerInst_0_0_axis_async_fifo__parameterized0 \axis_adp_grid_genblock[0].axis_adp_grid_inst 
       (.ADDRA(rd_ptr_reg),
        .Q(wr_ptr_commit_reg),
        .core_clk(core_clk),
        .drop_frame_reg(drop_frame_reg),
        .drop_frame_reg_reg_0(drop_frame_reg_i_1_n_0),
        .empty_reg_reg(mcu_inst_n_47),
        .int_adp_grid_m_axis_tready(int_adp_grid_m_axis_tready),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .\m_axis_pipe_reg_reg[0] (\m_axis_pipe_reg_reg[0]_13 ),
        .\m_axis_pipe_reg_reg[1][16]_0 (\m_axis_pipe_reg[1][16]_i_1__0_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19 ),
        .\m_axis_tvalid_pipe_reg_reg[0]_1 (\m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg[1]_i_1__0_n_0 ),
        .m_drop_frame_reg_reg_0(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18 ),
        .m_rst_sync3_reg(m_rst_sync3_reg_5),
        .m_terminate_frame_reg(m_terminate_frame_reg_4),
        .m_terminate_frame_reg_reg_0(m_terminate_frame_reg_i_1__0_n_0),
        .p_0_in(p_0_in_3),
        .p_1_in(p_1_in_2),
        .rd_ptr_gray_reg__0(rd_ptr_gray_reg__0),
        .\rd_ptr_gray_reg_reg[0]_0 (\rd_ptr_gray_reg[0]_i_1_n_0 ),
        .\rd_ptr_gray_reg_reg[1]_0 (\rd_ptr_gray_reg[1]_i_1_n_0 ),
        .\rd_ptr_gray_sync2_reg_reg[0]_0 (\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_15 ),
        .\rd_ptr_gray_sync2_reg_reg[1]_0 (\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_16 ),
        .\rd_ptr_reg_reg[0]_0 (\rd_ptr_reg[0]_i_1_n_0 ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis({int_mcu_grid_m_axis_tlast,int_mcu_grid_m_axis_tdata}),
        .s_frame_reg(s_frame_reg),
        .s_frame_reg_reg_0(s_frame_reg_i_1_n_0),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .s_rst_sync3_reg(s_rst_sync3_reg),
        .shift1(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .wr_ptr_gray_reg__0(wr_ptr_gray_reg__0),
        .\wr_ptr_gray_reg_reg[0]_0 (\wr_ptr_gray_reg[0]_i_1_n_0 ),
        .\wr_ptr_gray_reg_reg[1]_0 (\wr_ptr_gray_reg[1]_i_1_n_0 ),
        .\wr_ptr_gray_sync1_reg_reg[0]_0 (core_rst),
        .\wr_ptr_reg_reg[0]_0 (\wr_ptr_reg[0]_i_1_n_0 ));
  design_1_KanLayerInst_0_0_axis_async_fifo_adapter__parameterized0 axis_adp_rslt_inst
       (.D(rd_ptr_gray_reg),
        .Q(core_rst),
        .core_clk(core_clk),
        .dma_clk(dma_clk),
        .dma_rst(dma_rst),
        .drop_frame_reg(\fifo_inst/drop_frame_reg ),
        .drop_frame_reg_reg(drop_frame_reg_i_1__1_n_0),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .\m_axis_pipe_reg_reg[1][71] (Q),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tvalid_pipe_reg_reg[0] (axis_adp_rslt_inst_n_87),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (\m_axis_tvalid_pipe_reg[0]_i_1__2_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg[1]_i_1__2_n_0 ),
        .m_drop_frame_reg_reg(axis_adp_rslt_inst_n_85),
        .m_rst_sync3_reg(\fifo_inst/m_rst_sync3_reg ),
        .m_terminate_frame_reg(\fifo_inst/m_terminate_frame_reg ),
        .m_terminate_frame_reg_reg(m_terminate_frame_reg_i_1__2_n_0),
        .overflow_reg1(\fifo_inst/overflow_reg1 ),
        .p_1_in(\fifo_inst/p_1_in ),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .\rd_ptr_gray_reg_reg[0] (\rd_ptr_gray_reg[0]_i_1__1_n_0 ),
        .\rd_ptr_gray_reg_reg[1] (\rd_ptr_gray_reg[1]_i_1__1_n_0 ),
        .rd_ptr_reg(\fifo_inst/rd_ptr_reg ),
        .\rd_ptr_reg_reg[0] (\rd_ptr_reg[0]_i_1__1_n_0 ),
        .s_frame_reg(\fifo_inst/s_frame_reg ),
        .s_frame_reg_reg(s_frame_reg_i_1__1_n_0),
        .s_rst_sync3_reg(\fifo_inst/s_rst_sync3_reg ),
        .\upsize.m_axis_tdata_reg_reg[47] (int_buf_rslt_m_axis_tdata),
        .\upsize.m_axis_tlast_reg_reg (\upsize.m_axis_tlast_reg_i_1_n_0 ),
        .\upsize.m_axis_tvalid_reg11_out (\upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out ),
        .\upsize.s_axis_tlast_reg (\upsize_pre.adapter_inst/upsize.s_axis_tlast_reg ),
        .\upsize.s_axis_tvalid_reg (\upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ));
  design_1_KanLayerInst_0_0_axis_async_fifo__parameterized0_1 \axis_adp_scle_genblock[0].axis_adp_scle_inst 
       (.ADDRA(rd_ptr_reg_13),
        .Q(wr_ptr_commit_reg_14),
        .core_clk(core_clk),
        .drop_frame_reg(drop_frame_reg_10),
        .drop_frame_reg_reg_0(drop_frame_reg_i_1__0__0_n_0),
        .empty_reg(empty_reg),
        .int_adp_scle_m_axis_tready(int_adp_scle_m_axis_tready),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .\m_axis_pipe_reg_reg[0] (\m_axis_pipe_reg_reg[0]_14 ),
        .\m_axis_pipe_reg_reg[1][16]_0 (\m_axis_pipe_reg[1][16]_i_1__0__0_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17 ),
        .\m_axis_tvalid_pipe_reg_reg[0]_1 (\m_axis_tvalid_pipe_reg[0]_i_1__1_n_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (core_rst),
        .\m_axis_tvalid_pipe_reg_reg[1]_1 (\m_axis_tvalid_pipe_reg[1]_i_1__1_n_0 ),
        .m_drop_frame_reg_reg_0(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16 ),
        .m_rst_sync3_reg(m_rst_sync3_reg_5),
        .m_terminate_frame_reg(m_terminate_frame_reg_12),
        .m_terminate_frame_reg_reg_0(m_terminate_frame_reg_i_1__1_n_0),
        .p_0_in(p_0_in_9),
        .p_1_in(p_1_in_6),
        .rd_ptr_gray_reg__0(rd_ptr_gray_reg__0_7),
        .\rd_ptr_gray_reg_reg[0]_0 (\rd_ptr_gray_reg[0]_i_1__0__0_n_0 ),
        .\rd_ptr_gray_reg_reg[1]_0 (\rd_ptr_gray_reg[1]_i_1__0_n_0 ),
        .\rd_ptr_gray_sync2_reg_reg[0]_0 (\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_13 ),
        .\rd_ptr_gray_sync2_reg_reg[1]_0 (\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_14 ),
        .\rd_ptr_reg_reg[0]_0 (\rd_ptr_reg[0]_i_1__0_n_0 ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis({int_mcu_scle_m_axis_tlast,int_mcu_scle_m_axis_tdata}),
        .s_frame_reg(s_frame_reg_11),
        .s_frame_reg_reg_0(s_frame_reg_i_1__0__0_n_0),
        .s_rst_sync3_reg(s_rst_sync3_reg),
        .shift1(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .wr_ptr_gray_reg__0(wr_ptr_gray_reg__0_8),
        .\wr_ptr_gray_reg_reg[0]_0 (\wr_ptr_gray_reg[0]_i_1__0__0_n_0 ),
        .\wr_ptr_gray_reg_reg[1]_0 (\wr_ptr_gray_reg[1]_i_1__0__0_n_0 ),
        .\wr_ptr_reg_reg[0]_0 (\wr_ptr_reg[0]_i_1__0__0_n_0 ));
  design_1_KanLayerInst_0_0_axis_async_fifo_adapter axis_adp_wght_inst
       (.E(axis_spl_wght_inst_n_4),
        .Q(core_rst),
        .core_clk(core_clk),
        .dma_clk(dma_clk),
        .dma_rst(dma_rst),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .int_adp_wght_m_axis_tvalid(int_adp_wght_m_axis_tvalid),
        .\m_axis_pipe_reg_reg[1][72] ({\fifo_inst/p_0_in ,int_adp_wght_m_axis_tkeep,int_adp_wght_m_axis_tdata}),
        .m_rst_sync3_reg(\fifo_inst/m_rst_sync3_reg ),
        .m_terminate_frame_reg(\fifo_inst/m_terminate_frame_reg_15 ),
        .s_axis(s_axis),
        .s_axis_tready(int_adp_wght_m_axis_tready),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .s_rst_sync3_reg(\fifo_inst/s_rst_sync3_reg ));
  design_1_KanLayerInst_0_0_ExtendedAxisPacketSplitter axis_aps_wghts_inst
       (.CO(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0__5 ),
        .Q(core_rst),
        .core_clk(core_clk),
        .\fsm_state_reg[0] (axis_spl_wght_inst_n_8),
        .\fsm_state_reg[0]_0 (axis_spl_wght_inst_n_10),
        .\fsm_state_reg[0]_1 (axis_spl_wght_inst_n_13),
        .\fsm_state_reg[0]_2 (axis_spl_wght_inst_n_16),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_i_1__6__0_n_0),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_i_1__5__0_n_0),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_i_1__4__0_n_0),
        .m_axis_tvalid_reg_reg_2(m_axis_tvalid_reg_i_1__3__0_n_0),
        .\multi_channel_genblock.operation_error_reg_reduced (\multi_channel_genblock.operation_error_reg_reduced ),
        .operation_busy_bus(operation_busy_bus),
        .operation_start(operation_start),
        .p_0_in(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in ),
        .pckt_size(pckt_size),
        .s_axis_t_tready_int(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_12(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_14(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_16(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_tlast_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tready_early(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_6(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_7(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_8(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_0(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_1(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_2(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .store_t(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t ),
        .store_u(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .store_u_13(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .store_u_15(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .\temp_m_axis_tdata_reg_reg[15] (int_spl_wght_m_axis_tdata),
        .temp_m_axis_tvalid_next1_out(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_next1_out_10(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_next1_out_11(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_next1_out_9(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_reg(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_3(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_4(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_5(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_i_1__6__0_n_0),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_i_1__5__0_n_0),
        .temp_m_axis_tvalid_reg_reg_1(temp_m_axis_tvalid_reg_i_1__4__0_n_0),
        .temp_m_axis_tvalid_reg_reg_2(temp_m_axis_tvalid_reg_i_1__3__0_n_0));
  design_1_KanLayerInst_0_0_AxisSplitter axis_spl_wght_inst
       (.CO(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/generate_tlast0__5 ),
        .E(axis_spl_wght_inst_n_4),
        .Q(core_rst),
        .SR(data_processor_inst_n_15),
        .core_clk(core_clk),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .int_adp_wght_m_axis_tvalid(int_adp_wght_m_axis_tvalid),
        .int_axis_tvalid(int_axis_tvalid),
        .int_spl_wght_m_axis_tlast(int_spl_wght_m_axis_tlast),
        .\m_axis_tdata_reg_reg[63] (int_spl_wght_m_axis_tdata),
        .\m_axis_tkeep_reg_reg[1] (axis_spl_wght_inst_n_10),
        .\m_axis_tkeep_reg_reg[1]_0 (axis_spl_wght_inst_n_12),
        .\m_axis_tkeep_reg_reg[2] (axis_spl_wght_inst_n_13),
        .\m_axis_tkeep_reg_reg[2]_0 (axis_spl_wght_inst_n_15),
        .\m_axis_tkeep_reg_reg[3] (axis_spl_wght_inst_n_16),
        .\m_axis_tkeep_reg_reg[3]_0 (axis_spl_wght_inst_n_18),
        .m_axis_tlast_reg_reg(axis_spl_wght_inst_n_8),
        .m_axis_tlast_reg_reg_0({\fifo_inst/p_0_in ,int_adp_wght_m_axis_tkeep,int_adp_wght_m_axis_tdata}),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_i_1__2__0_n_0),
        .m_terminate_frame_reg(\fifo_inst/m_terminate_frame_reg_15 ),
        .new_transfer(new_transfer),
        .operation_busy_bus(operation_busy_bus),
        .operation_busy_reg(axis_spl_wght_inst_n_9),
        .s_axis_tlast_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tlast_int ),
        .s_axis_tready(int_adp_wght_m_axis_tready),
        .s_axis_tready_int(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_3(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_4(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .s_axis_tready_int_5(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .temp_m_axis_tvalid_next1_out(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_next1_out_0(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_next1_out_1(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_next1_out_2(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .temp_m_axis_tvalid_reg(\in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_i_1__2__0_n_0));
  design_1_KanLayerInst_0_0_MultiBankBram \bram_ram_data_genblock[0].bram_ram_data_inst 
       (.Q(int_mcu_data_bram_addr),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_din(bram00_ctrl_data_din),
        .bram00_ctrl_data_en(bram00_ctrl_data_en),
        .bram00_ctrl_data_we(bram00_ctrl_data_we),
        .douta(\int_trl_data_bram_rddata_o[0]_18 ),
        .doutb(\int_ram_data_bram_rddata_b[0]_17 ),
        .ena(\int_trl_data_bram_en_o[0]_1 ),
        .enb(int_mcu_data_bram_en),
        .validb(\int_ram_data_bram_rdack_b[0]_19 ));
  design_1_KanLayerInst_0_0_BramIntrfTranslator \bram_trl_data_genblock[0].bram_trl_data_inst 
       (.bram00_ctrl_data_addr(bram00_ctrl_data_addr[0]),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_dout(bram00_ctrl_data_dout),
        .douta(\int_trl_data_bram_rddata_o[0]_18 ));
  design_1_KanLayerInst_0_0_Buffer buffer_inst
       (.D(int_buf_rslt_s_axis_tdata),
        .Q(core_rst),
        .core_clk(core_clk),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .int_buf_rslt_s_axis_tready(int_buf_rslt_s_axis_tready),
        .int_buf_rslt_s_axis_tvalid(int_buf_rslt_s_axis_tvalid),
        .\m_axis_tdata_reg_reg[15] (int_buf_rslt_m_axis_tdata),
        .\upsize.s_axis_tvalid_reg (\upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ));
  design_1_KanLayerInst_0_0_CentralControlUnit ccu
       (.D(data_processor_inst_n_16),
        .Q(data_size),
        .\data_size_reg[8]_0 (ccu_n_28),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .fsm_rst_0(ccu_n_16),
        .fsm_rst_1(ccu_n_23),
        .fsm_rst_2(ccu_n_24),
        .\fsm_state_reg[2]_0 (ccu_n_25),
        .\fsm_state_reg[2]_1 (ccu_n_95),
        .\grid_size_reg[5]_0 (grid_size),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .internal_error_asserted_reg_0(ccu_n_22),
        .internal_error_asserted_reg_1(internal_error_asserted_i_1_n_0),
        .internal_operation_error(internal_operation_error),
        .internal_operation_error_reg_0(core_rst),
        .interrupt_soft_reg_reg_0(ccu_n_21),
        .interrupt_soft_reg_reg_1(interrupt_soft_reg_i_1_n_0),
        .locked(locked),
        .\mem_reg[6][16] (ccu_n_96),
        .operation_busy(operation_busy),
        .operation_complete(operation_complete),
        .operation_error(operation_error),
        .operation_start(operation_start),
        .pckt_size(pckt_size),
        .pl2ps_intr(pl2ps_intr),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .\s_axil_ctrl_awaddr[5] (ccu_n_26),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .sampled_signal_reg(sampled_signal_i_1_n_0),
        .sampled_signal_reg_0(sampled_signal_i_1__0_n_0),
        .sampled_signal_reg_1(sampled_signal_i_1__1_n_0),
        .samples_in_0(\genblk1[0].sampler_peripheral_op_error_inst/samples_in_0 ),
        .samples_in_0_2(\genblk1[1].sampler_peripheral_op_error_inst/samples_in_0 ),
        .samples_in_0_3(\genblk1[2].sampler_peripheral_op_error_inst/samples_in_0 ),
        .samples_out(samples_out),
        .\samples_out_reg[0] (ccu_n_9),
        .\samples_out_reg[0]_0 (ccu_n_11),
        .\samples_out_reg[1] (ccu_n_10),
        .\samples_out_reg[1]_0 (ccu_n_12),
        .\samples_out_reg[1]_1 (mcu_inst_n_43),
        .\samples_out_reg[1]_2 (data_processor_inst_n_11),
        .\samples_out_reg[1]_3 (data_processor_inst_n_12),
        .\scle_size_reg[5]_0 (scle_size),
        .switch(\genblk1[0].sampler_peripheral_op_error_inst/switch ),
        .switch_0(\genblk1[1].sampler_peripheral_op_error_inst/switch ),
        .switch_1(\genblk1[2].sampler_peripheral_op_error_inst/switch ));
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \data_inter_counter_reg[0]_i_1 
       (.I0(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next [0]),
        .I1(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready ),
        .I2(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid ),
        .I3(mcu_inst_n_31),
        .I4(data_inter_counter_reg),
        .O(\data_inter_counter_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2AFF8000)) 
    \data_inter_counter_reg[0]_i_1__0 
       (.I0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next [0]),
        .I1(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready ),
        .I2(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid ),
        .I3(mcu_inst_n_38),
        .I4(mcu_inst_n_15),
        .O(\data_inter_counter_reg[0]_i_1__0_n_0 ));
  design_1_KanLayerInst_0_0_ParallelizedDataProcessor data_processor_inst
       (.D(data_processor_inst_n_16),
        .Q(core_rst),
        .SR(data_processor_inst_n_15),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(data_processor_inst_n_11),
        .fsm_rst(fsm_rst),
        .\half_pipeline_genblock.acc_reg_reg (int_buf_rslt_s_axis_tdata),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_data_m_axis_tvalid(int_adp_data_m_axis_tvalid),
        .int_adp_grid_m_axis_tready(int_adp_grid_m_axis_tready),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .int_adp_scle_m_axis_tready(int_adp_scle_m_axis_tready),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_buf_rslt_s_axis_tready(int_buf_rslt_s_axis_tready),
        .int_buf_rslt_s_axis_tvalid(int_buf_rslt_s_axis_tvalid),
        .internal_operation_error(internal_operation_error),
        .m_axis_tlast_reg_reg(data_processor_inst_n_14),
        .m_rst_sync3_reg(m_rst_sync3_reg),
        .m_terminate_frame_reg(m_terminate_frame_reg_4),
        .m_terminate_frame_reg_12(m_terminate_frame_reg_12),
        .m_terminate_frame_reg_13(m_terminate_frame_reg),
        .\mem_reg[6][29] (ccu_n_26),
        .\multi_channel_genblock.operation_error_reg_reduced (\multi_channel_genblock.operation_error_reg_reduced ),
        .new_transfer(new_transfer),
        .p_0_in(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/data_processing_inst/p_0_in ),
        .p_0_in_10(p_0_in_3),
        .p_0_in_11(p_0_in_9),
        .p_0_in_14(p_0_in),
        .\rst_pipeline_reg[3] (data_processor_inst_n_12),
        .\rst_pipeline_reg[3]_0 (rd_ptr_gray_reg_16),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata[29]),
        .s_axis_t_tready_int(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_0(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_2(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_t_tready_int_4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .s_axis_tready_early(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_6(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_7(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_early_8(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/s_axis_tready_early ),
        .s_axis_tready_reg_reg(axis_spl_wght_inst_n_18),
        .s_axis_tready_reg_reg_0(axis_spl_wght_inst_n_15),
        .s_axis_tready_reg_reg_1(axis_spl_wght_inst_n_12),
        .s_axis_tready_reg_reg_2(axis_spl_wght_inst_n_9),
        .samples_in_0(\genblk1[1].sampler_peripheral_op_error_inst/samples_in_0 ),
        .samples_in_0_5(\genblk1[2].sampler_peripheral_op_error_inst/samples_in_0 ),
        .stage_1_in_axis_data_tlast(\act_func_inst/sub_mult_abs_chn_genblock[0].SubMultAbs_inst/SubMult_inst/stage_1_in_axis_data_tlast ),
        .store_t(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t ),
        .store_u(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .store_u_1(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .store_u_3(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .switch(\genblk1[1].sampler_peripheral_op_error_inst/switch ),
        .switch_9(\genblk1[2].sampler_peripheral_op_error_inst/switch ),
        .temp_m_axis_tvalid_reg(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_15(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_16(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_17(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ));
  LUT5 #(
    .INIT(32'h3222FAEA)) 
    drop_frame_reg_i_1
       (.I0(drop_frame_reg),
        .I1(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .I2(s_rst_sync3_reg),
        .I3(s_frame_reg),
        .I4(int_mcu_grid_m_axis_tlast),
        .O(drop_frame_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h3222FAEA)) 
    drop_frame_reg_i_1__0__0
       (.I0(drop_frame_reg_10),
        .I1(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .I2(s_rst_sync3_reg),
        .I3(s_frame_reg_11),
        .I4(int_mcu_scle_m_axis_tlast),
        .O(drop_frame_reg_i_1__0__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h3222FAEA)) 
    drop_frame_reg_i_1__1
       (.I0(\fifo_inst/drop_frame_reg ),
        .I1(\fifo_inst/overflow_reg1 ),
        .I2(\fifo_inst/m_rst_sync3_reg ),
        .I3(\fifo_inst/s_frame_reg ),
        .I4(pre_fifo_axis_tlast),
        .O(drop_frame_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hF202)) 
    error_reg_i_1__0
       (.I0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next [1]),
        .I1(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next [0]),
        .I2(fsm_rst),
        .I3(mcu_inst_n_21),
        .O(error_reg_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hF202)) 
    error_reg_i_1__0__0
       (.I0(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next [1]),
        .I1(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next [0]),
        .I2(fsm_rst),
        .I3(error_reg),
        .O(error_reg_i_1__0__0_n_0));
  LUT5 #(
    .INIT(32'hFFFC8880)) 
    internal_error_asserted_i_1
       (.I0(core_rst),
        .I1(ccu_n_24),
        .I2(ccu_n_23),
        .I3(ccu_n_25),
        .I4(ccu_n_22),
        .O(internal_error_asserted_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF573300005400)) 
    interrupt_soft_reg_i_1
       (.I0(ccu_n_96),
        .I1(ccu_n_95),
        .I2(int_buf_rslt_m_axis_tlast),
        .I3(ccu_n_25),
        .I4(ccu_n_16),
        .I5(ccu_n_21),
        .O(interrupt_soft_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \m_axis_pipe_reg[1][16]_i_1__0 
       (.I0(\m_axis_pipe_reg_reg[0]_13 ),
        .I1(int_adp_grid_m_axis_tready),
        .I2(int_adp_grid_m_axis_tvalid),
        .I3(p_0_in_3),
        .O(\m_axis_pipe_reg[1][16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \m_axis_pipe_reg[1][16]_i_1__0__0 
       (.I0(\m_axis_pipe_reg_reg[0]_14 ),
        .I1(int_adp_scle_m_axis_tready),
        .I2(int_adp_scle_m_axis_tvalid),
        .I3(p_0_in_9),
        .O(\m_axis_pipe_reg[1][16]_i_1__0__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1__0 
       (.I0(int_adp_grid_m_axis_tready),
        .I1(int_adp_grid_m_axis_tvalid),
        .I2(p_1_in_2),
        .I3(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19 ),
        .I4(m_rst_sync3_reg_5),
        .I5(core_rst),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1__1 
       (.I0(int_adp_scle_m_axis_tready),
        .I1(int_adp_scle_m_axis_tvalid),
        .I2(p_1_in_6),
        .I3(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17 ),
        .I4(m_rst_sync3_reg_5),
        .I5(core_rst),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1__2 
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1] ),
        .I2(\fifo_inst/p_1_in ),
        .I3(axis_adp_rslt_inst_n_87),
        .I4(\fifo_inst/s_rst_sync3_reg ),
        .I5(dma_rst),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1__3 
       (.I0(int_adp_data_m_axis_tready),
        .I1(int_adp_data_m_axis_tvalid),
        .I2(p_1_in),
        .I3(\axis_adp_data_genblock[0].axis_adp_data_inst_n_2 ),
        .I4(m_rst_sync3_reg),
        .I5(core_rst),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1__0 
       (.I0(p_1_in_2),
        .I1(int_adp_grid_m_axis_tready),
        .I2(int_adp_grid_m_axis_tvalid),
        .I3(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1__1 
       (.I0(p_1_in_6),
        .I1(int_adp_scle_m_axis_tready),
        .I2(int_adp_scle_m_axis_tvalid),
        .I3(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1__2 
       (.I0(\fifo_inst/p_1_in ),
        .I1(m_axis_rslt_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1] ),
        .I3(axis_adp_rslt_inst_n_85),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1__3 
       (.I0(p_1_in),
        .I1(int_adp_data_m_axis_tready),
        .I2(int_adp_data_m_axis_tvalid),
        .I3(\axis_adp_data_genblock[0].axis_adp_data_inst_n_1 ),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFAAAFAFAF0CCF0F0)) 
    m_axis_tvalid_reg_i_1__0__0
       (.I0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid ),
        .I1(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .I3(mcu_inst_n_11),
        .I4(\grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2 ),
        .I5(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready ),
        .O(m_axis_tvalid_reg_i_1__0__0_n_0));
  LUT6 #(
    .INIT(64'hFAFAFAAAF0F0F0CC)) 
    m_axis_tvalid_reg_i_1__17
       (.I0(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid ),
        .I1(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .I3(intra_counter_reg),
        .I4(full_reg),
        .I5(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready ),
        .O(m_axis_tvalid_reg_i_1__17_n_0));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    m_axis_tvalid_reg_i_1__1__0
       (.I0(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .I1(mcu_inst_n_4),
        .I2(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I3(mcu_inst_n_18),
        .I4(\int_ram_data_bram_rdack_b[0]_19 ),
        .I5(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0 ),
        .O(m_axis_tvalid_reg_i_1__1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hAACCFAF0)) 
    m_axis_tvalid_reg_i_1__2__0
       (.I0(int_adp_wght_m_axis_tvalid),
        .I1(\in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(int_axis_tvalid),
        .I3(int_adp_wght_m_axis_tready),
        .I4(new_transfer),
        .O(m_axis_tvalid_reg_i_1__2__0_n_0));
  LUT6 #(
    .INIT(64'h55CCF5F0F5F0F5F0)) 
    m_axis_tvalid_reg_i_1__3__0
       (.I0(axis_spl_wght_inst_n_18),
        .I1(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(int_aps_wght_m_axis_tvalid[3]),
        .I3(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .I5(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .O(m_axis_tvalid_reg_i_1__3__0_n_0));
  LUT6 #(
    .INIT(64'h55CCF5F0F5F0F5F0)) 
    m_axis_tvalid_reg_i_1__4__0
       (.I0(axis_spl_wght_inst_n_15),
        .I1(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(int_aps_wght_m_axis_tvalid[2]),
        .I3(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .I5(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .O(m_axis_tvalid_reg_i_1__4__0_n_0));
  LUT6 #(
    .INIT(64'h55CCF5F0F5F0F5F0)) 
    m_axis_tvalid_reg_i_1__5__0
       (.I0(axis_spl_wght_inst_n_12),
        .I1(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(int_aps_wght_m_axis_tvalid[1]),
        .I3(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .I5(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .O(m_axis_tvalid_reg_i_1__5__0_n_0));
  LUT6 #(
    .INIT(64'h55CCF5F0F5F0F5F0)) 
    m_axis_tvalid_reg_i_1__6__0
       (.I0(axis_spl_wght_inst_n_9),
        .I1(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I2(int_aps_wght_m_axis_tvalid[0]),
        .I3(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t ),
        .I5(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .O(m_axis_tvalid_reg_i_1__6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'hCFC4)) 
    m_terminate_frame_reg_i_1__0
       (.I0(int_adp_grid_m_axis_tvalid),
        .I1(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_18 ),
        .I2(int_adp_grid_m_axis_tready),
        .I3(m_terminate_frame_reg_4),
        .O(m_terminate_frame_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hCFC4)) 
    m_terminate_frame_reg_i_1__1
       (.I0(int_adp_scle_m_axis_tvalid),
        .I1(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_16 ),
        .I2(int_adp_scle_m_axis_tready),
        .I3(m_terminate_frame_reg_12),
        .O(m_terminate_frame_reg_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'hCFC4)) 
    m_terminate_frame_reg_i_1__2
       (.I0(\m_axis_tvalid_pipe_reg_reg[1] ),
        .I1(axis_adp_rslt_inst_n_85),
        .I2(m_axis_rslt_tready),
        .I3(\fifo_inst/m_terminate_frame_reg ),
        .O(m_terminate_frame_reg_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hCFC4)) 
    m_terminate_frame_reg_i_1__3
       (.I0(int_adp_data_m_axis_tvalid),
        .I1(\axis_adp_data_genblock[0].axis_adp_data_inst_n_1 ),
        .I2(int_adp_data_m_axis_tready),
        .I3(m_terminate_frame_reg),
        .O(m_terminate_frame_reg_i_1__3_n_0));
  design_1_KanLayerInst_0_0_MemoryControlUnit mcu_inst
       (.ADDRARDADDR(addrb_17),
        .CO(\grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2 ),
        .D(\int_ram_data_bram_rddata_b[0]_17 ),
        .E(mcu_inst_n_4),
        .Q(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_fsm_state_next ),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .\data_chn_genblock[0].data_fifo_in_axis_tvalid (\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .data_inter_counter_reg(data_inter_counter_reg),
        .\data_inter_counter_reg_reg[0] (mcu_inst_n_15),
        .\data_inter_counter_reg_reg[0]_0 (\data_inter_counter_reg[0]_i_1_n_0 ),
        .\data_inter_counter_reg_reg[0]_1 (\data_inter_counter_reg[0]_i_1__0_n_0 ),
        .\data_reg_reg[0][16] (\data_reg_reg[0]_20 ),
        .\data_reg_reg[0][16]_0 ({int_mcu_grid_m_axis_tlast,int_mcu_grid_m_axis_tdata}),
        .\data_reg_reg[0][16]_1 (mcu_inst_n_76),
        .\data_reg_reg[1][16] (\data_reg_reg[1]_21 ),
        .\data_reg_reg[1][16]_0 (mcu_inst_n_77),
        .\data_reg_reg[4][16] ({int_mcu_data_m_axis_tlast,int_mcu_data_m_axis_tdata}),
        .\data_size_reg_reg[8]_0 (data_size),
        .empty_reg(empty_reg),
        .empty_reg_reg(mcu_inst_n_2),
        .empty_reg_reg_0(mcu_inst_n_47),
        .empty_reg_reg_1(\axis_adp_data_genblock[0].axis_adp_data_inst_n_7 ),
        .enb(int_mcu_data_bram_en),
        .error_reg(error_reg),
        .error_reg_reg(mcu_inst_n_21),
        .error_reg_reg_0(error_reg_i_1__0__0_n_0),
        .error_reg_reg_1(error_reg_i_1__0_n_0),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .fsm_rst_0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_fsm_state_next ),
        .full_reg(full_reg),
        .full_reg_reg(mcu_inst_n_11),
        .full_reg_reg_0(mcu_inst_n_16),
        .full_reg_reg_1(mcu_inst_n_51),
        .\glo_fsm_state_reg[0]_0 (ccu_n_28),
        .\grid_share_genblock.grid_fifo_in_axis_tvalid (\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .\grid_size_reg_reg[5]_0 (mcu_inst_n_38),
        .\grid_size_reg_reg[5]_1 (grid_size),
        .int_axil_rready(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready ),
        .int_axil_rready_0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready ),
        .int_axil_rvalid(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid ),
        .int_axil_rvalid_3(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid ),
        .int_mcu_grid_m_axis_tready(int_mcu_grid_m_axis_tready),
        .int_mcu_scle_m_axis_tready(int_mcu_scle_m_axis_tready),
        .int_ram_grid_b_axil_arready(int_ram_grid_b_axil_arready),
        .int_ram_grid_b_axil_rvalid(int_ram_grid_b_axil_rvalid),
        .int_ram_scle_b_axil_arready(int_ram_scle_b_axil_arready),
        .int_ram_scle_b_axil_rvalid(int_ram_scle_b_axil_rvalid),
        .intra_counter_reg(intra_counter_reg),
        .\intra_counter_reg_reg[0] (mcu_inst_n_19),
        .\loc_counter_addr_reg_reg[2] (addrb),
        .\loc_counter_addr_reg_reg[7] (int_mcu_data_bram_addr),
        .m_axi_r(int_ram_scle_b_axil_rdata),
        .m_axis_tvalid_reg_reg(m_axis_tvalid_reg_i_1__1__0_n_0),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_i_1__17_n_0),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_i_1__0__0_n_0),
        .\mem_read_data_reg_reg[13] (int_ram_grid_b_axil_rdata),
        .mem_read_data_valid_reg(\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ),
        .mem_read_data_valid_reg_2(\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ),
        .mem_read_data_valid_reg_reg(mem_read_data_valid_reg_i_1_n_0),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_i_1__0_n_0),
        .operation_error_reg_0(mcu_inst_n_43),
        .operation_start(operation_start),
        .\ptr_reg_reg[0] (mcu_inst_n_62),
        .\ptr_reg_reg[0]_0 (mcu_inst_n_63),
        .\rd_ptr_reg_reg[1] ({\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ,mcu_inst_n_35}),
        .\rd_ptr_reg_reg[1]_0 ({\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ,mcu_inst_n_42}),
        .rst0(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0 ),
        .s_axi_rvalid_reg_reg(s_axi_rvalid_reg_i_1_n_0),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_i_1__0_n_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_arready_reg_reg_0(s_axil_b_arready_reg_reg_0),
        .s_axil_b_rvalid_pipe_reg_reg(mcu_inst_n_26),
        .s_axil_b_rvalid_pipe_reg_reg_0(mcu_inst_n_28),
        .s_axil_b_rvalid_reg(s_axil_b_rvalid_reg),
        .s_axil_b_rvalid_reg_5(s_axil_b_rvalid_reg_1),
        .s_axil_b_rvalid_reg_reg(mcu_inst_n_44),
        .s_axil_b_rvalid_reg_reg_0(mcu_inst_n_45),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis({int_mcu_scle_m_axis_tlast,int_mcu_scle_m_axis_tdata}),
        .s_axis_tready_reg_reg(mcu_inst_n_18),
        .s_axis_tready_reg_reg_0(mcu_inst_n_49),
        .s_axis_tready_reg_reg_1(mcu_inst_n_50),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_i_1__13_n_0),
        .samples_in_0(\genblk1[0].sampler_peripheral_op_error_inst/samples_in_0 ),
        .\scle_share_genblock.scle_fifo_in_axis_tvalid (\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .\scle_size_reg_reg[4]_0 (mcu_inst_n_31),
        .\scle_size_reg_reg[5]_0 (scle_size),
        .shift1(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .shift1_6(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .switch(\genblk1[0].sampler_peripheral_op_error_inst/switch ),
        .temp_m_axis_tvalid_reg(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_1(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_4(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_i_1__18_n_0),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_i_1__0__0_n_0),
        .temp_m_axis_tvalid_reg_reg_1(temp_m_axis_tvalid_reg_i_1__1__0_n_0),
        .\wr_ptr_reg_reg[1] ({p_1_in_18,mcu_inst_n_33}),
        .\wr_ptr_reg_reg[1]_0 ({mcu_inst_n_39,mcu_inst_n_40}));
  LUT6 #(
    .INIT(64'h6FF6FFFF6FF66FF6)) 
    mem_read_data_valid_reg_i_1
       (.I0(p_1_in_18),
        .I1(\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ),
        .I2(mcu_inst_n_33),
        .I3(mcu_inst_n_35),
        .I4(mcu_inst_n_49),
        .I5(\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ),
        .O(mem_read_data_valid_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFF6FF66FF6)) 
    mem_read_data_valid_reg_i_1__0
       (.I0(mcu_inst_n_39),
        .I1(\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ),
        .I2(mcu_inst_n_40),
        .I3(mcu_inst_n_42),
        .I4(mcu_inst_n_50),
        .I5(\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ),
        .O(mem_read_data_valid_reg_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0000F99F)) 
    \ptr_reg[1]_i_2 
       (.I0(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_16 ),
        .I1(wr_ptr_gray_reg__0[1]),
        .I2(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_15 ),
        .I3(wr_ptr_gray_reg__0[0]),
        .I4(s_rst_sync3_reg),
        .O(int_mcu_grid_m_axis_tready));
  LUT5 #(
    .INIT(32'h0000F99F)) 
    \ptr_reg[1]_i_2__0 
       (.I0(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_14 ),
        .I1(wr_ptr_gray_reg__0_8[1]),
        .I2(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_13 ),
        .I3(wr_ptr_gray_reg__0_8[0]),
        .I4(s_rst_sync3_reg),
        .O(int_mcu_scle_m_axis_tready));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1
       (.I0(bram00_ctrl_data_en),
        .I1(bram00_ctrl_data_addr[0]),
        .O(\int_trl_data_bram_en_o[0]_1 ));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \rd_ptr_gray_reg[0]_i_1 
       (.I0(rd_ptr_gray_reg__0[0]),
        .I1(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19 ),
        .I2(rd_ptr_gray_reg__0[1]),
        .I3(m_rst_sync3_reg_5),
        .I4(core_rst),
        .O(\rd_ptr_gray_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \rd_ptr_gray_reg[0]_i_1__0__0 
       (.I0(rd_ptr_gray_reg__0_7[0]),
        .I1(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17 ),
        .I2(rd_ptr_gray_reg__0_7[1]),
        .I3(m_rst_sync3_reg_5),
        .I4(core_rst),
        .O(\rd_ptr_gray_reg[0]_i_1__0__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \rd_ptr_gray_reg[0]_i_1__1 
       (.I0(rd_ptr_gray_reg[0]),
        .I1(axis_adp_rslt_inst_n_87),
        .I2(rd_ptr_gray_reg[1]),
        .I3(\fifo_inst/s_rst_sync3_reg ),
        .I4(dma_rst),
        .O(\rd_ptr_gray_reg[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \rd_ptr_gray_reg[1]_i_1 
       (.I0(rd_ptr_gray_reg__0[1]),
        .I1(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19 ),
        .I2(rd_ptr_reg),
        .I3(m_rst_sync3_reg_5),
        .I4(core_rst),
        .O(\rd_ptr_gray_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \rd_ptr_gray_reg[1]_i_1__0 
       (.I0(rd_ptr_gray_reg__0_7[1]),
        .I1(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17 ),
        .I2(rd_ptr_reg_13),
        .I3(m_rst_sync3_reg_5),
        .I4(core_rst),
        .O(\rd_ptr_gray_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \rd_ptr_gray_reg[1]_i_1__1 
       (.I0(rd_ptr_gray_reg[1]),
        .I1(axis_adp_rslt_inst_n_87),
        .I2(\fifo_inst/rd_ptr_reg ),
        .I3(\fifo_inst/s_rst_sync3_reg ),
        .I4(dma_rst),
        .O(\rd_ptr_gray_reg[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \rd_ptr_reg[0]_i_1 
       (.I0(rd_ptr_reg),
        .I1(\axis_adp_grid_genblock[0].axis_adp_grid_inst_n_19 ),
        .I2(m_rst_sync3_reg_5),
        .I3(core_rst),
        .O(\rd_ptr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \rd_ptr_reg[0]_i_1__0 
       (.I0(rd_ptr_reg_13),
        .I1(\axis_adp_scle_genblock[0].axis_adp_scle_inst_n_17 ),
        .I2(m_rst_sync3_reg_5),
        .I3(core_rst),
        .O(\rd_ptr_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \rd_ptr_reg[0]_i_1__1 
       (.I0(\fifo_inst/rd_ptr_reg ),
        .I1(axis_adp_rslt_inst_n_87),
        .I2(\fifo_inst/s_rst_sync3_reg ),
        .I3(dma_rst),
        .O(\rd_ptr_reg[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    s_axi_rvalid_reg_i_1
       (.I0(\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ),
        .I1(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready ),
        .I2(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid ),
        .O(s_axi_rvalid_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    s_axi_rvalid_reg_i_1__0
       (.I0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_read_data_valid_reg ),
        .I1(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready ),
        .I2(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid ),
        .O(s_axi_rvalid_reg_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    s_axil_a_rvalid_pipe_reg_i_1
       (.I0(s_axil_a_rvalid_reg),
        .I1(s_axil_grid_rready),
        .I2(s_axil_a_rvalid_pipe_reg_reg),
        .O(s_axil_a_rvalid_pipe_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    s_axil_a_rvalid_pipe_reg_i_1__0
       (.I0(s_axil_a_rvalid_reg_0),
        .I1(s_axil_scle_rready),
        .I2(s_axil_a_rvalid_pipe_reg_reg_0),
        .O(s_axil_a_rvalid_pipe_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAEEAAEAAAA)) 
    s_axil_b_rvalid_pipe_reg_i_1
       (.I0(s_axil_b_rvalid_reg),
        .I1(int_ram_grid_b_axil_rvalid),
        .I2(mcu_inst_n_40),
        .I3(mcu_inst_n_42),
        .I4(mcu_inst_n_39),
        .I5(\grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ),
        .O(s_axil_b_rvalid_pipe_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAEAAEEAAEAAAA)) 
    s_axil_b_rvalid_pipe_reg_i_1__0
       (.I0(s_axil_b_rvalid_reg_1),
        .I1(int_ram_scle_b_axil_rvalid),
        .I2(mcu_inst_n_33),
        .I3(mcu_inst_n_35),
        .I4(p_1_in_18),
        .I5(\scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/p_0_in ),
        .O(s_axil_b_rvalid_pipe_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00000000070707FF)) 
    s_axis_tready_reg_i_1__13
       (.I0(\int_ram_data_bram_rdack_b[0]_19 ),
        .I1(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .I2(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I3(mcu_inst_n_16),
        .I4(mcu_inst_n_19),
        .I5(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0 ),
        .O(s_axis_tready_reg_i_1__13_n_0));
  LUT5 #(
    .INIT(32'h1DFF1D00)) 
    s_frame_reg_i_1
       (.I0(mcu_inst_n_77),
        .I1(mcu_inst_n_63),
        .I2(mcu_inst_n_76),
        .I3(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .I4(s_frame_reg),
        .O(s_frame_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h1DFF1D00)) 
    s_frame_reg_i_1__0__0
       (.I0(\data_reg_reg[1]_21 ),
        .I1(mcu_inst_n_62),
        .I2(\data_reg_reg[0]_20 ),
        .I3(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .I4(s_frame_reg_11),
        .O(s_frame_reg_i_1__0__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h74)) 
    s_frame_reg_i_1__1
       (.I0(pre_fifo_axis_tlast),
        .I1(\fifo_inst/overflow_reg1 ),
        .I2(\fifo_inst/s_frame_reg ),
        .O(s_frame_reg_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1
       (.I0(samples_out[0]),
        .I1(samples_out[1]),
        .O(sampled_signal_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1__0
       (.I0(ccu_n_9),
        .I1(ccu_n_10),
        .O(sampled_signal_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sampled_signal_i_1__1
       (.I0(ccu_n_11),
        .I1(ccu_n_12),
        .O(sampled_signal_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hBFBBF0FF80880000)) 
    temp_m_axis_tvalid_reg_i_1__0__0
       (.I0(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rvalid ),
        .I1(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .I2(mcu_inst_n_11),
        .I3(\grid_share_genblock.MCULocalFSM_grid_pos_inst/forward_reg_next__2 ),
        .I4(\grid_share_genblock.MCULocalFSM_grid_pos_inst/int_axil_rready ),
        .I5(\grid_share_genblock.MCULocalFSM_grid_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__0__0_n_0));
  LUT6 #(
    .INIT(64'hBBBFFFF088800000)) 
    temp_m_axis_tvalid_reg_i_1__18
       (.I0(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rvalid ),
        .I1(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .I2(intra_counter_reg),
        .I3(full_reg),
        .I4(\scle_share_genblock.MCULocalFSM_scle_pos_inst/int_axil_rready ),
        .I5(\scle_share_genblock.MCULocalFSM_scle_pos_inst/loc_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__18_n_0));
  LUT6 #(
    .INIT(64'h000000008E8A828A)) 
    temp_m_axis_tvalid_reg_i_1__1__0
       (.I0(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/out_axis_register_inst/temp_m_axis_tvalid_reg ),
        .I1(mcu_inst_n_18),
        .I2(mcu_inst_n_51),
        .I3(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .I4(\int_ram_data_bram_rdack_b[0]_19 ),
        .I5(\data_chn_genblock[0].MCULocalFSM_data_pos_inst/rst0 ),
        .O(temp_m_axis_tvalid_reg_i_1__1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'hF0BF0080)) 
    temp_m_axis_tvalid_reg_i_1__2__0
       (.I0(int_adp_wght_m_axis_tvalid),
        .I1(int_axis_tvalid),
        .I2(int_adp_wght_m_axis_tready),
        .I3(new_transfer),
        .I4(\in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__2__0_n_0));
  LUT6 #(
    .INIT(64'hFABFBFBF0A808080)) 
    temp_m_axis_tvalid_reg_i_1__3__0
       (.I0(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .I1(int_aps_wght_m_axis_tvalid[3]),
        .I2(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/s_axis_tready_int ),
        .I3(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .I5(\axis_packet_splitter_genblock[3].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__3__0_n_0));
  LUT6 #(
    .INIT(64'hFABFBFBF0A808080)) 
    temp_m_axis_tvalid_reg_i_1__4__0
       (.I0(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .I1(int_aps_wght_m_axis_tvalid[2]),
        .I2(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/s_axis_tready_int ),
        .I3(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .I5(\axis_packet_splitter_genblock[2].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__4__0_n_0));
  LUT6 #(
    .INIT(64'hFABFBFBF0A808080)) 
    temp_m_axis_tvalid_reg_i_1__5__0
       (.I0(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .I1(int_aps_wght_m_axis_tvalid[1]),
        .I2(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/s_axis_tready_int ),
        .I3(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk/store_u ),
        .I5(\axis_packet_splitter_genblock[1].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__5__0_n_0));
  LUT6 #(
    .INIT(64'hFABFBFBF0A808080)) 
    temp_m_axis_tvalid_reg_i_1__6__0
       (.I0(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_next1_out ),
        .I1(int_aps_wght_m_axis_tvalid[0]),
        .I2(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/s_axis_tready_int ),
        .I3(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_t_tready_int ),
        .I4(\parallelized_lpa_inst/batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/store_t ),
        .I5(\axis_packet_splitter_genblock[0].axis_packet_splitter_inst/in_axis_register_inst/temp_m_axis_tvalid_reg ),
        .O(temp_m_axis_tvalid_reg_i_1__6__0_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \upsize.m_axis_tlast_reg_i_1 
       (.I0(\upsize_pre.adapter_inst/upsize.s_axis_tlast_reg ),
        .I1(\upsize_pre.adapter_inst/upsize.s_axis_tvalid_reg ),
        .I2(int_buf_rslt_m_axis_tlast),
        .I3(\upsize_pre.adapter_inst/upsize.m_axis_tvalid_reg11_out ),
        .I4(pre_fifo_axis_tlast),
        .O(\upsize.m_axis_tlast_reg_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008ABA)) 
    \wr_ptr_gray_reg[0]_i_1 
       (.I0(wr_ptr_gray_reg__0[0]),
        .I1(drop_frame_reg),
        .I2(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .I3(wr_ptr_gray_reg__0[1]),
        .I4(s_rst_sync3_reg),
        .O(\wr_ptr_gray_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008ABA)) 
    \wr_ptr_gray_reg[0]_i_1__0__0 
       (.I0(wr_ptr_gray_reg__0_8[0]),
        .I1(drop_frame_reg_10),
        .I2(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .I3(wr_ptr_gray_reg__0_8[1]),
        .I4(s_rst_sync3_reg),
        .O(\wr_ptr_gray_reg[0]_i_1__0__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \wr_ptr_gray_reg[1]_i_1 
       (.I0(wr_ptr_gray_reg__0[1]),
        .I1(drop_frame_reg),
        .I2(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .I3(wr_ptr_commit_reg),
        .I4(s_rst_sync3_reg),
        .O(\wr_ptr_gray_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'h00009AAA)) 
    \wr_ptr_gray_reg[1]_i_1__0__0 
       (.I0(wr_ptr_gray_reg__0_8[1]),
        .I1(drop_frame_reg_10),
        .I2(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .I3(wr_ptr_commit_reg_14),
        .I4(s_rst_sync3_reg),
        .O(\wr_ptr_gray_reg[1]_i_1__0__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h00A6)) 
    \wr_ptr_reg[0]_i_1 
       (.I0(wr_ptr_commit_reg),
        .I1(\grid_share_genblock.axis_fifo_grid_pos_batch_inst/shift1 ),
        .I2(drop_frame_reg),
        .I3(s_rst_sync3_reg),
        .O(\wr_ptr_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h00A6)) 
    \wr_ptr_reg[0]_i_1__0__0 
       (.I0(wr_ptr_commit_reg_14),
        .I1(\scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst/shift1 ),
        .I2(drop_frame_reg_10),
        .I3(s_rst_sync3_reg),
        .O(\wr_ptr_reg[0]_i_1__0__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "KanLayerInst" *) 
module design_1_KanLayerInst_0_0_KanLayerInst
   (DOADO,
    DOBDO,
    s_axil_grid_bvalid,
    s_axil_a_arready_reg_reg,
    s_axil_a_arready_next,
    s_axil_grid_awready,
    s_axil_b_arready_reg_reg,
    s_axil_a_rvalid_pipe_reg_reg,
    ram_reg,
    ram_reg_0,
    s_axil_scle_bvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_a_arready_next_0,
    s_axil_scle_awready,
    s_axil_b_arready_reg_reg_0,
    s_axil_a_rvalid_pipe_reg_reg_0,
    Q,
    s_axil_ctrl_arready,
    s_axil_ctrl_rvalid,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    bram00_ctrl_data_dout,
    s_axil_grid_rdata,
    s_axil_scle_rdata,
    m_axis_rslt_tkeep,
    m_axis_rslt_tdata,
    m_axis_rslt_tlast,
    s_axil_ctrl_bvalid,
    s_axil_ctrl_awready,
    s_axil_ctrl_wready,
    s_axil_ctrl_rdata,
    operation_busy,
    operation_error,
    operation_complete,
    locked,
    pl2ps_intr,
    s_axis_wght_tready,
    s_axil_grid_aclk,
    s_axil_grid_wdata,
    s_axil_grid_areset,
    s_axil_grid_rready,
    s_axil_scle_aclk,
    s_axil_scle_wdata,
    s_axil_scle_areset,
    s_axil_scle_rready,
    core_clk,
    dma_clk,
    dma_rst,
    s_axis_wght_tlast,
    \s_axil_b_rdata_reg_int_reg_reg[12] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[13] ,
    \s_axil_b_rdata_reg_int_reg_reg[14] ,
    \s_axil_b_rdata_reg_int_reg_reg[15] ,
    \s_axil_a_rdata_reg_int_reg_reg[0] ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[1] ,
    \s_axil_a_rdata_reg_int_reg_reg[2] ,
    \s_axil_a_rdata_reg_int_reg_reg[3] ,
    \s_axil_a_rdata_reg_int_reg_reg[4] ,
    \s_axil_a_rdata_reg_int_reg_reg[5] ,
    \s_axil_a_rdata_reg_int_reg_reg[6] ,
    \s_axil_a_rdata_reg_int_reg_reg[7] ,
    \s_axil_a_rdata_reg_int_reg_reg[8] ,
    \s_axil_a_rdata_reg_int_reg_reg[9] ,
    \s_axil_a_rdata_reg_int_reg_reg[10] ,
    \s_axil_a_rdata_reg_int_reg_reg[11] ,
    \s_axil_a_rdata_reg_int_reg_reg[12] ,
    \s_axil_a_rdata_reg_int_reg_reg[13] ,
    \s_axil_a_rdata_reg_int_reg_reg[14] ,
    \s_axil_a_rdata_reg_int_reg_reg[15] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_1 ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_2 ,
    \s_axil_b_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[15]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_1 ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_2 ,
    \s_axil_a_rdata_reg_int_reg_reg[1]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[2]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[3]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[4]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[5]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[6]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[7]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[8]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[9]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[10]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[11]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[13]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[14]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[15]_0 ,
    s_axil_grid_bready,
    fsm_rst,
    s_axil_scle_bready,
    s_axil_ctrl_wstrb,
    s_axil_ctrl_arvalid,
    s_axil_ctrl_rready,
    bram00_ctrl_data_en,
    bram00_ctrl_data_addr,
    m_axis_rslt_tready,
    s_axil_ctrl_awaddr,
    bram00_ctrl_data_clk,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_arvalid,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_wstrb,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_arvalid,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_wstrb,
    fsm_clk,
    s_axil_ctrl_wvalid,
    s_axil_ctrl_awvalid,
    s_axil_ctrl_bready,
    s_axil_ctrl_wdata,
    s_axil_ctrl_araddr,
    s_axis,
    s_axis_wght_tvalid,
    bram00_ctrl_data_din,
    bram00_ctrl_data_we);
  output [3:0]DOADO;
  output [15:0]DOBDO;
  output s_axil_grid_bvalid;
  output s_axil_a_arready_reg_reg;
  output s_axil_a_arready_next;
  output s_axil_grid_awready;
  output s_axil_b_arready_reg_reg;
  output s_axil_a_rvalid_pipe_reg_reg;
  output [3:0]ram_reg;
  output [15:0]ram_reg_0;
  output s_axil_scle_bvalid;
  output s_axil_a_arready_reg_reg_0;
  output s_axil_a_arready_next_0;
  output s_axil_scle_awready;
  output s_axil_b_arready_reg_reg_0;
  output s_axil_a_rvalid_pipe_reg_reg_0;
  output [0:0]Q;
  output s_axil_ctrl_arready;
  output s_axil_ctrl_rvalid;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [31:0]bram00_ctrl_data_dout;
  output [15:0]s_axil_grid_rdata;
  output [15:0]s_axil_scle_rdata;
  output [7:0]m_axis_rslt_tkeep;
  output [63:0]m_axis_rslt_tdata;
  output m_axis_rslt_tlast;
  output s_axil_ctrl_bvalid;
  output s_axil_ctrl_awready;
  output s_axil_ctrl_wready;
  output [31:0]s_axil_ctrl_rdata;
  output operation_busy;
  output operation_error;
  output operation_complete;
  output locked;
  output pl2ps_intr;
  output s_axis_wght_tready;
  input s_axil_grid_aclk;
  input [15:0]s_axil_grid_wdata;
  input s_axil_grid_areset;
  input s_axil_grid_rready;
  input s_axil_scle_aclk;
  input [15:0]s_axil_scle_wdata;
  input s_axil_scle_areset;
  input s_axil_scle_rready;
  input core_clk;
  input dma_clk;
  input dma_rst;
  input s_axis_wght_tlast;
  input \s_axil_b_rdata_reg_int_reg_reg[12] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13] ;
  input \s_axil_b_rdata_reg_int_reg_reg[14] ;
  input \s_axil_b_rdata_reg_int_reg_reg[15] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1] ;
  input \s_axil_a_rdata_reg_int_reg_reg[2] ;
  input \s_axil_a_rdata_reg_int_reg_reg[3] ;
  input \s_axil_a_rdata_reg_int_reg_reg[4] ;
  input \s_axil_a_rdata_reg_int_reg_reg[5] ;
  input \s_axil_a_rdata_reg_int_reg_reg[6] ;
  input \s_axil_a_rdata_reg_int_reg_reg[7] ;
  input \s_axil_a_rdata_reg_int_reg_reg[8] ;
  input \s_axil_a_rdata_reg_int_reg_reg[9] ;
  input \s_axil_a_rdata_reg_int_reg_reg[10] ;
  input \s_axil_a_rdata_reg_int_reg_reg[11] ;
  input \s_axil_a_rdata_reg_int_reg_reg[12] ;
  input \s_axil_a_rdata_reg_int_reg_reg[13] ;
  input \s_axil_a_rdata_reg_int_reg_reg[14] ;
  input \s_axil_a_rdata_reg_int_reg_reg[15] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_2 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_2 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  input s_axil_grid_bready;
  input fsm_rst;
  input s_axil_scle_bready;
  input [3:0]s_axil_ctrl_wstrb;
  input s_axil_ctrl_arvalid;
  input s_axil_ctrl_rready;
  input bram00_ctrl_data_en;
  input [8:0]bram00_ctrl_data_addr;
  input m_axis_rslt_tready;
  input [3:0]s_axil_ctrl_awaddr;
  input bram00_ctrl_data_clk;
  input [2:0]s_axil_grid_araddr;
  input [2:0]s_axil_grid_awaddr;
  input s_axil_grid_arvalid;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input [1:0]s_axil_grid_wstrb;
  input [2:0]s_axil_scle_araddr;
  input [2:0]s_axil_scle_awaddr;
  input s_axil_scle_arvalid;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input [1:0]s_axil_scle_wstrb;
  input fsm_clk;
  input s_axil_ctrl_wvalid;
  input s_axil_ctrl_awvalid;
  input s_axil_ctrl_bready;
  input [31:0]s_axil_ctrl_wdata;
  input [3:0]s_axil_ctrl_araddr;
  input [71:0]s_axis;
  input s_axis_wght_tvalid;
  input [31:0]bram00_ctrl_data_din;
  input [3:0]bram00_ctrl_data_we;

  wire [3:0]DOADO;
  wire [15:0]DOBDO;
  wire [0:0]Q;
  wire [8:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [31:0]bram00_ctrl_data_din;
  wire [31:0]bram00_ctrl_data_dout;
  wire bram00_ctrl_data_en;
  wire [3:0]bram00_ctrl_data_we;
  wire core_clk;
  wire dma_clk;
  wire dma_rst;
  wire fsm_clk;
  wire fsm_rst;
  wire locked;
  wire [63:0]m_axis_rslt_tdata;
  wire [7:0]m_axis_rslt_tkeep;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire operation_busy;
  wire operation_complete;
  wire operation_error;
  wire pl2ps_intr;
  wire [3:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire s_axil_a_arready_next;
  wire s_axil_a_arready_next_0;
  wire s_axil_a_arready_reg_reg;
  wire s_axil_a_arready_reg_reg_0;
  wire \s_axil_a_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_1 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_2 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9]_0 ;
  wire s_axil_a_rvalid_pipe_reg_reg;
  wire s_axil_a_rvalid_pipe_reg_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire s_axil_b_arready_reg_reg_0;
  wire \s_axil_b_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_1 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_2 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15]_0 ;
  wire [3:0]s_axil_ctrl_araddr;
  wire s_axil_ctrl_arready;
  wire s_axil_ctrl_arvalid;
  wire [3:0]s_axil_ctrl_awaddr;
  wire s_axil_ctrl_awready;
  wire s_axil_ctrl_awvalid;
  wire s_axil_ctrl_bready;
  wire s_axil_ctrl_bvalid;
  wire [31:0]s_axil_ctrl_rdata;
  wire s_axil_ctrl_rready;
  wire s_axil_ctrl_rvalid;
  wire [31:0]s_axil_ctrl_wdata;
  wire s_axil_ctrl_wready;
  wire [3:0]s_axil_ctrl_wstrb;
  wire s_axil_ctrl_wvalid;
  wire s_axil_grid_aclk;
  wire [2:0]s_axil_grid_araddr;
  wire s_axil_grid_areset;
  wire s_axil_grid_arvalid;
  wire [2:0]s_axil_grid_awaddr;
  wire s_axil_grid_awready;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire [15:0]s_axil_grid_rdata;
  wire s_axil_grid_rready;
  wire [15:0]s_axil_grid_wdata;
  wire [1:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;
  wire s_axil_scle_aclk;
  wire [2:0]s_axil_scle_araddr;
  wire s_axil_scle_areset;
  wire s_axil_scle_arvalid;
  wire [2:0]s_axil_scle_awaddr;
  wire s_axil_scle_awready;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire [15:0]s_axil_scle_rdata;
  wire s_axil_scle_rready;
  wire [15:0]s_axil_scle_wdata;
  wire [1:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;
  wire [71:0]s_axis;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;

  design_1_KanLayerInst_0_0_KanLayer wrapper
       (.DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q({m_axis_rslt_tkeep,m_axis_rslt_tdata}),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_din(bram00_ctrl_data_din),
        .bram00_ctrl_data_dout(bram00_ctrl_data_dout),
        .bram00_ctrl_data_en(bram00_ctrl_data_en),
        .bram00_ctrl_data_we(bram00_ctrl_data_we),
        .core_clk(core_clk),
        .core_rst(Q),
        .dma_clk(dma_clk),
        .dma_rst(dma_rst),
        .fsm_clk(fsm_clk),
        .fsm_rst(fsm_rst),
        .locked(locked),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .operation_busy(operation_busy),
        .operation_complete(operation_complete),
        .operation_error(operation_error),
        .pl2ps_intr(pl2ps_intr),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .s_axil_a_arready_reg_reg(s_axil_a_arready_reg_reg),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg_0),
        .\s_axil_a_rdata_reg_int_reg_reg[0] (\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_1 (\s_axil_a_rdata_reg_int_reg_reg[0]_1 ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_2 (\s_axil_a_rdata_reg_int_reg_reg[0]_2 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10] (\s_axil_a_rdata_reg_int_reg_reg[10] ),
        .\s_axil_a_rdata_reg_int_reg_reg[10]_0 (\s_axil_a_rdata_reg_int_reg_reg[10]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[11] (\s_axil_a_rdata_reg_int_reg_reg[11] ),
        .\s_axil_a_rdata_reg_int_reg_reg[11]_0 (\s_axil_a_rdata_reg_int_reg_reg[11]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[12] (\s_axil_a_rdata_reg_int_reg_reg[12] ),
        .\s_axil_a_rdata_reg_int_reg_reg[12]_0 (\s_axil_a_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[13] (\s_axil_a_rdata_reg_int_reg_reg[13] ),
        .\s_axil_a_rdata_reg_int_reg_reg[13]_0 (\s_axil_a_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[14] (\s_axil_a_rdata_reg_int_reg_reg[14] ),
        .\s_axil_a_rdata_reg_int_reg_reg[14]_0 (\s_axil_a_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[15] (\s_axil_a_rdata_reg_int_reg_reg[15] ),
        .\s_axil_a_rdata_reg_int_reg_reg[15]_0 (\s_axil_a_rdata_reg_int_reg_reg[15]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[1] (\s_axil_a_rdata_reg_int_reg_reg[1] ),
        .\s_axil_a_rdata_reg_int_reg_reg[1]_0 (\s_axil_a_rdata_reg_int_reg_reg[1]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[2] (\s_axil_a_rdata_reg_int_reg_reg[2] ),
        .\s_axil_a_rdata_reg_int_reg_reg[2]_0 (\s_axil_a_rdata_reg_int_reg_reg[2]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[3] (\s_axil_a_rdata_reg_int_reg_reg[3] ),
        .\s_axil_a_rdata_reg_int_reg_reg[3]_0 (\s_axil_a_rdata_reg_int_reg_reg[3]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[4] (\s_axil_a_rdata_reg_int_reg_reg[4] ),
        .\s_axil_a_rdata_reg_int_reg_reg[4]_0 (\s_axil_a_rdata_reg_int_reg_reg[4]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[5] (\s_axil_a_rdata_reg_int_reg_reg[5] ),
        .\s_axil_a_rdata_reg_int_reg_reg[5]_0 (\s_axil_a_rdata_reg_int_reg_reg[5]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[6] (\s_axil_a_rdata_reg_int_reg_reg[6] ),
        .\s_axil_a_rdata_reg_int_reg_reg[6]_0 (\s_axil_a_rdata_reg_int_reg_reg[6]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[7] (\s_axil_a_rdata_reg_int_reg_reg[7] ),
        .\s_axil_a_rdata_reg_int_reg_reg[7]_0 (\s_axil_a_rdata_reg_int_reg_reg[7]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[8] (\s_axil_a_rdata_reg_int_reg_reg[8] ),
        .\s_axil_a_rdata_reg_int_reg_reg[8]_0 (\s_axil_a_rdata_reg_int_reg_reg[8]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[9] (\s_axil_a_rdata_reg_int_reg_reg[9] ),
        .\s_axil_a_rdata_reg_int_reg_reg[9]_0 (\s_axil_a_rdata_reg_int_reg_reg[9]_0 ),
        .s_axil_a_rvalid_pipe_reg_reg(s_axil_a_rvalid_pipe_reg_reg),
        .s_axil_a_rvalid_pipe_reg_reg_0(s_axil_a_rvalid_pipe_reg_reg_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_arready_reg_reg_0(s_axil_b_arready_reg_reg_0),
        .\s_axil_b_rdata_reg_int_reg_reg[12] (\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_1 (\s_axil_b_rdata_reg_int_reg_reg[12]_1 ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_2 (\s_axil_b_rdata_reg_int_reg_reg[12]_2 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13] (\s_axil_b_rdata_reg_int_reg_reg[13] ),
        .\s_axil_b_rdata_reg_int_reg_reg[13]_0 (\s_axil_b_rdata_reg_int_reg_reg[13]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[14] (\s_axil_b_rdata_reg_int_reg_reg[14] ),
        .\s_axil_b_rdata_reg_int_reg_reg[14]_0 (\s_axil_b_rdata_reg_int_reg_reg[14]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[15] (\s_axil_b_rdata_reg_int_reg_reg[15] ),
        .\s_axil_b_rdata_reg_int_reg_reg[15]_0 (\s_axil_b_rdata_reg_int_reg_reg[15]_0 ),
        .s_axil_ctrl_araddr(s_axil_ctrl_araddr),
        .s_axil_ctrl_arready(s_axil_ctrl_arready),
        .s_axil_ctrl_arvalid(s_axil_ctrl_arvalid),
        .s_axil_ctrl_awaddr(s_axil_ctrl_awaddr),
        .s_axil_ctrl_awready(s_axil_ctrl_awready),
        .s_axil_ctrl_awvalid(s_axil_ctrl_awvalid),
        .s_axil_ctrl_bready(s_axil_ctrl_bready),
        .s_axil_ctrl_bvalid(s_axil_ctrl_bvalid),
        .s_axil_ctrl_rdata(s_axil_ctrl_rdata),
        .s_axil_ctrl_rready(s_axil_ctrl_rready),
        .s_axil_ctrl_rvalid(s_axil_ctrl_rvalid),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axil_ctrl_wready(s_axil_ctrl_wready),
        .s_axil_ctrl_wstrb(s_axil_ctrl_wstrb),
        .s_axil_ctrl_wvalid(s_axil_ctrl_wvalid),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_areset(s_axil_grid_areset),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awready(s_axil_grid_awready),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rdata(s_axil_grid_rdata),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_a_arready_next),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_areset(s_axil_scle_areset),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awready(s_axil_scle_awready),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rdata(s_axil_scle_rdata),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_a_arready_next_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid),
        .s_axis(s_axis),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid));
endmodule

(* ORIG_REF_NAME = "MCULocalAxilFSM" *) 
module design_1_KanLayerInst_0_0_MCULocalAxilFSM
   (s_axis_tready_reg_reg,
    temp_m_axis_tvalid_reg,
    mem_read_data_valid_reg_reg,
    s_axi_rvalid_reg_reg,
    \intra_counter_reg_reg[0]_0 ,
    data_inter_counter_reg,
    error_reg,
    m_axis_tvalid_reg_reg,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    Q,
    \scle_size_reg_reg[4] ,
    \wr_ptr_reg_reg[1] ,
    \rd_ptr_reg_reg[1] ,
    s_axil_b_rvalid_reg_reg,
    E,
    s_axis_tready_reg_reg_0,
    D,
    AR,
    \loc_counter_addr_reg_reg[2]_0 ,
    s_axil_scle_aclk,
    fsm_rst,
    temp_m_axis_tvalid_reg_reg,
    mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    \data_inter_counter_reg_reg[0]_0 ,
    error_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    int_ram_scle_b_axil_arready,
    int_ram_scle_b_axil_rvalid,
    s_axil_b_rvalid_reg_5,
    \intra_counter_reg_reg[0]_1 ,
    temp_m_axis_tlast_reg_reg,
    \loc_fsm_state_reg[0]_0 ,
    \loc_fsm_state_next_reg[1]_i_1_0 ,
    \glo_fsm_state_reg[1] ,
    \glo_fsm_state_reg[1]_0 ,
    m_axi_r);
  output s_axis_tready_reg_reg;
  output temp_m_axis_tvalid_reg;
  output mem_read_data_valid_reg_reg;
  output s_axi_rvalid_reg_reg;
  output \intra_counter_reg_reg[0]_0 ;
  output data_inter_counter_reg;
  output error_reg;
  output m_axis_tvalid_reg_reg;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output [1:0]Q;
  output \scle_size_reg_reg[4] ;
  output [1:0]\wr_ptr_reg_reg[1] ;
  output [1:0]\rd_ptr_reg_reg[1] ;
  output s_axil_b_rvalid_reg_reg;
  output [0:0]E;
  output [0:0]s_axis_tready_reg_reg_0;
  output [4:0]D;
  output [0:0]AR;
  output [2:0]\loc_counter_addr_reg_reg[2]_0 ;
  input s_axil_scle_aclk;
  input fsm_rst;
  input temp_m_axis_tvalid_reg_reg;
  input mem_read_data_valid_reg_reg_0;
  input s_axi_rvalid_reg_reg_0;
  input \data_inter_counter_reg_reg[0]_0 ;
  input error_reg_reg_0;
  input m_axis_tvalid_reg_reg_0;
  input int_ram_scle_b_axil_arready;
  input int_ram_scle_b_axil_rvalid;
  input s_axil_b_rvalid_reg_5;
  input \intra_counter_reg_reg[0]_1 ;
  input [5:0]temp_m_axis_tlast_reg_reg;
  input [2:0]\loc_fsm_state_reg[0]_0 ;
  input \loc_fsm_state_next_reg[1]_i_1_0 ;
  input \glo_fsm_state_reg[1] ;
  input \glo_fsm_state_reg[1]_0 ;
  input [3:0]m_axi_r;

  wire [0:0]AR;
  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire addr_inter_counter_reg;
  wire \addr_inter_counter_reg[0]_i_1_n_0 ;
  wire axil_fifo_rd_inst_n_10;
  wire axil_fifo_rd_inst_n_11;
  wire axil_fifo_rd_inst_n_12;
  wire axil_fifo_rd_inst_n_13;
  wire axil_fifo_rd_inst_n_4;
  wire data_inter_counter_reg;
  wire \data_inter_counter_reg_reg[0]_0 ;
  wire error_reg;
  wire error_reg_reg_0;
  wire fsm_rst;
  wire \glo_fsm_state_reg[1] ;
  wire \glo_fsm_state_reg[1]_0 ;
  wire [3:1]int_ram_scle_b_axil_araddr;
  wire int_ram_scle_b_axil_arready;
  wire int_ram_scle_b_axil_rvalid;
  wire \intra_counter_reg_reg[0]_0 ;
  wire \intra_counter_reg_reg[0]_1 ;
  wire loc_axis_register_inst_n_3;
  wire loc_axis_register_inst_n_5;
  wire \loc_counter_addr_reg[0]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[0]_i_2_n_0 ;
  wire \loc_counter_addr_reg[1]_i_1_n_0 ;
  wire \loc_counter_addr_reg[1]_i_2_n_0 ;
  wire \loc_counter_addr_reg[2]_i_1_n_0 ;
  wire \loc_counter_addr_reg[3]_i_1_n_0 ;
  wire \loc_counter_addr_reg[4]_i_10_n_0 ;
  wire \loc_counter_addr_reg[4]_i_1_n_0 ;
  wire \loc_counter_addr_reg[4]_i_2_n_0 ;
  wire \loc_counter_addr_reg[4]_i_3_n_0 ;
  wire \loc_counter_addr_reg[4]_i_4__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_5_n_0 ;
  wire \loc_counter_addr_reg[4]_i_6_n_0 ;
  wire \loc_counter_addr_reg[4]_i_7_n_0 ;
  wire \loc_counter_addr_reg[4]_i_8_n_0 ;
  wire \loc_counter_addr_reg[4]_i_9_n_0 ;
  wire [2:0]\loc_counter_addr_reg_reg[2]_0 ;
  wire \loc_counter_addr_reg_reg_n_0_[3] ;
  wire \loc_counter_addr_reg_reg_n_0_[4] ;
  wire \loc_counter_data_reg[0]_i_1_n_0 ;
  wire \loc_counter_data_reg[1]_i_1_n_0 ;
  wire \loc_counter_data_reg[2]_i_1_n_0 ;
  wire \loc_counter_data_reg[3]_i_1_n_0 ;
  wire \loc_counter_data_reg[4]_i_2_n_0 ;
  wire \loc_counter_data_reg_reg_n_0_[0] ;
  wire \loc_counter_data_reg_reg_n_0_[1] ;
  wire \loc_counter_data_reg_reg_n_0_[2] ;
  wire \loc_counter_data_reg_reg_n_0_[3] ;
  wire \loc_counter_data_reg_reg_n_0_[4] ;
  wire [1:0]loc_fsm_state;
  wire \loc_fsm_state_next_reg[0]_i_1_n_0 ;
  wire \loc_fsm_state_next_reg[0]_i_2__0_n_0 ;
  wire \loc_fsm_state_next_reg[1]_i_1_0 ;
  wire \loc_fsm_state_next_reg[1]_i_1_n_0 ;
  wire \loc_fsm_state_next_reg[1]_i_2_n_0 ;
  wire \loc_fsm_state_next_reg[1]_i_3_n_0 ;
  wire [2:0]\loc_fsm_state_reg[0]_0 ;
  wire [3:0]m_axi_r;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire mem_read_data_valid_reg_reg;
  wire mem_read_data_valid_reg_reg_0;
  wire [1:0]\rd_ptr_reg_reg[1] ;
  wire s_axi_rvalid_reg_reg;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire s_axil_b_rvalid_reg_5;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_scle_aclk;
  wire s_axis_tready_reg_reg;
  wire [0:0]s_axis_tready_reg_reg_0;
  wire \scle_size_reg_reg[4] ;
  wire [5:0]temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg;
  wire [1:0]\wr_ptr_reg_reg[1] ;

  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0090)) 
    \addr_inter_counter_reg[0]_i_1 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(addr_inter_counter_reg),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\addr_inter_counter_reg[0]_i_1_n_0 ));
  FDRE \addr_inter_counter_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\addr_inter_counter_reg[0]_i_1_n_0 ),
        .Q(addr_inter_counter_reg),
        .R(fsm_rst));
  design_1_KanLayerInst_0_0_axil_fifo_rd axil_fifo_rd_inst
       (.E(axil_fifo_rd_inst_n_4),
        .Q(loc_fsm_state),
        .fsm_rst(fsm_rst),
        .int_ram_scle_b_axil_arready(int_ram_scle_b_axil_arready),
        .int_ram_scle_b_axil_rvalid(int_ram_scle_b_axil_rvalid),
        .\loc_counter_addr_reg_reg[2] (\loc_counter_addr_reg_reg[2]_0 ),
        .\loc_counter_data_reg_reg[4] (s_axis_tready_reg_reg),
        .\loc_counter_data_reg_reg[4]_0 (Q[0]),
        .m_axi_r(m_axi_r),
        .mem_read_data_valid_reg_reg(mem_read_data_valid_reg_reg),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_reg_0),
        .ram_reg(int_ram_scle_b_axil_araddr),
        .\rd_ptr_reg_reg[1] (\rd_ptr_reg_reg[1] ),
        .\s_axi_r_reg_reg[15] ({axil_fifo_rd_inst_n_10,axil_fifo_rd_inst_n_11,axil_fifo_rd_inst_n_12,axil_fifo_rd_inst_n_13}),
        .\s_axi_r_reg_reg[15]_0 (s_axis_tready_reg_reg_0),
        .s_axi_rvalid_reg_reg(s_axi_rvalid_reg_reg),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_rvalid_pipe_reg_reg(s_axil_b_rvalid_pipe_reg_reg),
        .s_axil_b_rvalid_reg_5(s_axil_b_rvalid_reg_5),
        .s_axil_b_rvalid_reg_reg(s_axil_b_rvalid_reg_reg),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .\wr_ptr_reg_reg[1] (\wr_ptr_reg_reg[1] ));
  FDRE \data_inter_counter_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\data_inter_counter_reg_reg[0]_0 ),
        .Q(data_inter_counter_reg),
        .R(fsm_rst));
  FDRE error_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(error_reg_reg_0),
        .Q(error_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \glo_fsm_state_next_reg[1]_i_2 
       (.I0(fsm_rst),
        .I1(error_reg),
        .I2(\glo_fsm_state_reg[1] ),
        .I3(\glo_fsm_state_reg[1]_0 ),
        .O(AR));
  FDRE \intra_counter_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(loc_axis_register_inst_n_3),
        .Q(\intra_counter_reg_reg[0]_0 ),
        .R(1'b0));
  design_1_KanLayerInst_0_0_axis_register loc_axis_register_inst
       (.D({axil_fifo_rd_inst_n_10,axil_fifo_rd_inst_n_11,axil_fifo_rd_inst_n_12,axil_fifo_rd_inst_n_13}),
        .E(E),
        .Q({\loc_counter_data_reg_reg_n_0_[4] ,\loc_counter_data_reg_reg_n_0_[3] ,\loc_counter_data_reg_reg_n_0_[2] ,\loc_counter_data_reg_reg_n_0_[1] ,\loc_counter_data_reg_reg_n_0_[0] }),
        .data_inter_counter_reg(data_inter_counter_reg),
        .fsm_rst(fsm_rst),
        .full_reg_reg(loc_axis_register_inst_n_3),
        .\intra_counter_reg_reg[0] (\intra_counter_reg_reg[0]_1 ),
        .\intra_counter_reg_reg[0]_0 (\intra_counter_reg_reg[0]_0 ),
        .m_axis_tlast_reg_reg_0(D),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_2(s_axi_rvalid_reg_reg),
        .\scle_size_reg_reg[4] (loc_axis_register_inst_n_5),
        .temp_m_axis_tlast_reg_reg_0(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  LUT5 #(
    .INIT(32'h00008288)) 
    \loc_counter_addr_reg[0]_i_1__0 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(int_ram_scle_b_axil_araddr[1]),
        .I2(\loc_counter_addr_reg[0]_i_2_n_0 ),
        .I3(int_ram_scle_b_axil_arready),
        .I4(\loc_counter_addr_reg[4]_i_4__0_n_0 ),
        .O(\loc_counter_addr_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_addr_reg[0]_i_2 
       (.I0(loc_fsm_state[1]),
        .I1(loc_fsm_state[0]),
        .O(\loc_counter_addr_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00820000)) 
    \loc_counter_addr_reg[1]_i_1 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(int_ram_scle_b_axil_araddr[2]),
        .I2(\loc_counter_addr_reg[1]_i_2_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\loc_counter_addr_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \loc_counter_addr_reg[1]_i_2 
       (.I0(int_ram_scle_b_axil_arready),
        .I1(fsm_rst),
        .I2(loc_fsm_state[0]),
        .I3(loc_fsm_state[1]),
        .I4(int_ram_scle_b_axil_araddr[1]),
        .O(\loc_counter_addr_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00820000)) 
    \loc_counter_addr_reg[2]_i_1 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(int_ram_scle_b_axil_araddr[3]),
        .I2(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\loc_counter_addr_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000828800000000)) 
    \loc_counter_addr_reg[3]_i_1 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I2(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I3(int_ram_scle_b_axil_araddr[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\loc_counter_addr_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088288888)) 
    \loc_counter_addr_reg[4]_i_1 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(\loc_counter_addr_reg_reg_n_0_[4] ),
        .I2(int_ram_scle_b_axil_araddr[3]),
        .I3(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I4(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I5(\loc_counter_addr_reg[4]_i_4__0_n_0 ),
        .O(\loc_counter_addr_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \loc_counter_addr_reg[4]_i_10 
       (.I0(loc_fsm_state[1]),
        .I1(loc_fsm_state[0]),
        .I2(fsm_rst),
        .I3(int_ram_scle_b_axil_arready),
        .O(\loc_counter_addr_reg[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5955A6AA)) 
    \loc_counter_addr_reg[4]_i_2 
       (.I0(\loc_counter_addr_reg_reg_n_0_[4] ),
        .I1(int_ram_scle_b_axil_araddr[3]),
        .I2(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I3(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I4(temp_m_axis_tlast_reg_reg[4]),
        .I5(\loc_counter_addr_reg[4]_i_5_n_0 ),
        .O(\loc_counter_addr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    \loc_counter_addr_reg[4]_i_3 
       (.I0(int_ram_scle_b_axil_araddr[1]),
        .I1(loc_fsm_state[1]),
        .I2(loc_fsm_state[0]),
        .I3(fsm_rst),
        .I4(int_ram_scle_b_axil_arready),
        .I5(int_ram_scle_b_axil_araddr[2]),
        .O(\loc_counter_addr_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_addr_reg[4]_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\loc_counter_addr_reg[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFFFBA)) 
    \loc_counter_addr_reg[4]_i_5 
       (.I0(\loc_counter_addr_reg[4]_i_6_n_0 ),
        .I1(\loc_counter_addr_reg[4]_i_7_n_0 ),
        .I2(temp_m_axis_tlast_reg_reg[5]),
        .I3(\loc_counter_addr_reg[4]_i_8_n_0 ),
        .I4(temp_m_axis_tlast_reg_reg[3]),
        .I5(\loc_counter_addr_reg[4]_i_9_n_0 ),
        .O(\loc_counter_addr_reg[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF9F66F)) 
    \loc_counter_addr_reg[4]_i_6 
       (.I0(int_ram_scle_b_axil_araddr[2]),
        .I1(temp_m_axis_tlast_reg_reg[1]),
        .I2(temp_m_axis_tlast_reg_reg[0]),
        .I3(\loc_counter_addr_reg[4]_i_10_n_0 ),
        .I4(int_ram_scle_b_axil_araddr[1]),
        .I5(\loc_counter_addr_reg[0]_i_2_n_0 ),
        .O(\loc_counter_addr_reg[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \loc_counter_addr_reg[4]_i_7 
       (.I0(\loc_counter_addr_reg_reg_n_0_[4] ),
        .I1(int_ram_scle_b_axil_araddr[3]),
        .I2(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I3(\loc_counter_addr_reg_reg_n_0_[3] ),
        .O(\loc_counter_addr_reg[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \loc_counter_addr_reg[4]_i_8 
       (.I0(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I1(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I2(int_ram_scle_b_axil_araddr[3]),
        .O(\loc_counter_addr_reg[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF00FF0040FF)) 
    \loc_counter_addr_reg[4]_i_9 
       (.I0(temp_m_axis_tlast_reg_reg[5]),
        .I1(\loc_counter_addr_reg_reg_n_0_[4] ),
        .I2(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I3(int_ram_scle_b_axil_araddr[3]),
        .I4(\loc_counter_addr_reg[4]_i_3_n_0 ),
        .I5(temp_m_axis_tlast_reg_reg[2]),
        .O(\loc_counter_addr_reg[4]_i_9_n_0 ));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[0]_i_1__0_n_0 ),
        .Q(int_ram_scle_b_axil_araddr[1]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[1]_i_1_n_0 ),
        .Q(int_ram_scle_b_axil_araddr[2]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[2]_i_1_n_0 ),
        .Q(int_ram_scle_b_axil_araddr[3]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[3]_i_1_n_0 ),
        .Q(\loc_counter_addr_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[4]_i_1_n_0 ),
        .Q(\loc_counter_addr_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \loc_counter_data_reg[0]_i_1 
       (.I0(\loc_counter_data_reg_reg_n_0_[0] ),
        .I1(\scle_size_reg_reg[4] ),
        .O(\loc_counter_data_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \loc_counter_data_reg[1]_i_1 
       (.I0(\loc_counter_data_reg_reg_n_0_[1] ),
        .I1(\loc_counter_data_reg_reg_n_0_[0] ),
        .I2(\scle_size_reg_reg[4] ),
        .O(\loc_counter_data_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \loc_counter_data_reg[2]_i_1 
       (.I0(\loc_counter_data_reg_reg_n_0_[0] ),
        .I1(\loc_counter_data_reg_reg_n_0_[1] ),
        .I2(\loc_counter_data_reg_reg_n_0_[2] ),
        .I3(\scle_size_reg_reg[4] ),
        .O(\loc_counter_data_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \loc_counter_data_reg[3]_i_1 
       (.I0(\loc_counter_data_reg_reg_n_0_[2] ),
        .I1(\loc_counter_data_reg_reg_n_0_[1] ),
        .I2(\loc_counter_data_reg_reg_n_0_[0] ),
        .I3(\loc_counter_data_reg_reg_n_0_[3] ),
        .I4(\scle_size_reg_reg[4] ),
        .O(\loc_counter_data_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \loc_counter_data_reg[4]_i_2 
       (.I0(\loc_counter_data_reg_reg_n_0_[3] ),
        .I1(\loc_counter_data_reg_reg_n_0_[0] ),
        .I2(\loc_counter_data_reg_reg_n_0_[1] ),
        .I3(\loc_counter_data_reg_reg_n_0_[2] ),
        .I4(\loc_counter_data_reg_reg_n_0_[4] ),
        .I5(\scle_size_reg_reg[4] ),
        .O(\loc_counter_data_reg[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_data_reg[4]_i_3 
       (.I0(loc_axis_register_inst_n_5),
        .I1(Q[0]),
        .O(\scle_size_reg_reg[4] ));
  FDRE \loc_counter_data_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[0]_i_1_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[0] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[1]_i_1_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[1] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[2]_i_1_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[2] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[3]_i_1_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[4]_i_2_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \loc_fsm_state_next_reg[0] 
       (.CLR(fsm_rst),
        .D(\loc_fsm_state_next_reg[0]_i_1_n_0 ),
        .G(\loc_fsm_state_next_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(Q[0]));
  LUT6 #(
    .INIT(64'h2222222222222232)) 
    \loc_fsm_state_next_reg[0]_i_1 
       (.I0(loc_fsm_state[0]),
        .I1(loc_fsm_state[1]),
        .I2(\loc_fsm_state_reg[0]_0 [0]),
        .I3(\loc_fsm_state_reg[0]_0 [1]),
        .I4(\loc_fsm_state_reg[0]_0 [2]),
        .I5(\loc_fsm_state_next_reg[0]_i_2__0_n_0 ),
        .O(\loc_fsm_state_next_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \loc_fsm_state_next_reg[0]_i_2__0 
       (.I0(temp_m_axis_tlast_reg_reg[5]),
        .I1(temp_m_axis_tlast_reg_reg[3]),
        .I2(temp_m_axis_tlast_reg_reg[0]),
        .I3(temp_m_axis_tlast_reg_reg[4]),
        .I4(temp_m_axis_tlast_reg_reg[1]),
        .I5(temp_m_axis_tlast_reg_reg[2]),
        .O(\loc_fsm_state_next_reg[0]_i_2__0_n_0 ));
  LDCP \loc_fsm_state_next_reg[1] 
       (.CLR(fsm_rst),
        .D(\loc_fsm_state_next_reg[1]_i_1_n_0 ),
        .G(\loc_fsm_state_next_reg[1]_i_2_n_0 ),
        .PRE(1'b0),
        .Q(Q[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA2AA)) 
    \loc_fsm_state_next_reg[1]_i_1 
       (.I0(\loc_fsm_state_next_reg[1]_i_3_n_0 ),
        .I1(loc_fsm_state[1]),
        .I2(loc_fsm_state[0]),
        .I3(\loc_fsm_state_reg[0]_0 [2]),
        .I4(\loc_fsm_state_reg[0]_0 [1]),
        .I5(\loc_fsm_state_reg[0]_0 [0]),
        .O(\loc_fsm_state_next_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \loc_fsm_state_next_reg[1]_i_2 
       (.I0(\loc_fsm_state_reg[0]_0 [2]),
        .I1(\loc_fsm_state_reg[0]_0 [0]),
        .I2(\loc_fsm_state_reg[0]_0 [1]),
        .I3(loc_fsm_state[0]),
        .I4(loc_fsm_state[1]),
        .O(\loc_fsm_state_next_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111FFFF111111F1)) 
    \loc_fsm_state_next_reg[1]_i_3 
       (.I0(\loc_counter_addr_reg[4]_i_2_n_0 ),
        .I1(addr_inter_counter_reg),
        .I2(\loc_fsm_state_next_reg[0]_i_2__0_n_0 ),
        .I3(\loc_fsm_state_next_reg[1]_i_1_0 ),
        .I4(loc_fsm_state[0]),
        .I5(loc_fsm_state[1]),
        .O(\loc_fsm_state_next_reg[1]_i_3_n_0 ));
  FDRE \loc_fsm_state_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(loc_fsm_state[0]),
        .R(fsm_rst));
  FDRE \loc_fsm_state_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(loc_fsm_state[1]),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "MCULocalAxilFSM" *) 
module design_1_KanLayerInst_0_0_MCULocalAxilFSM__parameterized0
   (s_axis_tready_reg_reg,
    CO,
    temp_m_axis_tvalid_reg_1,
    mem_read_data_valid_reg_reg,
    s_axi_rvalid_reg_reg,
    \data_inter_counter_reg_reg[0]_0 ,
    error_reg_reg_0,
    m_axis_tvalid_reg_reg,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    Q,
    \grid_size_reg_reg[5] ,
    \wr_ptr_reg_reg[1] ,
    \rd_ptr_reg_reg[1] ,
    s_axil_b_rvalid_reg_reg,
    E,
    s_axis_tready_reg_reg_0,
    D,
    \grid_size_reg_reg[4] ,
    AS,
    ADDRARDADDR,
    s_axil_scle_aclk,
    fsm_rst,
    temp_m_axis_tvalid_reg_reg,
    mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    \data_inter_counter_reg_reg[0]_1 ,
    error_reg_reg_1,
    m_axis_tvalid_reg_reg_0,
    int_ram_grid_b_axil_arready,
    int_ram_grid_b_axil_rvalid,
    s_axil_b_rvalid_reg,
    \intra_counter_reg_reg[8]_0 ,
    temp_m_axis_tlast_reg_reg,
    \loc_fsm_state_reg[0]_0 ,
    \loc_fsm_state_next_reg[1]_i_1__0_0 ,
    \glo_fsm_state_reg[2] ,
    error_reg,
    forward_reg_next_carry_i_1,
    \mem_read_data_reg_reg[13] );
  output s_axis_tready_reg_reg;
  output [0:0]CO;
  output temp_m_axis_tvalid_reg_1;
  output mem_read_data_valid_reg_reg;
  output s_axi_rvalid_reg_reg;
  output \data_inter_counter_reg_reg[0]_0 ;
  output error_reg_reg_0;
  output m_axis_tvalid_reg_reg;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output [1:0]Q;
  output \grid_size_reg_reg[5] ;
  output [1:0]\wr_ptr_reg_reg[1] ;
  output [1:0]\rd_ptr_reg_reg[1] ;
  output s_axil_b_rvalid_reg_reg;
  output [0:0]E;
  output [0:0]s_axis_tready_reg_reg_0;
  output [4:0]D;
  output \grid_size_reg_reg[4] ;
  output [0:0]AS;
  output [2:0]ADDRARDADDR;
  input s_axil_scle_aclk;
  input fsm_rst;
  input temp_m_axis_tvalid_reg_reg;
  input mem_read_data_valid_reg_reg_0;
  input s_axi_rvalid_reg_reg_0;
  input \data_inter_counter_reg_reg[0]_1 ;
  input error_reg_reg_1;
  input m_axis_tvalid_reg_reg_0;
  input int_ram_grid_b_axil_arready;
  input int_ram_grid_b_axil_rvalid;
  input s_axil_b_rvalid_reg;
  input \intra_counter_reg_reg[8]_0 ;
  input [5:0]temp_m_axis_tlast_reg_reg;
  input [2:0]\loc_fsm_state_reg[0]_0 ;
  input \loc_fsm_state_next_reg[1]_i_1__0_0 ;
  input \glo_fsm_state_reg[2] ;
  input error_reg;
  input [8:0]forward_reg_next_carry_i_1;
  input [3:0]\mem_read_data_reg_reg[13] ;

  wire [2:0]ADDRARDADDR;
  wire [0:0]AS;
  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \addr_inter_counter_reg[0]_i_1__0_n_0 ;
  wire \addr_inter_counter_reg_reg_n_0_[0] ;
  wire axil_fifo_rd_inst_n_10;
  wire axil_fifo_rd_inst_n_11;
  wire axil_fifo_rd_inst_n_12;
  wire axil_fifo_rd_inst_n_13;
  wire axil_fifo_rd_inst_n_4;
  wire \data_inter_counter_reg_reg[0]_0 ;
  wire \data_inter_counter_reg_reg[0]_1 ;
  wire error_reg;
  wire error_reg_reg_0;
  wire error_reg_reg_1;
  wire [8:0]forward_reg_next_carry_i_1;
  wire forward_reg_next_carry_n_2;
  wire forward_reg_next_carry_n_3;
  wire fsm_rst;
  wire \glo_fsm_state_reg[2] ;
  wire \grid_size_reg_reg[4] ;
  wire \grid_size_reg_reg[5] ;
  wire [3:1]int_ram_grid_b_axil_araddr;
  wire int_ram_grid_b_axil_arready;
  wire int_ram_grid_b_axil_rvalid;
  wire \intra_counter_reg[0]_i_1__1_n_0 ;
  wire \intra_counter_reg[1]_i_1_n_0 ;
  wire \intra_counter_reg[2]_i_1_n_0 ;
  wire \intra_counter_reg[6]_i_1_n_0 ;
  wire \intra_counter_reg[7]_i_1_n_0 ;
  wire \intra_counter_reg[8]_i_2_n_0 ;
  wire [8:0]intra_counter_reg_reg;
  wire \intra_counter_reg_reg[8]_0 ;
  wire loc_axis_register_inst_n_12;
  wire loc_axis_register_inst_n_13;
  wire loc_axis_register_inst_n_14;
  wire loc_axis_register_inst_n_15;
  wire loc_axis_register_inst_n_16;
  wire loc_axis_register_inst_n_17;
  wire loc_axis_register_inst_n_18;
  wire loc_axis_register_inst_n_4;
  wire loc_axis_register_inst_n_5;
  wire \loc_counter_addr_reg[0]_i_1__1_n_0 ;
  wire \loc_counter_addr_reg[0]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg[1]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[1]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg[2]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[3]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_1__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_2__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_3__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_4_n_0 ;
  wire \loc_counter_addr_reg[4]_i_5__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_6__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_7__0_n_0 ;
  wire \loc_counter_addr_reg[4]_i_8__0_n_0 ;
  wire \loc_counter_addr_reg_reg_n_0_[3] ;
  wire \loc_counter_addr_reg_reg_n_0_[4] ;
  wire \loc_counter_data_reg[0]_i_1__0_n_0 ;
  wire \loc_counter_data_reg[1]_i_1__0_n_0 ;
  wire \loc_counter_data_reg[2]_i_1__0_n_0 ;
  wire \loc_counter_data_reg[3]_i_1__0_n_0 ;
  wire \loc_counter_data_reg[4]_i_2__0_n_0 ;
  wire \loc_counter_data_reg_reg_n_0_[0] ;
  wire \loc_counter_data_reg_reg_n_0_[1] ;
  wire \loc_counter_data_reg_reg_n_0_[2] ;
  wire \loc_counter_data_reg_reg_n_0_[3] ;
  wire \loc_counter_data_reg_reg_n_0_[4] ;
  wire [1:0]loc_fsm_state;
  wire \loc_fsm_state_next_reg[0]_i_1__0_n_0 ;
  wire \loc_fsm_state_next_reg[1]_i_1__0_0 ;
  wire \loc_fsm_state_next_reg[1]_i_1__0_n_0 ;
  wire \loc_fsm_state_next_reg[1]_i_2__0_n_0 ;
  wire \loc_fsm_state_next_reg[1]_i_3__0_n_0 ;
  wire [2:0]\loc_fsm_state_reg[0]_0 ;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire [3:0]\mem_read_data_reg_reg[13] ;
  wire mem_read_data_valid_reg_reg;
  wire mem_read_data_valid_reg_reg_0;
  wire [1:0]\rd_ptr_reg_reg[1] ;
  wire s_axi_rvalid_reg_reg;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_scle_aclk;
  wire s_axis_tready_reg_reg;
  wire [0:0]s_axis_tready_reg_reg_0;
  wire [5:0]temp_m_axis_tlast_reg_reg;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_reg;
  wire [1:0]\wr_ptr_reg_reg[1] ;
  wire [3:3]NLW_forward_reg_next_carry_CO_UNCONNECTED;
  wire [3:0]NLW_forward_reg_next_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0060)) 
    \addr_inter_counter_reg[0]_i_1__0 
       (.I0(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .I1(\addr_inter_counter_reg_reg_n_0_[0] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\addr_inter_counter_reg[0]_i_1__0_n_0 ));
  FDRE \addr_inter_counter_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\addr_inter_counter_reg[0]_i_1__0_n_0 ),
        .Q(\addr_inter_counter_reg_reg_n_0_[0] ),
        .R(fsm_rst));
  design_1_KanLayerInst_0_0_axil_fifo_rd_3 axil_fifo_rd_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .E(axil_fifo_rd_inst_n_4),
        .Q(loc_fsm_state),
        .fsm_rst(fsm_rst),
        .int_ram_grid_b_axil_arready(int_ram_grid_b_axil_arready),
        .int_ram_grid_b_axil_rvalid(int_ram_grid_b_axil_rvalid),
        .\loc_counter_data_reg_reg[4] (s_axis_tready_reg_reg),
        .\loc_counter_data_reg_reg[4]_0 (Q[0]),
        .\mem_read_data_reg_reg[13] (\mem_read_data_reg_reg[13] ),
        .mem_read_data_valid_reg_reg(mem_read_data_valid_reg_reg),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_reg_0),
        .ram_reg(int_ram_grid_b_axil_araddr),
        .\rd_ptr_reg_reg[1] (\rd_ptr_reg_reg[1] ),
        .\s_axi_r_reg_reg[15] ({axil_fifo_rd_inst_n_10,axil_fifo_rd_inst_n_11,axil_fifo_rd_inst_n_12,axil_fifo_rd_inst_n_13}),
        .\s_axi_r_reg_reg[15]_0 (s_axis_tready_reg_reg_0),
        .s_axi_rvalid_reg_reg(s_axi_rvalid_reg_reg),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_rvalid_pipe_reg_reg(s_axil_b_rvalid_pipe_reg_reg),
        .s_axil_b_rvalid_reg(s_axil_b_rvalid_reg),
        .s_axil_b_rvalid_reg_reg(s_axil_b_rvalid_reg_reg),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .\wr_ptr_reg_reg[1] (\wr_ptr_reg_reg[1] ));
  FDRE \data_inter_counter_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\data_inter_counter_reg_reg[0]_1 ),
        .Q(\data_inter_counter_reg_reg[0]_0 ),
        .R(fsm_rst));
  FDRE error_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(error_reg_reg_1),
        .Q(error_reg_reg_0),
        .R(1'b0));
  CARRY4 forward_reg_next_carry
       (.CI(1'b0),
        .CO({NLW_forward_reg_next_carry_CO_UNCONNECTED[3],CO,forward_reg_next_carry_n_2,forward_reg_next_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_forward_reg_next_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,loc_axis_register_inst_n_12,loc_axis_register_inst_n_13,loc_axis_register_inst_n_14}));
  LUT3 #(
    .INIT(8'hFE)) 
    \glo_fsm_state_next_reg[2]_i_3 
       (.I0(error_reg_reg_0),
        .I1(\glo_fsm_state_reg[2] ),
        .I2(error_reg),
        .O(AS));
  LUT1 #(
    .INIT(2'h1)) 
    \intra_counter_reg[0]_i_1__1 
       (.I0(intra_counter_reg_reg[0]),
        .O(\intra_counter_reg[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \intra_counter_reg[1]_i_1 
       (.I0(intra_counter_reg_reg[0]),
        .I1(intra_counter_reg_reg[1]),
        .O(\intra_counter_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \intra_counter_reg[2]_i_1 
       (.I0(intra_counter_reg_reg[2]),
        .I1(intra_counter_reg_reg[1]),
        .I2(intra_counter_reg_reg[0]),
        .O(\intra_counter_reg[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \intra_counter_reg[6]_i_1 
       (.I0(intra_counter_reg_reg[6]),
        .I1(loc_axis_register_inst_n_18),
        .O(\intra_counter_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \intra_counter_reg[7]_i_1 
       (.I0(intra_counter_reg_reg[7]),
        .I1(loc_axis_register_inst_n_18),
        .I2(intra_counter_reg_reg[6]),
        .O(\intra_counter_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \intra_counter_reg[8]_i_2 
       (.I0(intra_counter_reg_reg[8]),
        .I1(intra_counter_reg_reg[6]),
        .I2(loc_axis_register_inst_n_18),
        .I3(intra_counter_reg_reg[7]),
        .O(\intra_counter_reg[8]_i_2_n_0 ));
  FDRE \intra_counter_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\intra_counter_reg[0]_i_1__1_n_0 ),
        .Q(intra_counter_reg_reg[0]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\intra_counter_reg[1]_i_1_n_0 ),
        .Q(intra_counter_reg_reg[1]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\intra_counter_reg[2]_i_1_n_0 ),
        .Q(intra_counter_reg_reg[2]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(loc_axis_register_inst_n_17),
        .Q(intra_counter_reg_reg[3]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(loc_axis_register_inst_n_16),
        .Q(intra_counter_reg_reg[4]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[5] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(loc_axis_register_inst_n_15),
        .Q(intra_counter_reg_reg[5]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[6] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\intra_counter_reg[6]_i_1_n_0 ),
        .Q(intra_counter_reg_reg[6]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[7] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\intra_counter_reg[7]_i_1_n_0 ),
        .Q(intra_counter_reg_reg[7]),
        .R(loc_axis_register_inst_n_4));
  FDRE \intra_counter_reg_reg[8] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\intra_counter_reg[8]_i_2_n_0 ),
        .Q(intra_counter_reg_reg[8]),
        .R(loc_axis_register_inst_n_4));
  design_1_KanLayerInst_0_0_axis_register_4 loc_axis_register_inst
       (.CO(CO),
        .D({axil_fifo_rd_inst_n_10,axil_fifo_rd_inst_n_11,axil_fifo_rd_inst_n_12,axil_fifo_rd_inst_n_13}),
        .E(E),
        .Q({\loc_counter_data_reg_reg_n_0_[4] ,\loc_counter_data_reg_reg_n_0_[3] ,\loc_counter_data_reg_reg_n_0_[2] ,\loc_counter_data_reg_reg_n_0_[1] ,\loc_counter_data_reg_reg_n_0_[0] }),
        .S({loc_axis_register_inst_n_12,loc_axis_register_inst_n_13,loc_axis_register_inst_n_14}),
        .SR(loc_axis_register_inst_n_4),
        .forward_reg_next_carry_i_1_0(forward_reg_next_carry_i_1),
        .forward_reg_next_carry_i_1_1(intra_counter_reg_reg),
        .fsm_rst(fsm_rst),
        .\grid_size_reg_reg[5] (loc_axis_register_inst_n_5),
        .\intra_counter_reg_reg[5] ({loc_axis_register_inst_n_15,loc_axis_register_inst_n_16,loc_axis_register_inst_n_17}),
        .\intra_counter_reg_reg[5]_0 (loc_axis_register_inst_n_18),
        .\intra_counter_reg_reg[8] (\intra_counter_reg_reg[8]_0 ),
        .m_axis_tlast_reg_reg_0(D),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_2(s_axi_rvalid_reg_reg),
        .temp_m_axis_tlast_reg_reg_0(\data_inter_counter_reg_reg[0]_0 ),
        .temp_m_axis_tlast_reg_reg_1(temp_m_axis_tlast_reg_reg),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_1),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  LUT5 #(
    .INIT(32'h00004144)) 
    \loc_counter_addr_reg[0]_i_1__1 
       (.I0(\loc_counter_addr_reg[4]_i_2__0_n_0 ),
        .I1(int_ram_grid_b_axil_araddr[1]),
        .I2(\loc_counter_addr_reg[0]_i_2__0_n_0 ),
        .I3(int_ram_grid_b_axil_arready),
        .I4(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .O(\loc_counter_addr_reg[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_addr_reg[0]_i_2__0 
       (.I0(loc_fsm_state[1]),
        .I1(loc_fsm_state[0]),
        .O(\loc_counter_addr_reg[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \loc_counter_addr_reg[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\loc_counter_addr_reg[1]_i_2__0_n_0 ),
        .I3(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .O(\loc_counter_addr_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \loc_counter_addr_reg[1]_i_2__0 
       (.I0(int_ram_grid_b_axil_araddr[2]),
        .I1(int_ram_grid_b_axil_arready),
        .I2(loc_fsm_state[1]),
        .I3(loc_fsm_state[0]),
        .I4(fsm_rst),
        .I5(int_ram_grid_b_axil_araddr[1]),
        .O(\loc_counter_addr_reg[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h00000440)) 
    \loc_counter_addr_reg[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(int_ram_grid_b_axil_araddr[3]),
        .I3(\loc_counter_addr_reg[4]_i_3__0_n_0 ),
        .I4(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .O(\loc_counter_addr_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004404040)) 
    \loc_counter_addr_reg[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I3(\loc_counter_addr_reg[4]_i_3__0_n_0 ),
        .I4(int_ram_grid_b_axil_araddr[3]),
        .I5(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .O(\loc_counter_addr_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000014444444)) 
    \loc_counter_addr_reg[4]_i_1__0 
       (.I0(\loc_counter_addr_reg[4]_i_2__0_n_0 ),
        .I1(\loc_counter_addr_reg_reg_n_0_[4] ),
        .I2(int_ram_grid_b_axil_araddr[3]),
        .I3(\loc_counter_addr_reg[4]_i_3__0_n_0 ),
        .I4(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I5(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .O(\loc_counter_addr_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_addr_reg[4]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\loc_counter_addr_reg[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \loc_counter_addr_reg[4]_i_3__0 
       (.I0(int_ram_grid_b_axil_araddr[2]),
        .I1(int_ram_grid_b_axil_arready),
        .I2(loc_fsm_state[1]),
        .I3(loc_fsm_state[0]),
        .I4(fsm_rst),
        .I5(int_ram_grid_b_axil_araddr[1]),
        .O(\loc_counter_addr_reg[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000008888222)) 
    \loc_counter_addr_reg[4]_i_4 
       (.I0(\loc_counter_addr_reg[4]_i_5__0_n_0 ),
        .I1(temp_m_axis_tlast_reg_reg[4]),
        .I2(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I3(\loc_counter_addr_reg[4]_i_6__0_n_0 ),
        .I4(\loc_counter_addr_reg_reg_n_0_[4] ),
        .I5(temp_m_axis_tlast_reg_reg[5]),
        .O(\loc_counter_addr_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0140401010040401)) 
    \loc_counter_addr_reg[4]_i_5__0 
       (.I0(\loc_counter_addr_reg[4]_i_7__0_n_0 ),
        .I1(temp_m_axis_tlast_reg_reg[2]),
        .I2(\loc_counter_addr_reg_reg_n_0_[3] ),
        .I3(\loc_counter_addr_reg[4]_i_3__0_n_0 ),
        .I4(int_ram_grid_b_axil_araddr[3]),
        .I5(temp_m_axis_tlast_reg_reg[3]),
        .O(\loc_counter_addr_reg[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \loc_counter_addr_reg[4]_i_6__0 
       (.I0(int_ram_grid_b_axil_araddr[3]),
        .I1(int_ram_grid_b_axil_araddr[1]),
        .I2(fsm_rst),
        .I3(\loc_counter_addr_reg[0]_i_2__0_n_0 ),
        .I4(int_ram_grid_b_axil_arready),
        .I5(int_ram_grid_b_axil_araddr[2]),
        .O(\loc_counter_addr_reg[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEDFDFEFEFFDFDFE)) 
    \loc_counter_addr_reg[4]_i_7__0 
       (.I0(temp_m_axis_tlast_reg_reg[0]),
        .I1(\loc_counter_addr_reg[0]_i_2__0_n_0 ),
        .I2(int_ram_grid_b_axil_araddr[2]),
        .I3(\loc_counter_addr_reg[4]_i_8__0_n_0 ),
        .I4(int_ram_grid_b_axil_araddr[1]),
        .I5(temp_m_axis_tlast_reg_reg[1]),
        .O(\loc_counter_addr_reg[4]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \loc_counter_addr_reg[4]_i_8__0 
       (.I0(int_ram_grid_b_axil_arready),
        .I1(loc_fsm_state[1]),
        .I2(loc_fsm_state[0]),
        .I3(fsm_rst),
        .O(\loc_counter_addr_reg[4]_i_8__0_n_0 ));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[0]_i_1__1_n_0 ),
        .Q(int_ram_grid_b_axil_araddr[1]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[1]_i_1__0_n_0 ),
        .Q(int_ram_grid_b_axil_araddr[2]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[2]_i_1__0_n_0 ),
        .Q(int_ram_grid_b_axil_araddr[3]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[3]_i_1__0_n_0 ),
        .Q(\loc_counter_addr_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\loc_counter_addr_reg[4]_i_1__0_n_0 ),
        .Q(\loc_counter_addr_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \loc_counter_data_reg[0]_i_1__0 
       (.I0(\loc_counter_data_reg_reg_n_0_[0] ),
        .I1(\grid_size_reg_reg[5] ),
        .O(\loc_counter_data_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \loc_counter_data_reg[1]_i_1__0 
       (.I0(\loc_counter_data_reg_reg_n_0_[1] ),
        .I1(\loc_counter_data_reg_reg_n_0_[0] ),
        .I2(\grid_size_reg_reg[5] ),
        .O(\loc_counter_data_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \loc_counter_data_reg[2]_i_1__0 
       (.I0(\loc_counter_data_reg_reg_n_0_[0] ),
        .I1(\loc_counter_data_reg_reg_n_0_[1] ),
        .I2(\loc_counter_data_reg_reg_n_0_[2] ),
        .I3(\grid_size_reg_reg[5] ),
        .O(\loc_counter_data_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \loc_counter_data_reg[3]_i_1__0 
       (.I0(\loc_counter_data_reg_reg_n_0_[2] ),
        .I1(\loc_counter_data_reg_reg_n_0_[1] ),
        .I2(\loc_counter_data_reg_reg_n_0_[0] ),
        .I3(\loc_counter_data_reg_reg_n_0_[3] ),
        .I4(\grid_size_reg_reg[5] ),
        .O(\loc_counter_data_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \loc_counter_data_reg[4]_i_2__0 
       (.I0(\loc_counter_data_reg_reg_n_0_[3] ),
        .I1(\loc_counter_data_reg_reg_n_0_[0] ),
        .I2(\loc_counter_data_reg_reg_n_0_[1] ),
        .I3(\loc_counter_data_reg_reg_n_0_[2] ),
        .I4(\loc_counter_data_reg_reg_n_0_[4] ),
        .I5(\grid_size_reg_reg[5] ),
        .O(\loc_counter_data_reg[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \loc_counter_data_reg[4]_i_3__0 
       (.I0(loc_axis_register_inst_n_5),
        .I1(Q[0]),
        .O(\grid_size_reg_reg[5] ));
  FDRE \loc_counter_data_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[0]_i_1__0_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[0] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[1]_i_1__0_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[1] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[2] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[2]_i_1__0_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[2] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[3] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[3]_i_1__0_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  FDRE \loc_counter_data_reg_reg[4] 
       (.C(s_axil_scle_aclk),
        .CE(axil_fifo_rd_inst_n_4),
        .D(\loc_counter_data_reg[4]_i_2__0_n_0 ),
        .Q(\loc_counter_data_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \loc_fsm_state_next_reg[0] 
       (.CLR(fsm_rst),
        .D(\loc_fsm_state_next_reg[0]_i_1__0_n_0 ),
        .G(\loc_fsm_state_next_reg[1]_i_2__0_n_0 ),
        .GE(1'b1),
        .Q(Q[0]));
  LUT6 #(
    .INIT(64'h2222222222222232)) 
    \loc_fsm_state_next_reg[0]_i_1__0 
       (.I0(loc_fsm_state[0]),
        .I1(loc_fsm_state[1]),
        .I2(\loc_fsm_state_reg[0]_0 [0]),
        .I3(\loc_fsm_state_reg[0]_0 [1]),
        .I4(\loc_fsm_state_reg[0]_0 [2]),
        .I5(\grid_size_reg_reg[4] ),
        .O(\loc_fsm_state_next_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \loc_fsm_state_next_reg[0]_i_2 
       (.I0(temp_m_axis_tlast_reg_reg[4]),
        .I1(temp_m_axis_tlast_reg_reg[5]),
        .I2(temp_m_axis_tlast_reg_reg[0]),
        .I3(temp_m_axis_tlast_reg_reg[1]),
        .I4(temp_m_axis_tlast_reg_reg[2]),
        .I5(temp_m_axis_tlast_reg_reg[3]),
        .O(\grid_size_reg_reg[4] ));
  LDCP \loc_fsm_state_next_reg[1] 
       (.CLR(fsm_rst),
        .D(\loc_fsm_state_next_reg[1]_i_1__0_n_0 ),
        .G(\loc_fsm_state_next_reg[1]_i_2__0_n_0 ),
        .PRE(1'b0),
        .Q(Q[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA2AA)) 
    \loc_fsm_state_next_reg[1]_i_1__0 
       (.I0(\loc_fsm_state_next_reg[1]_i_3__0_n_0 ),
        .I1(loc_fsm_state[1]),
        .I2(loc_fsm_state[0]),
        .I3(\loc_fsm_state_reg[0]_0 [2]),
        .I4(\loc_fsm_state_reg[0]_0 [1]),
        .I5(\loc_fsm_state_reg[0]_0 [0]),
        .O(\loc_fsm_state_next_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \loc_fsm_state_next_reg[1]_i_2__0 
       (.I0(\loc_fsm_state_reg[0]_0 [2]),
        .I1(\loc_fsm_state_reg[0]_0 [0]),
        .I2(\loc_fsm_state_reg[0]_0 [1]),
        .I3(loc_fsm_state[0]),
        .I4(loc_fsm_state[1]),
        .O(\loc_fsm_state_next_reg[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h4444FFFF444444F4)) 
    \loc_fsm_state_next_reg[1]_i_3__0 
       (.I0(\addr_inter_counter_reg_reg_n_0_[0] ),
        .I1(\loc_counter_addr_reg[4]_i_4_n_0 ),
        .I2(\grid_size_reg_reg[4] ),
        .I3(\loc_fsm_state_next_reg[1]_i_1__0_0 ),
        .I4(loc_fsm_state[0]),
        .I5(loc_fsm_state[1]),
        .O(\loc_fsm_state_next_reg[1]_i_3__0_n_0 ));
  FDRE \loc_fsm_state_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(loc_fsm_state[0]),
        .R(fsm_rst));
  FDRE \loc_fsm_state_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(loc_fsm_state[1]),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "MCULocalBramFSM" *) 
module design_1_KanLayerInst_0_0_MCULocalBramFSM
   (error_reg_reg_0,
    E,
    temp_m_axis_tvalid_reg_4,
    s_axis_tready_reg_reg,
    \intra_counter_reg_reg[0]_0 ,
    m_axis_tvalid_reg_reg,
    \loc_counter_addr_reg_reg[7]_0 ,
    enb,
    intra_counter_reg0,
    \glo_fsm_state_reg[2] ,
    m_axis_tlast_reg_reg,
    rst0,
    bram00_ctrl_data_clk,
    fsm_rst,
    temp_m_axis_tvalid_reg_reg,
    s_axis_tready_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    Q,
    \intra_counter_reg_reg[0]_1 ,
    \loc_counter_addr_reg_reg[0]_0 ,
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 ,
    D,
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ,
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1 );
  output error_reg_reg_0;
  output [0:0]E;
  output temp_m_axis_tvalid_reg_4;
  output s_axis_tready_reg_reg;
  output \intra_counter_reg_reg[0]_0 ;
  output m_axis_tvalid_reg_reg;
  output [7:0]\loc_counter_addr_reg_reg[7]_0 ;
  output [0:0]enb;
  output intra_counter_reg0;
  output \glo_fsm_state_reg[2] ;
  output [4:0]m_axis_tlast_reg_reg;
  output rst0;
  input bram00_ctrl_data_clk;
  input fsm_rst;
  input temp_m_axis_tvalid_reg_reg;
  input s_axis_tready_reg_reg_0;
  input m_axis_tvalid_reg_reg_0;
  input [2:0]Q;
  input \intra_counter_reg_reg[0]_1 ;
  input \loc_counter_addr_reg_reg[0]_0 ;
  input [8:0]\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 ;
  input [3:0]D;
  input [5:0]\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ;
  input \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_10_n_0 ;
  wire [5:0]\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[0]_i_9_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_1_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ;
  wire [8:0]\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ;
  wire \FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0 ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[0] ;
  wire \FSM_sequential_loc_fsm_state_reg_n_0_[1] ;
  wire [2:0]Q;
  wire bram00_ctrl_data_clk;
  wire bram_en_reg;
  wire bram_en_reg_reg_n_0;
  wire [0:0]enb;
  wire error_reg;
  wire error_reg_reg_0;
  wire fsm_rst;
  wire get_next_iter0_carry_i_1_n_0;
  wire get_next_iter0_carry_i_2_n_0;
  wire get_next_iter0_carry_i_3_n_0;
  wire get_next_iter0_carry_i_4_n_0;
  wire get_next_iter0_carry_i_5_n_0;
  wire get_next_iter0_carry_i_6_n_0;
  wire get_next_iter0_carry_i_7_n_0;
  wire get_next_iter0_carry_n_1;
  wire get_next_iter0_carry_n_2;
  wire get_next_iter0_carry_n_3;
  wire \glo_fsm_state_reg[2] ;
  wire [5:0]inter_counter_reg;
  wire \inter_counter_reg[3]_i_2_n_0 ;
  wire \inter_counter_reg[5]_i_2_n_0 ;
  wire \inter_counter_reg_reg_n_0_[0] ;
  wire \inter_counter_reg_reg_n_0_[1] ;
  wire \inter_counter_reg_reg_n_0_[2] ;
  wire \inter_counter_reg_reg_n_0_[3] ;
  wire \inter_counter_reg_reg_n_0_[4] ;
  wire \inter_counter_reg_reg_n_0_[5] ;
  wire intra_counter_reg0;
  wire \intra_counter_reg_reg[0]_0 ;
  wire \intra_counter_reg_reg[0]_1 ;
  wire [7:0]loc_counter_addr_reg;
  wire \loc_counter_addr_reg[3]_i_2_n_0 ;
  wire \loc_counter_addr_reg[5]_i_2_n_0 ;
  wire \loc_counter_addr_reg[7]_i_3_n_0 ;
  wire \loc_counter_addr_reg[7]_i_4_n_0 ;
  wire loc_counter_addr_reg_0;
  wire \loc_counter_addr_reg_reg[0]_0 ;
  wire [7:0]\loc_counter_addr_reg_reg[7]_0 ;
  wire [1:0]loc_fsm_state_next;
  wire [0:0]loc_fsm_state_next__0;
  wire [4:0]m_axis_tlast_reg_reg;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire out_axis_register_inst_n_4;
  wire rst0;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire temp_m_axis_tvalid_reg_4;
  wire temp_m_axis_tvalid_reg_reg;
  wire [3:3]NLW_get_next_iter0_carry_CO_UNCONNECTED;
  wire [3:0]NLW_get_next_iter0_carry_O_UNCONNECTED;

  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[0] 
       (.CLR(fsm_rst),
        .D(loc_fsm_state_next__0),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[0]));
  LUT6 #(
    .INIT(64'h3333777700004447)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_1 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ),
        .I3(\glo_fsm_state_reg[2] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0 ),
        .O(loc_fsm_state_next__0));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_10 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(fsm_rst),
        .I2(get_next_iter0_carry_n_1),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\glo_fsm_state_reg[2] ));
  LUT6 #(
    .INIT(64'h0006000000000006)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_4 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0 ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 [5]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0 ),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0 ),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 [4]),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0 ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h95555555)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_5 
       (.I0(\inter_counter_reg_reg_n_0_[5] ),
        .I1(\inter_counter_reg_reg_n_0_[3] ),
        .I2(\inter_counter_reg[5]_i_2_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[2] ),
        .I4(\inter_counter_reg_reg_n_0_[4] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h955555556AAAAAAA)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_6 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 [3]),
        .I1(\inter_counter_reg_reg_n_0_[2] ),
        .I2(\inter_counter_reg_reg_n_0_[0] ),
        .I3(\inter_counter_reg[3]_i_2_n_0 ),
        .I4(\inter_counter_reg_reg_n_0_[1] ),
        .I5(\inter_counter_reg_reg_n_0_[3] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9F6FFF6FFFFF6)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_7 
       (.I0(\inter_counter_reg_reg_n_0_[2] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[0]_i_9_n_0 ),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_10_n_0 ),
        .I5(\inter_counter_reg_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_8 
       (.I0(\inter_counter_reg_reg_n_0_[4] ),
        .I1(\inter_counter_reg_reg_n_0_[2] ),
        .I2(\inter_counter_reg_reg_n_0_[0] ),
        .I3(\inter_counter_reg[3]_i_2_n_0 ),
        .I4(\inter_counter_reg_reg_n_0_[1] ),
        .I5(\inter_counter_reg_reg_n_0_[3] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h5F6FFFFFAF9FFFFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[0]_i_9 
       (.I0(\inter_counter_reg_reg_n_0_[0] ),
        .I1(fsm_rst),
        .I2(get_next_iter0_carry_n_1),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 [0]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[0]_i_9_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_loc_fsm_state_next_reg[1] 
       (.CLR(fsm_rst),
        .D(\FSM_sequential_loc_fsm_state_next_reg[1]_i_1_n_0 ),
        .G(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ),
        .GE(1'b1),
        .Q(loc_fsm_state_next[1]));
  LUT6 #(
    .INIT(64'h5555555500000040)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_1 
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h40FFFFFF)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_3 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [3]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [1]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [4]),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0 ),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1 ),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_loc_fsm_state_next_reg[1]_i_4 
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [5]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [2]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [8]),
        .I3(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [7]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [0]),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [6]),
        .O(\FSM_sequential_loc_fsm_state_next_reg[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[0]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .R(fsm_rst));
  (* FSM_ENCODED_STATES = "LOC_FSM_OPE:10,LOC_FSM_END:11,LOC_FSM_ERR:01,LOC_FSM_STR:00" *) 
  FDRE \FSM_sequential_loc_fsm_state_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(loc_fsm_state_next[1]),
        .Q(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    bram_en_reg_i_1
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(loc_fsm_state_next[1]),
        .I3(loc_fsm_state_next[0]),
        .O(bram_en_reg));
  FDRE bram_en_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(bram_en_reg),
        .Q(bram_en_reg_reg_n_0),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h2)) 
    error_reg_i_1
       (.I0(loc_fsm_state_next[0]),
        .I1(loc_fsm_state_next[1]),
        .O(error_reg));
  FDRE error_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(error_reg),
        .Q(error_reg_reg_0),
        .R(fsm_rst));
  CARRY4 get_next_iter0_carry
       (.CI(1'b0),
        .CO({NLW_get_next_iter0_carry_CO_UNCONNECTED[3],get_next_iter0_carry_n_1,get_next_iter0_carry_n_2,get_next_iter0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_get_next_iter0_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,get_next_iter0_carry_i_1_n_0,get_next_iter0_carry_i_2_n_0,get_next_iter0_carry_i_3_n_0}));
  LUT6 #(
    .INIT(64'h1000000008844221)) 
    get_next_iter0_carry_i_1
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [6]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [7]),
        .I2(\loc_counter_addr_reg_reg[7]_0 [6]),
        .I3(get_next_iter0_carry_i_4_n_0),
        .I4(\loc_counter_addr_reg_reg[7]_0 [7]),
        .I5(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [8]),
        .O(get_next_iter0_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000090060990)) 
    get_next_iter0_carry_i_2
       (.I0(\loc_counter_addr_reg_reg[7]_0 [5]),
        .I1(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [5]),
        .I2(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [4]),
        .I3(get_next_iter0_carry_i_5_n_0),
        .I4(\loc_counter_addr_reg_reg[7]_0 [4]),
        .I5(get_next_iter0_carry_i_6_n_0),
        .O(get_next_iter0_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00000000A6AA5955)) 
    get_next_iter0_carry_i_3
       (.I0(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I2(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I3(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [2]),
        .I5(get_next_iter0_carry_i_7_n_0),
        .O(get_next_iter0_carry_i_3_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    get_next_iter0_carry_i_4
       (.I0(\loc_counter_addr_reg_reg[7]_0 [5]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [4]),
        .I2(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I3(\loc_counter_addr_reg[5]_i_2_n_0 ),
        .I4(\loc_counter_addr_reg_reg[7]_0 [3]),
        .O(get_next_iter0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hF7FFFFFF)) 
    get_next_iter0_carry_i_5
       (.I0(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I2(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I3(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I4(\loc_counter_addr_reg_reg[7]_0 [3]),
        .O(get_next_iter0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h55955555AA6AAAAA)) 
    get_next_iter0_carry_i_6
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [3]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I2(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I3(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I4(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I5(\loc_counter_addr_reg_reg[7]_0 [3]),
        .O(get_next_iter0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h7EB7DBED)) 
    get_next_iter0_carry_i_7
       (.I0(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [0]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I2(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I3(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I4(\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 [1]),
        .O(get_next_iter0_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'hA2AA0800)) 
    \inter_counter_reg[0]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I3(get_next_iter0_carry_n_1),
        .I4(\inter_counter_reg_reg_n_0_[0] ),
        .O(inter_counter_reg[0]));
  LUT6 #(
    .INIT(64'hB0F0F0F040000000)) 
    \inter_counter_reg[1]_i_1 
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(loc_fsm_state_next[1]),
        .I3(\inter_counter_reg_reg_n_0_[0] ),
        .I4(get_next_iter0_carry_n_1),
        .I5(\inter_counter_reg_reg_n_0_[1] ),
        .O(inter_counter_reg[1]));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \inter_counter_reg[2]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[1] ),
        .I2(\inter_counter_reg[3]_i_2_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[0] ),
        .I4(\inter_counter_reg_reg_n_0_[2] ),
        .O(inter_counter_reg[2]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \inter_counter_reg[3]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[2] ),
        .I2(\inter_counter_reg_reg_n_0_[0] ),
        .I3(\inter_counter_reg[3]_i_2_n_0 ),
        .I4(\inter_counter_reg_reg_n_0_[1] ),
        .I5(\inter_counter_reg_reg_n_0_[3] ),
        .O(inter_counter_reg[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \inter_counter_reg[3]_i_2 
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I2(get_next_iter0_carry_n_1),
        .I3(fsm_rst),
        .O(\inter_counter_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \inter_counter_reg[4]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[3] ),
        .I2(\inter_counter_reg[5]_i_2_n_0 ),
        .I3(\inter_counter_reg_reg_n_0_[2] ),
        .I4(\inter_counter_reg_reg_n_0_[4] ),
        .O(inter_counter_reg[4]));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \inter_counter_reg[5]_i_1 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg_reg_n_0_[4] ),
        .I2(\inter_counter_reg_reg_n_0_[2] ),
        .I3(\inter_counter_reg[5]_i_2_n_0 ),
        .I4(\inter_counter_reg_reg_n_0_[3] ),
        .I5(\inter_counter_reg_reg_n_0_[5] ),
        .O(inter_counter_reg[5]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \inter_counter_reg[5]_i_2 
       (.I0(\inter_counter_reg_reg_n_0_[1] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I3(get_next_iter0_carry_n_1),
        .I4(fsm_rst),
        .I5(\inter_counter_reg_reg_n_0_[0] ),
        .O(\inter_counter_reg[5]_i_2_n_0 ));
  FDRE \inter_counter_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(inter_counter_reg[0]),
        .Q(\inter_counter_reg_reg_n_0_[0] ),
        .R(fsm_rst));
  FDRE \inter_counter_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(inter_counter_reg[1]),
        .Q(\inter_counter_reg_reg_n_0_[1] ),
        .R(fsm_rst));
  FDRE \inter_counter_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(inter_counter_reg[2]),
        .Q(\inter_counter_reg_reg_n_0_[2] ),
        .R(fsm_rst));
  FDRE \inter_counter_reg_reg[3] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(inter_counter_reg[3]),
        .Q(\inter_counter_reg_reg_n_0_[3] ),
        .R(fsm_rst));
  FDRE \inter_counter_reg_reg[4] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(inter_counter_reg[4]),
        .Q(\inter_counter_reg_reg_n_0_[4] ),
        .R(fsm_rst));
  FDRE \inter_counter_reg_reg[5] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(inter_counter_reg[5]),
        .Q(\inter_counter_reg_reg_n_0_[5] ),
        .R(fsm_rst));
  FDRE \intra_counter_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(out_axis_register_inst_n_4),
        .Q(\intra_counter_reg_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FF1F00E0)) 
    \loc_counter_addr_reg[0]_i_1 
       (.I0(\loc_counter_addr_reg_reg[0]_0 ),
        .I1(bram_en_reg_reg_n_0),
        .I2(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I4(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I5(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \loc_counter_addr_reg[1]_i_1__1 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I1(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I2(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I3(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[1]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \loc_counter_addr_reg[2]_i_1__1 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I1(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I2(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I3(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I4(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[2]));
  LUT6 #(
    .INIT(64'h00000000F7FF0800)) 
    \loc_counter_addr_reg[3]_i_1__1 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I2(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I3(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I4(\loc_counter_addr_reg_reg[7]_0 [3]),
        .I5(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[3]));
  LUT5 #(
    .INIT(32'hFFFF0EFF)) 
    \loc_counter_addr_reg[3]_i_2 
       (.I0(\intra_counter_reg_reg[0]_1 ),
        .I1(\intra_counter_reg_reg[0]_0 ),
        .I2(bram_en_reg_reg_n_0),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .O(\loc_counter_addr_reg[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \loc_counter_addr_reg[4]_i_1__1 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [3]),
        .I1(\loc_counter_addr_reg[5]_i_2_n_0 ),
        .I2(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I3(\loc_counter_addr_reg_reg[7]_0 [4]),
        .I4(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[4]));
  LUT6 #(
    .INIT(64'h00000000AA6AAAAA)) 
    \loc_counter_addr_reg[5]_i_1 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [5]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [4]),
        .I2(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I3(\loc_counter_addr_reg[5]_i_2_n_0 ),
        .I4(\loc_counter_addr_reg_reg[7]_0 [3]),
        .I5(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[5]));
  LUT6 #(
    .INIT(64'hFFFF57FFFFFFFFFF)) 
    \loc_counter_addr_reg[5]_i_2 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I1(\loc_counter_addr_reg_reg[0]_0 ),
        .I2(bram_en_reg_reg_n_0),
        .I3(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I4(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I5(\loc_counter_addr_reg_reg[7]_0 [1]),
        .O(\loc_counter_addr_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \loc_counter_addr_reg[6]_i_1 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [5]),
        .I1(\loc_counter_addr_reg[7]_i_3_n_0 ),
        .I2(\loc_counter_addr_reg_reg[7]_0 [6]),
        .I3(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \loc_counter_addr_reg[7]_i_1 
       (.I0(loc_fsm_state_next[0]),
        .O(loc_counter_addr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h0000DF20)) 
    \loc_counter_addr_reg[7]_i_2 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [6]),
        .I1(\loc_counter_addr_reg[7]_i_3_n_0 ),
        .I2(\loc_counter_addr_reg_reg[7]_0 [5]),
        .I3(\loc_counter_addr_reg_reg[7]_0 [7]),
        .I4(\loc_counter_addr_reg[7]_i_4_n_0 ),
        .O(loc_counter_addr_reg[7]));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \loc_counter_addr_reg[7]_i_3 
       (.I0(\loc_counter_addr_reg_reg[7]_0 [3]),
        .I1(\loc_counter_addr_reg_reg[7]_0 [1]),
        .I2(\loc_counter_addr_reg[3]_i_2_n_0 ),
        .I3(\loc_counter_addr_reg_reg[7]_0 [0]),
        .I4(\loc_counter_addr_reg_reg[7]_0 [2]),
        .I5(\loc_counter_addr_reg_reg[7]_0 [4]),
        .O(\loc_counter_addr_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hD5D5D5DD)) 
    \loc_counter_addr_reg[7]_i_4 
       (.I0(loc_fsm_state_next[1]),
        .I1(\inter_counter_reg[3]_i_2_n_0 ),
        .I2(bram_en_reg_reg_n_0),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(\intra_counter_reg_reg[0]_1 ),
        .O(\loc_counter_addr_reg[7]_i_4_n_0 ));
  FDRE \loc_counter_addr_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[0]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [0]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[1]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [1]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[2]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [2]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[3] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[3]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [3]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[4] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[4]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [4]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[5] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[5]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [5]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[6] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[6]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [6]),
        .R(fsm_rst));
  FDRE \loc_counter_addr_reg_reg[7] 
       (.C(bram00_ctrl_data_clk),
        .CE(loc_counter_addr_reg_0),
        .D(loc_counter_addr_reg[7]),
        .Q(\loc_counter_addr_reg_reg[7]_0 [7]),
        .R(fsm_rst));
  design_1_KanLayerInst_0_0_axis_register_6 out_axis_register_inst
       (.D(D),
        .E(E),
        .Q({\FSM_sequential_loc_fsm_state_reg_n_0_[1] ,\FSM_sequential_loc_fsm_state_reg_n_0_[0] }),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .fsm_rst(fsm_rst),
        .full_reg_reg(out_axis_register_inst_n_4),
        .intra_counter_reg0(intra_counter_reg0),
        .\intra_counter_reg_reg[0] (\intra_counter_reg_reg[0]_1 ),
        .\intra_counter_reg_reg[0]_0 (\intra_counter_reg_reg[0]_0 ),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .m_axis_tvalid_reg_reg_1(m_axis_tvalid_reg_reg_0),
        .rst0(rst0),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_0),
        .temp_m_axis_tvalid_reg_4(temp_m_axis_tvalid_reg_4),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  LUT5 #(
    .INIT(32'h40404044)) 
    ram_reg_i_2__2
       (.I0(\FSM_sequential_loc_fsm_state_reg_n_0_[0] ),
        .I1(\FSM_sequential_loc_fsm_state_reg_n_0_[1] ),
        .I2(bram_en_reg_reg_n_0),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(\intra_counter_reg_reg[0]_1 ),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "MemoryControlUnit" *) 
module design_1_KanLayerInst_0_0_MemoryControlUnit
   (int_axil_rready,
    int_axil_rready_0,
    empty_reg_reg,
    CO,
    E,
    full_reg,
    temp_m_axis_tvalid_reg,
    mem_read_data_valid_reg,
    int_axil_rvalid,
    intra_counter_reg,
    data_inter_counter_reg,
    full_reg_reg,
    temp_m_axis_tvalid_reg_1,
    mem_read_data_valid_reg_2,
    int_axil_rvalid_3,
    \data_inter_counter_reg_reg[0] ,
    full_reg_reg_0,
    temp_m_axis_tvalid_reg_4,
    s_axis_tready_reg_reg,
    \intra_counter_reg_reg[0] ,
    error_reg,
    error_reg_reg,
    \data_chn_genblock[0].data_fifo_in_axis_tvalid ,
    \scle_share_genblock.scle_fifo_in_axis_tvalid ,
    \grid_share_genblock.grid_fifo_in_axis_tvalid ,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    s_axil_b_arready_reg_reg_0,
    s_axil_b_rvalid_pipe_reg_reg_0,
    Q,
    \scle_size_reg_reg[4]_0 ,
    \wr_ptr_reg_reg[1] ,
    \rd_ptr_reg_reg[1] ,
    fsm_rst_0,
    \grid_size_reg_reg[5]_0 ,
    \wr_ptr_reg_reg[1]_0 ,
    \rd_ptr_reg_reg[1]_0 ,
    operation_error_reg_0,
    s_axil_b_rvalid_reg_reg,
    s_axil_b_rvalid_reg_reg_0,
    samples_in_0,
    empty_reg_reg_0,
    empty_reg,
    s_axis_tready_reg_reg_0,
    s_axis_tready_reg_reg_1,
    full_reg_reg_1,
    \loc_counter_addr_reg_reg[7] ,
    enb,
    rst0,
    \ptr_reg_reg[0] ,
    \ptr_reg_reg[0]_0 ,
    s_axis,
    \data_reg_reg[0][16] ,
    \data_reg_reg[1][16] ,
    \data_reg_reg[0][16]_0 ,
    \data_reg_reg[0][16]_1 ,
    \data_reg_reg[1][16]_0 ,
    \data_reg_reg[4][16] ,
    ADDRARDADDR,
    \loc_counter_addr_reg_reg[2] ,
    s_axil_scle_aclk,
    fsm_rst,
    bram00_ctrl_data_clk,
    fsm_clk,
    temp_m_axis_tvalid_reg_reg,
    mem_read_data_valid_reg_reg,
    s_axi_rvalid_reg_reg,
    \data_inter_counter_reg_reg[0]_0 ,
    temp_m_axis_tvalid_reg_reg_0,
    mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    \data_inter_counter_reg_reg[0]_1 ,
    temp_m_axis_tvalid_reg_reg_1,
    s_axis_tready_reg_reg_2,
    error_reg_reg_0,
    error_reg_reg_1,
    m_axis_tvalid_reg_reg,
    m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    empty_reg_reg_1,
    int_ram_grid_b_axil_arready,
    int_ram_grid_b_axil_rvalid,
    int_ram_scle_b_axil_arready,
    int_ram_scle_b_axil_rvalid,
    switch,
    s_axil_b_rvalid_reg,
    s_axil_b_rvalid_reg_5,
    int_mcu_grid_m_axis_tready,
    int_mcu_scle_m_axis_tready,
    D,
    operation_start,
    \glo_fsm_state_reg[0]_0 ,
    shift1,
    m_axi_r,
    \scle_size_reg_reg[5]_0 ,
    shift1_6,
    \mem_read_data_reg_reg[13] ,
    \data_size_reg_reg[8]_0 ,
    \grid_size_reg_reg[5]_1 );
  output int_axil_rready;
  output int_axil_rready_0;
  output empty_reg_reg;
  output [0:0]CO;
  output [0:0]E;
  output full_reg;
  output temp_m_axis_tvalid_reg;
  output mem_read_data_valid_reg;
  output int_axil_rvalid;
  output intra_counter_reg;
  output data_inter_counter_reg;
  output full_reg_reg;
  output temp_m_axis_tvalid_reg_1;
  output mem_read_data_valid_reg_2;
  output int_axil_rvalid_3;
  output \data_inter_counter_reg_reg[0] ;
  output full_reg_reg_0;
  output temp_m_axis_tvalid_reg_4;
  output s_axis_tready_reg_reg;
  output \intra_counter_reg_reg[0] ;
  output error_reg;
  output error_reg_reg;
  output \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  output \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  output \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output s_axil_b_arready_reg_reg_0;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg_0;
  output [1:0]Q;
  output \scle_size_reg_reg[4]_0 ;
  output [1:0]\wr_ptr_reg_reg[1] ;
  output [1:0]\rd_ptr_reg_reg[1] ;
  output [1:0]fsm_rst_0;
  output \grid_size_reg_reg[5]_0 ;
  output [1:0]\wr_ptr_reg_reg[1]_0 ;
  output [1:0]\rd_ptr_reg_reg[1]_0 ;
  output operation_error_reg_0;
  output s_axil_b_rvalid_reg_reg;
  output s_axil_b_rvalid_reg_reg_0;
  output samples_in_0;
  output empty_reg_reg_0;
  output empty_reg;
  output s_axis_tready_reg_reg_0;
  output s_axis_tready_reg_reg_1;
  output full_reg_reg_1;
  output [7:0]\loc_counter_addr_reg_reg[7] ;
  output [0:0]enb;
  output rst0;
  output \ptr_reg_reg[0] ;
  output \ptr_reg_reg[0]_0 ;
  output [4:0]s_axis;
  output [0:0]\data_reg_reg[0][16] ;
  output [0:0]\data_reg_reg[1][16] ;
  output [4:0]\data_reg_reg[0][16]_0 ;
  output [0:0]\data_reg_reg[0][16]_1 ;
  output [0:0]\data_reg_reg[1][16]_0 ;
  output [4:0]\data_reg_reg[4][16] ;
  output [2:0]ADDRARDADDR;
  output [2:0]\loc_counter_addr_reg_reg[2] ;
  input s_axil_scle_aclk;
  input fsm_rst;
  input bram00_ctrl_data_clk;
  input fsm_clk;
  input temp_m_axis_tvalid_reg_reg;
  input mem_read_data_valid_reg_reg;
  input s_axi_rvalid_reg_reg;
  input \data_inter_counter_reg_reg[0]_0 ;
  input temp_m_axis_tvalid_reg_reg_0;
  input mem_read_data_valid_reg_reg_0;
  input s_axi_rvalid_reg_reg_0;
  input \data_inter_counter_reg_reg[0]_1 ;
  input temp_m_axis_tvalid_reg_reg_1;
  input s_axis_tready_reg_reg_2;
  input error_reg_reg_0;
  input error_reg_reg_1;
  input m_axis_tvalid_reg_reg;
  input m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input empty_reg_reg_1;
  input int_ram_grid_b_axil_arready;
  input int_ram_grid_b_axil_rvalid;
  input int_ram_scle_b_axil_arready;
  input int_ram_scle_b_axil_rvalid;
  input switch;
  input s_axil_b_rvalid_reg;
  input s_axil_b_rvalid_reg_5;
  input int_mcu_grid_m_axis_tready;
  input int_mcu_scle_m_axis_tready;
  input [3:0]D;
  input operation_start;
  input \glo_fsm_state_reg[0]_0 ;
  input shift1;
  input [3:0]m_axi_r;
  input [5:0]\scle_size_reg_reg[5]_0 ;
  input shift1_6;
  input [3:0]\mem_read_data_reg_reg[13] ;
  input [8:0]\data_size_reg_reg[8]_0 ;
  input [5:0]\grid_size_reg_reg[5]_1 ;

  wire [2:0]ADDRARDADDR;
  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire bram00_ctrl_data_clk;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_18 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_19 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_20 ;
  wire \data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_21 ;
  wire \data_chn_genblock[0].data_fifo_in_axis_tlast ;
  wire \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  wire data_inter_counter_reg;
  wire \data_inter_counter_reg_reg[0] ;
  wire \data_inter_counter_reg_reg[0]_0 ;
  wire \data_inter_counter_reg_reg[0]_1 ;
  wire [0:0]\data_reg_reg[0][16] ;
  wire [4:0]\data_reg_reg[0][16]_0 ;
  wire [0:0]\data_reg_reg[0][16]_1 ;
  wire [0:0]\data_reg_reg[1][16] ;
  wire [0:0]\data_reg_reg[1][16]_0 ;
  wire [4:0]\data_reg_reg[4][16] ;
  wire data_size_reg;
  wire [8:0]\data_size_reg_reg[8]_0 ;
  wire \data_size_reg_reg_n_0_[0] ;
  wire \data_size_reg_reg_n_0_[1] ;
  wire \data_size_reg_reg_n_0_[2] ;
  wire \data_size_reg_reg_n_0_[3] ;
  wire \data_size_reg_reg_n_0_[4] ;
  wire \data_size_reg_reg_n_0_[5] ;
  wire \data_size_reg_reg_n_0_[6] ;
  wire \data_size_reg_reg_n_0_[7] ;
  wire \data_size_reg_reg_n_0_[8] ;
  wire empty_next;
  wire empty_reg;
  wire empty_reg_reg;
  wire empty_reg_reg_0;
  wire empty_reg_reg_1;
  wire [0:0]enb;
  wire error_reg;
  wire error_reg_reg;
  wire error_reg_reg_0;
  wire error_reg_reg_1;
  wire fsm_clk;
  wire fsm_rst;
  wire [1:0]fsm_rst_0;
  wire full_reg;
  wire full_reg_reg;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire [2:0]glo_fsm_state;
  wire [2:0]glo_fsm_state_next;
  wire \glo_fsm_state_next_reg[0]_i_1_n_0 ;
  wire \glo_fsm_state_next_reg[1]_i_1_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_1_n_0 ;
  wire \glo_fsm_state_next_reg[2]_i_2_n_0 ;
  wire \glo_fsm_state_reg[0]_0 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24 ;
  wire \grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25 ;
  wire \grid_share_genblock.grid_fifo_in_axis_tlast ;
  wire \grid_share_genblock.grid_fifo_in_axis_tvalid ;
  wire [5:0]grid_size_reg;
  wire \grid_size_reg_reg[5]_0 ;
  wire [5:0]\grid_size_reg_reg[5]_1 ;
  wire int_axil_rready;
  wire int_axil_rready_0;
  wire int_axil_rvalid;
  wire int_axil_rvalid_3;
  wire int_mcu_grid_m_axis_tready;
  wire int_mcu_scle_m_axis_tready;
  wire int_ram_grid_b_axil_arready;
  wire int_ram_grid_b_axil_rvalid;
  wire int_ram_scle_b_axil_arready;
  wire int_ram_scle_b_axil_rvalid;
  wire internal_error;
  wire intra_counter_reg;
  wire intra_counter_reg0;
  wire intra_counter_reg0_0;
  wire \intra_counter_reg_reg[0] ;
  wire [2:0]\loc_counter_addr_reg_reg[2] ;
  wire [7:0]\loc_counter_addr_reg_reg[7] ;
  wire [3:0]m_axi_r;
  wire [15:12]m_axis_tdata_reg;
  wire m_axis_tvalid_reg_reg;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire [3:0]\mem_read_data_reg_reg[13] ;
  wire mem_read_data_valid_reg;
  wire mem_read_data_valid_reg_2;
  wire mem_read_data_valid_reg_reg;
  wire mem_read_data_valid_reg_reg_0;
  wire operation_error_i_1__4_n_0;
  wire operation_error_reg_0;
  wire operation_start;
  wire [0:0]peripheral_operation_error;
  wire \ptr_reg_reg[0] ;
  wire \ptr_reg_reg[0]_0 ;
  wire [1:0]\rd_ptr_reg_reg[1] ;
  wire [1:0]\rd_ptr_reg_reg[1]_0 ;
  wire rst0;
  wire s_axi_rvalid_reg_reg;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire s_axil_b_arready_reg_reg_0;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg_0;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_5;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_b_rvalid_reg_reg_0;
  wire s_axil_scle_aclk;
  wire [4:0]s_axis;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire samples_in_0;
  wire \scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ;
  wire \scle_share_genblock.scle_fifo_in_axis_tlast ;
  wire \scle_share_genblock.scle_fifo_in_axis_tvalid ;
  wire \scle_size_reg_reg[4]_0 ;
  wire [5:0]\scle_size_reg_reg[5]_0 ;
  wire \scle_size_reg_reg_n_0_[0] ;
  wire \scle_size_reg_reg_n_0_[1] ;
  wire \scle_size_reg_reg_n_0_[2] ;
  wire \scle_size_reg_reg_n_0_[3] ;
  wire \scle_size_reg_reg_n_0_[4] ;
  wire \scle_size_reg_reg_n_0_[5] ;
  wire shift1;
  wire shift1_6;
  wire switch;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_4;
  wire temp_m_axis_tvalid_reg_reg;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;
  wire [1:0]\wr_ptr_reg_reg[1] ;
  wire [1:0]\wr_ptr_reg_reg[1]_0 ;

  design_1_KanLayerInst_0_0_MCULocalBramFSM \data_chn_genblock[0].MCULocalFSM_data_pos_inst 
       (.D(D),
        .E(E),
        .\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_0 (grid_size_reg),
        .\FSM_sequential_loc_fsm_state_next_reg[0]_i_1_1 (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25 ),
        .\FSM_sequential_loc_fsm_state_next_reg[1]_i_3_0 ({\data_size_reg_reg_n_0_[8] ,\data_size_reg_reg_n_0_[7] ,\data_size_reg_reg_n_0_[6] ,\data_size_reg_reg_n_0_[5] ,\data_size_reg_reg_n_0_[4] ,\data_size_reg_reg_n_0_[3] ,\data_size_reg_reg_n_0_[2] ,\data_size_reg_reg_n_0_[1] ,\data_size_reg_reg_n_0_[0] }),
        .Q(glo_fsm_state),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .enb(enb),
        .error_reg_reg_0(\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ),
        .fsm_rst(fsm_rst),
        .\glo_fsm_state_reg[2] (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16 ),
        .intra_counter_reg0(intra_counter_reg0),
        .\intra_counter_reg_reg[0]_0 (\intra_counter_reg_reg[0] ),
        .\intra_counter_reg_reg[0]_1 (full_reg_reg_0),
        .\loc_counter_addr_reg_reg[0]_0 (full_reg_reg_1),
        .\loc_counter_addr_reg_reg[7]_0 (\loc_counter_addr_reg_reg[7] ),
        .m_axis_tlast_reg_reg({\data_chn_genblock[0].data_fifo_in_axis_tlast ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_18 ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_19 ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_20 ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_21 }),
        .m_axis_tvalid_reg_reg(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg),
        .rst0(rst0),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_2),
        .temp_m_axis_tvalid_reg_4(temp_m_axis_tvalid_reg_4),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg_1));
  design_1_KanLayerInst_0_0_axis_srl_fifo__parameterized0 \data_chn_genblock[0].axis_fifo_data_inst 
       (.D({\data_chn_genblock[0].data_fifo_in_axis_tlast ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_18 ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_19 ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_20 ,\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_21 }),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .\data_chn_genblock[0].data_fifo_in_axis_tvalid (\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .\data_reg_reg[4][16]_0 (\data_reg_reg[4][16] ),
        .empty_reg_reg_0(empty_reg_reg),
        .empty_reg_reg_1(empty_reg_reg_1),
        .fsm_rst(fsm_rst),
        .full_reg_reg_0(full_reg_reg_0),
        .full_reg_reg_1(full_reg_reg_1),
        .intra_counter_reg0(intra_counter_reg0),
        .\loc_counter_addr_reg_reg[0] (\intra_counter_reg_reg[0] ));
  FDRE \data_size_reg_reg[0] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [0]),
        .Q(\data_size_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[1] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [1]),
        .Q(\data_size_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[2] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [2]),
        .Q(\data_size_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[3] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [3]),
        .Q(\data_size_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[4] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [4]),
        .Q(\data_size_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[5] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [5]),
        .Q(\data_size_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[6] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [6]),
        .Q(\data_size_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[7] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [7]),
        .Q(\data_size_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_size_reg_reg[8] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\data_size_reg_reg[8]_0 [8]),
        .Q(\data_size_reg_reg_n_0_[8] ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \glo_fsm_state_next_reg[0] 
       (.CLR(\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ),
        .D(\glo_fsm_state_next_reg[0]_i_1_n_0 ),
        .G(\glo_fsm_state_next_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(glo_fsm_state_next[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00B20022)) 
    \glo_fsm_state_next_reg[0]_i_1 
       (.I0(glo_fsm_state[1]),
        .I1(glo_fsm_state[0]),
        .I2(operation_start),
        .I3(glo_fsm_state[2]),
        .I4(\glo_fsm_state_reg[0]_0 ),
        .O(\glo_fsm_state_next_reg[0]_i_1_n_0 ));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \glo_fsm_state_next_reg[1] 
       (.CLR(\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ),
        .D(\glo_fsm_state_next_reg[1]_i_1_n_0 ),
        .G(\glo_fsm_state_next_reg[2]_i_2_n_0 ),
        .GE(1'b1),
        .Q(glo_fsm_state_next[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \glo_fsm_state_next_reg[1]_i_1 
       (.I0(glo_fsm_state[0]),
        .I1(glo_fsm_state[1]),
        .I2(glo_fsm_state[2]),
        .O(\glo_fsm_state_next_reg[1]_i_1_n_0 ));
  LDCP \glo_fsm_state_next_reg[2] 
       (.CLR(fsm_rst),
        .D(\glo_fsm_state_next_reg[2]_i_1_n_0 ),
        .G(\glo_fsm_state_next_reg[2]_i_2_n_0 ),
        .PRE(internal_error),
        .Q(glo_fsm_state_next[2]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h00000090)) 
    \glo_fsm_state_next_reg[2]_i_1 
       (.I0(glo_fsm_state[1]),
        .I1(glo_fsm_state[0]),
        .I2(operation_start),
        .I3(glo_fsm_state[2]),
        .I4(\glo_fsm_state_reg[0]_0 ),
        .O(\glo_fsm_state_next_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \glo_fsm_state_next_reg[2]_i_2 
       (.I0(glo_fsm_state[2]),
        .I1(glo_fsm_state[1]),
        .I2(glo_fsm_state[0]),
        .O(\glo_fsm_state_next_reg[2]_i_2_n_0 ));
  FDRE \glo_fsm_state_reg[0] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(glo_fsm_state_next[0]),
        .Q(glo_fsm_state[0]),
        .R(fsm_rst));
  FDRE \glo_fsm_state_reg[1] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(glo_fsm_state_next[1]),
        .Q(glo_fsm_state[1]),
        .R(fsm_rst));
  FDRE \glo_fsm_state_reg[2] 
       (.C(fsm_clk),
        .CE(1'b1),
        .D(glo_fsm_state_next[2]),
        .Q(glo_fsm_state[2]),
        .R(fsm_rst));
  design_1_KanLayerInst_0_0_MCULocalAxilFSM__parameterized0 \grid_share_genblock.MCULocalFSM_grid_pos_inst 
       (.ADDRARDADDR(ADDRARDADDR),
        .AS(internal_error),
        .CO(CO),
        .D({\grid_share_genblock.grid_fifo_in_axis_tlast ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24 }),
        .E(empty_next),
        .Q(fsm_rst_0),
        .\data_inter_counter_reg_reg[0]_0 (\data_inter_counter_reg_reg[0] ),
        .\data_inter_counter_reg_reg[0]_1 (\data_inter_counter_reg_reg[0]_1 ),
        .error_reg(error_reg),
        .error_reg_reg_0(error_reg_reg),
        .error_reg_reg_1(error_reg_reg_1),
        .forward_reg_next_carry_i_1({\data_size_reg_reg_n_0_[8] ,\data_size_reg_reg_n_0_[7] ,\data_size_reg_reg_n_0_[6] ,\data_size_reg_reg_n_0_[5] ,\data_size_reg_reg_n_0_[4] ,\data_size_reg_reg_n_0_[3] ,\data_size_reg_reg_n_0_[2] ,\data_size_reg_reg_n_0_[1] ,\data_size_reg_reg_n_0_[0] }),
        .fsm_rst(fsm_rst),
        .\glo_fsm_state_reg[2] (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ),
        .\grid_size_reg_reg[4] (\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_25 ),
        .\grid_size_reg_reg[5] (\grid_size_reg_reg[5]_0 ),
        .int_ram_grid_b_axil_arready(int_ram_grid_b_axil_arready),
        .int_ram_grid_b_axil_rvalid(int_ram_grid_b_axil_rvalid),
        .\intra_counter_reg_reg[8]_0 (full_reg_reg),
        .\loc_fsm_state_next_reg[1]_i_1__0_0 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16 ),
        .\loc_fsm_state_reg[0]_0 (glo_fsm_state),
        .m_axis_tvalid_reg_reg(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_1),
        .\mem_read_data_reg_reg[13] (\mem_read_data_reg_reg[13] ),
        .mem_read_data_valid_reg_reg(mem_read_data_valid_reg_2),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_reg_0),
        .\rd_ptr_reg_reg[1] (\rd_ptr_reg_reg[1]_0 ),
        .s_axi_rvalid_reg_reg(int_axil_rvalid_3),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_rvalid_pipe_reg_reg(s_axil_b_rvalid_pipe_reg_reg),
        .s_axil_b_rvalid_reg(s_axil_b_rvalid_reg),
        .s_axil_b_rvalid_reg_reg(s_axil_b_rvalid_reg_reg),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis_tready_reg_reg(int_axil_rready_0),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_1),
        .temp_m_axis_tlast_reg_reg(grid_size_reg),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_1),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg_0),
        .\wr_ptr_reg_reg[1] (\wr_ptr_reg_reg[1]_0 ));
  design_1_KanLayerInst_0_0_axis_srl_fifo \grid_share_genblock.axis_fifo_grid_pos_batch_inst 
       (.D({\grid_share_genblock.grid_fifo_in_axis_tlast ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_21 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_22 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_23 ,\grid_share_genblock.MCULocalFSM_grid_pos_inst_n_24 }),
        .E(empty_next),
        .\data_reg_reg[0][16]_0 (\data_reg_reg[0][16]_0 ),
        .\data_reg_reg[0][16]_1 (\data_reg_reg[0][16]_1 ),
        .\data_reg_reg[1][16]_0 (\data_reg_reg[1][16]_0 ),
        .empty_reg_reg_0(empty_reg_reg_0),
        .empty_reg_reg_1(\grid_share_genblock.grid_fifo_in_axis_tvalid ),
        .fsm_rst(fsm_rst),
        .full_reg_reg_0(full_reg_reg),
        .int_mcu_grid_m_axis_tready(int_mcu_grid_m_axis_tready),
        .\ptr_reg_reg[0]_0 (\ptr_reg_reg[0]_0 ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .shift1_6(shift1_6));
  FDRE \grid_size_reg_reg[0] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[5]_1 [0]),
        .Q(grid_size_reg[0]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[1] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[5]_1 [1]),
        .Q(grid_size_reg[1]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[2] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[5]_1 [2]),
        .Q(grid_size_reg[2]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[3] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[5]_1 [3]),
        .Q(grid_size_reg[3]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[4] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[5]_1 [4]),
        .Q(grid_size_reg[4]),
        .R(1'b0));
  FDRE \grid_size_reg_reg[5] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\grid_size_reg_reg[5]_1 [5]),
        .Q(grid_size_reg[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    operation_error_i_1__4
       (.I0(glo_fsm_state_next[0]),
        .I1(glo_fsm_state_next[2]),
        .I2(glo_fsm_state_next[1]),
        .O(operation_error_i_1__4_n_0));
  FDRE operation_error_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(operation_error_i_1__4_n_0),
        .Q(peripheral_operation_error),
        .R(fsm_rst));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \samples_out[0]_i_1 
       (.I0(peripheral_operation_error),
        .I1(switch),
        .O(samples_in_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \samples_out[1]_i_1__1 
       (.I0(peripheral_operation_error),
        .I1(switch),
        .O(operation_error_reg_0));
  design_1_KanLayerInst_0_0_MCULocalAxilFSM \scle_share_genblock.MCULocalFSM_scle_pos_inst 
       (.AR(\scle_share_genblock.MCULocalFSM_scle_pos_inst_n_25 ),
        .D({\scle_share_genblock.scle_fifo_in_axis_tlast ,m_axis_tdata_reg}),
        .E(intra_counter_reg0_0),
        .Q(Q),
        .data_inter_counter_reg(data_inter_counter_reg),
        .\data_inter_counter_reg_reg[0]_0 (\data_inter_counter_reg_reg[0]_0 ),
        .error_reg(error_reg),
        .error_reg_reg_0(error_reg_reg_0),
        .fsm_rst(fsm_rst),
        .\glo_fsm_state_reg[1] (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_0 ),
        .\glo_fsm_state_reg[1]_0 (error_reg_reg),
        .int_ram_scle_b_axil_arready(int_ram_scle_b_axil_arready),
        .int_ram_scle_b_axil_rvalid(int_ram_scle_b_axil_rvalid),
        .\intra_counter_reg_reg[0]_0 (intra_counter_reg),
        .\intra_counter_reg_reg[0]_1 (full_reg),
        .\loc_counter_addr_reg_reg[2]_0 (\loc_counter_addr_reg_reg[2] ),
        .\loc_fsm_state_next_reg[1]_i_1_0 (\data_chn_genblock[0].MCULocalFSM_data_pos_inst_n_16 ),
        .\loc_fsm_state_reg[0]_0 (glo_fsm_state),
        .m_axi_r(m_axi_r),
        .m_axis_tvalid_reg_reg(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .m_axis_tvalid_reg_reg_0(m_axis_tvalid_reg_reg_0),
        .mem_read_data_valid_reg_reg(mem_read_data_valid_reg),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_reg),
        .\rd_ptr_reg_reg[1] (\rd_ptr_reg_reg[1] ),
        .s_axi_rvalid_reg_reg(int_axil_rvalid),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg_0),
        .s_axil_b_rvalid_pipe_reg_reg(s_axil_b_rvalid_pipe_reg_reg_0),
        .s_axil_b_rvalid_reg_5(s_axil_b_rvalid_reg_5),
        .s_axil_b_rvalid_reg_reg(s_axil_b_rvalid_reg_reg_0),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis_tready_reg_reg(int_axil_rready),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .\scle_size_reg_reg[4] (\scle_size_reg_reg[4]_0 ),
        .temp_m_axis_tlast_reg_reg({\scle_size_reg_reg_n_0_[5] ,\scle_size_reg_reg_n_0_[4] ,\scle_size_reg_reg_n_0_[3] ,\scle_size_reg_reg_n_0_[2] ,\scle_size_reg_reg_n_0_[1] ,\scle_size_reg_reg_n_0_[0] }),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .\wr_ptr_reg_reg[1] (\wr_ptr_reg_reg[1] ));
  design_1_KanLayerInst_0_0_axis_srl_fifo_2 \scle_share_genblock.scle_fifo_genblock.axis_fifo_scle_pos_batch_inst 
       (.D({\scle_share_genblock.scle_fifo_in_axis_tlast ,m_axis_tdata_reg}),
        .E(intra_counter_reg0_0),
        .\data_reg_reg[0][16]_0 (\data_reg_reg[0][16] ),
        .\data_reg_reg[1][16]_0 (\data_reg_reg[1][16] ),
        .empty_reg_reg_0(empty_reg),
        .empty_reg_reg_1(\scle_share_genblock.scle_fifo_in_axis_tvalid ),
        .fsm_rst(fsm_rst),
        .full_reg_reg_0(full_reg),
        .int_mcu_scle_m_axis_tready(int_mcu_scle_m_axis_tready),
        .\ptr_reg_reg[0]_0 (\ptr_reg_reg[0] ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axis(s_axis),
        .shift1(shift1));
  LUT4 #(
    .INIT(16'h0004)) 
    \scle_size_reg[5]_i_1 
       (.I0(glo_fsm_state_next[1]),
        .I1(glo_fsm_state_next[0]),
        .I2(glo_fsm_state_next[2]),
        .I3(fsm_rst),
        .O(data_size_reg));
  FDRE \scle_size_reg_reg[0] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[5]_0 [0]),
        .Q(\scle_size_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \scle_size_reg_reg[1] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[5]_0 [1]),
        .Q(\scle_size_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \scle_size_reg_reg[2] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[5]_0 [2]),
        .Q(\scle_size_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \scle_size_reg_reg[3] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[5]_0 [3]),
        .Q(\scle_size_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \scle_size_reg_reg[4] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[5]_0 [4]),
        .Q(\scle_size_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \scle_size_reg_reg[5] 
       (.C(fsm_clk),
        .CE(data_size_reg),
        .D(\scle_size_reg_reg[5]_0 [5]),
        .Q(\scle_size_reg_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "MultiBankBram" *) 
module design_1_KanLayerInst_0_0_MultiBankBram
   (douta,
    doutb,
    validb,
    bram00_ctrl_data_en,
    bram00_ctrl_data_addr,
    bram00_ctrl_data_clk,
    enb,
    Q,
    bram00_ctrl_data_din,
    bram00_ctrl_data_we,
    ena);
  output [63:0]douta;
  output [3:0]doutb;
  output [0:0]validb;
  input bram00_ctrl_data_en;
  input [8:0]bram00_ctrl_data_addr;
  input bram00_ctrl_data_clk;
  input [0:0]enb;
  input [7:0]Q;
  input [31:0]bram00_ctrl_data_din;
  input [3:0]bram00_ctrl_data_we;
  input [0:0]ena;

  wire [7:0]Q;
  wire [8:0]bram00_ctrl_data_addr;
  wire bram00_ctrl_data_clk;
  wire [31:0]bram00_ctrl_data_din;
  wire bram00_ctrl_data_en;
  wire [3:0]bram00_ctrl_data_we;
  wire [63:0]douta;
  wire [3:0]doutb;
  wire [0:0]ena;
  wire [0:0]enb;
  wire \genblk1[0].bram_inst_n_20 ;
  wire [15:8]p_1_in;
  wire [15:8]p_1_in_0;
  wire [0:0]validb;

  design_1_KanLayerInst_0_0_Bram \genblk1[0].bram_inst 
       (.DIADI({p_1_in,bram00_ctrl_data_din[7:0]}),
        .Q(Q),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_en(bram00_ctrl_data_en),
        .bram00_ctrl_data_en_0(\genblk1[0].bram_inst_n_20 ),
        .bram00_ctrl_data_we(bram00_ctrl_data_we[1:0]),
        .douta(douta[15:0]),
        .doutb(doutb),
        .enb(enb),
        .validb(validb));
  design_1_KanLayerInst_0_0_Bram_35 \genblk1[1].bram_inst 
       (.DIADI({p_1_in_0,bram00_ctrl_data_din[23:16]}),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr[8:1]),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_we(bram00_ctrl_data_we[3:2]),
        .douta(douta[31:16]),
        .ram_reg_0(\genblk1[0].bram_inst_n_20 ));
  design_1_KanLayerInst_0_0_Bram_36 \genblk1[2].bram_inst 
       (.DIADI(p_1_in),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr[8:1]),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_din(bram00_ctrl_data_din[15:0]),
        .bram00_ctrl_data_we(bram00_ctrl_data_we[1:0]),
        .douta(douta[47:32]),
        .ena(ena));
  design_1_KanLayerInst_0_0_Bram_37 \genblk1[3].bram_inst 
       (.DIADI(p_1_in_0),
        .bram00_ctrl_data_addr(bram00_ctrl_data_addr[8:1]),
        .bram00_ctrl_data_clk(bram00_ctrl_data_clk),
        .bram00_ctrl_data_din(bram00_ctrl_data_din[31:16]),
        .bram00_ctrl_data_we(bram00_ctrl_data_we[3:2]),
        .douta(douta[63:48]),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "MultiBankBramReadEn" *) 
module design_1_KanLayerInst_0_0_MultiBankBramReadEn
   (ram_reg,
    ram_reg_0,
    bram_doutb,
    bram_douta,
    s_axil_scle_rready_0,
    s_axil_a_awready_next,
    s_axil_scle_aclk,
    ADDRARDADDR,
    s_axil_scle_wdata,
    \s_axil_b_rdata_reg_int_reg_reg[12] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[13] ,
    \s_axil_b_rdata_reg_int_reg_reg[14] ,
    \s_axil_b_rdata_reg_int_reg_reg[15] ,
    \s_axil_a_rdata_reg_int_reg_reg[0] ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[1] ,
    \s_axil_a_rdata_reg_int_reg_reg[2] ,
    \s_axil_a_rdata_reg_int_reg_reg[3] ,
    \s_axil_a_rdata_reg_int_reg_reg[4] ,
    \s_axil_a_rdata_reg_int_reg_reg[5] ,
    \s_axil_a_rdata_reg_int_reg_reg[6] ,
    \s_axil_a_rdata_reg_int_reg_reg[7] ,
    \s_axil_a_rdata_reg_int_reg_reg[8] ,
    \s_axil_a_rdata_reg_int_reg_reg[9] ,
    \s_axil_a_rdata_reg_int_reg_reg[10] ,
    \s_axil_a_rdata_reg_int_reg_reg[11] ,
    \s_axil_a_rdata_reg_int_reg_reg[12] ,
    \s_axil_a_rdata_reg_int_reg_reg[13] ,
    \s_axil_a_rdata_reg_int_reg_reg[14] ,
    \s_axil_a_rdata_reg_int_reg_reg[15] ,
    s_axil_scle_araddr,
    s_axil_scle_awaddr,
    s_axil_scle_rready,
    s_axil_a_arready_reg_reg,
    s_axil_scle_arvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_scle_awvalid,
    s_axil_scle_wvalid,
    s_axil_scle_awready,
    last_read_a_reg,
    s_axil_scle_bready,
    s_axil_scle_bvalid,
    s_axil_scle_wstrb);
  output [3:0]ram_reg;
  output [15:0]ram_reg_0;
  output [3:0]bram_doutb;
  output [15:0]bram_douta;
  output s_axil_scle_rready_0;
  output s_axil_a_awready_next;
  input s_axil_scle_aclk;
  input [2:0]ADDRARDADDR;
  input [15:0]s_axil_scle_wdata;
  input \s_axil_b_rdata_reg_int_reg_reg[12] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13] ;
  input \s_axil_b_rdata_reg_int_reg_reg[14] ;
  input \s_axil_b_rdata_reg_int_reg_reg[15] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1] ;
  input \s_axil_a_rdata_reg_int_reg_reg[2] ;
  input \s_axil_a_rdata_reg_int_reg_reg[3] ;
  input \s_axil_a_rdata_reg_int_reg_reg[4] ;
  input \s_axil_a_rdata_reg_int_reg_reg[5] ;
  input \s_axil_a_rdata_reg_int_reg_reg[6] ;
  input \s_axil_a_rdata_reg_int_reg_reg[7] ;
  input \s_axil_a_rdata_reg_int_reg_reg[8] ;
  input \s_axil_a_rdata_reg_int_reg_reg[9] ;
  input \s_axil_a_rdata_reg_int_reg_reg[10] ;
  input \s_axil_a_rdata_reg_int_reg_reg[11] ;
  input \s_axil_a_rdata_reg_int_reg_reg[12] ;
  input \s_axil_a_rdata_reg_int_reg_reg[13] ;
  input \s_axil_a_rdata_reg_int_reg_reg[14] ;
  input \s_axil_a_rdata_reg_int_reg_reg[15] ;
  input [2:0]s_axil_scle_araddr;
  input [2:0]s_axil_scle_awaddr;
  input s_axil_scle_rready;
  input s_axil_a_arready_reg_reg;
  input s_axil_scle_arvalid;
  input s_axil_a_arready_reg_reg_0;
  input s_axil_scle_awvalid;
  input s_axil_scle_wvalid;
  input s_axil_scle_awready;
  input last_read_a_reg;
  input s_axil_scle_bready;
  input s_axil_scle_bvalid;
  input [1:0]s_axil_scle_wstrb;

  wire [2:0]ADDRARDADDR;
  wire [15:0]bram_douta;
  wire [3:0]bram_doutb;
  wire last_read_a_reg;
  wire [3:0]ram_reg;
  wire [15:0]ram_reg_0;
  wire s_axil_a_arready_reg_reg;
  wire s_axil_a_arready_reg_reg_0;
  wire s_axil_a_awready_next;
  wire \s_axil_a_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15] ;
  wire s_axil_scle_aclk;
  wire [2:0]s_axil_scle_araddr;
  wire s_axil_scle_arvalid;
  wire [2:0]s_axil_scle_awaddr;
  wire s_axil_scle_awready;
  wire s_axil_scle_awvalid;
  wire s_axil_scle_bready;
  wire s_axil_scle_bvalid;
  wire s_axil_scle_rready;
  wire s_axil_scle_rready_0;
  wire [15:0]s_axil_scle_wdata;
  wire [1:0]s_axil_scle_wstrb;
  wire s_axil_scle_wvalid;

  design_1_KanLayerInst_0_0_BramReadEn \genblk1[0].bram_inst 
       (.ADDRARDADDR(ADDRARDADDR),
        .bram_douta(bram_douta),
        .bram_doutb(bram_doutb),
        .last_read_a_reg(last_read_a_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .s_axil_a_arready_reg_reg(s_axil_a_arready_reg_reg),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg_0),
        .\s_axil_a_rdata_reg_int_reg_reg[0] (\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10] (\s_axil_a_rdata_reg_int_reg_reg[10] ),
        .\s_axil_a_rdata_reg_int_reg_reg[11] (\s_axil_a_rdata_reg_int_reg_reg[11] ),
        .\s_axil_a_rdata_reg_int_reg_reg[12] (\s_axil_a_rdata_reg_int_reg_reg[12] ),
        .\s_axil_a_rdata_reg_int_reg_reg[13] (\s_axil_a_rdata_reg_int_reg_reg[13] ),
        .\s_axil_a_rdata_reg_int_reg_reg[14] (\s_axil_a_rdata_reg_int_reg_reg[14] ),
        .\s_axil_a_rdata_reg_int_reg_reg[15] (\s_axil_a_rdata_reg_int_reg_reg[15] ),
        .\s_axil_a_rdata_reg_int_reg_reg[1] (\s_axil_a_rdata_reg_int_reg_reg[1] ),
        .\s_axil_a_rdata_reg_int_reg_reg[2] (\s_axil_a_rdata_reg_int_reg_reg[2] ),
        .\s_axil_a_rdata_reg_int_reg_reg[3] (\s_axil_a_rdata_reg_int_reg_reg[3] ),
        .\s_axil_a_rdata_reg_int_reg_reg[4] (\s_axil_a_rdata_reg_int_reg_reg[4] ),
        .\s_axil_a_rdata_reg_int_reg_reg[5] (\s_axil_a_rdata_reg_int_reg_reg[5] ),
        .\s_axil_a_rdata_reg_int_reg_reg[6] (\s_axil_a_rdata_reg_int_reg_reg[6] ),
        .\s_axil_a_rdata_reg_int_reg_reg[7] (\s_axil_a_rdata_reg_int_reg_reg[7] ),
        .\s_axil_a_rdata_reg_int_reg_reg[8] (\s_axil_a_rdata_reg_int_reg_reg[8] ),
        .\s_axil_a_rdata_reg_int_reg_reg[9] (\s_axil_a_rdata_reg_int_reg_reg[9] ),
        .\s_axil_b_rdata_reg_int_reg_reg[12] (\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13] (\s_axil_b_rdata_reg_int_reg_reg[13] ),
        .\s_axil_b_rdata_reg_int_reg_reg[14] (\s_axil_b_rdata_reg_int_reg_reg[14] ),
        .\s_axil_b_rdata_reg_int_reg_reg[15] (\s_axil_b_rdata_reg_int_reg_reg[15] ),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .s_axil_scle_araddr(s_axil_scle_araddr),
        .s_axil_scle_arvalid(s_axil_scle_arvalid),
        .s_axil_scle_awaddr(s_axil_scle_awaddr),
        .s_axil_scle_awready(s_axil_scle_awready),
        .s_axil_scle_awvalid(s_axil_scle_awvalid),
        .s_axil_scle_awvalid_0(s_axil_a_awready_next),
        .s_axil_scle_bready(s_axil_scle_bready),
        .s_axil_scle_bvalid(s_axil_scle_bvalid),
        .s_axil_scle_rready(s_axil_scle_rready),
        .s_axil_scle_rready_0(s_axil_scle_rready_0),
        .s_axil_scle_wdata(s_axil_scle_wdata),
        .s_axil_scle_wstrb(s_axil_scle_wstrb),
        .s_axil_scle_wvalid(s_axil_scle_wvalid));
endmodule

(* ORIG_REF_NAME = "MultiBankBramReadEn" *) 
module design_1_KanLayerInst_0_0_MultiBankBramReadEn_45
   (DOADO,
    DOBDO,
    bram_doutb,
    bram_douta,
    s_axil_grid_rready_0,
    s_axil_a_awready_next,
    s_axil_grid_aclk,
    ADDRARDADDR,
    s_axil_grid_wdata,
    \s_axil_b_rdata_reg_int_reg_reg[12] ,
    \s_axil_b_rdata_reg_int_reg_reg[12]_0 ,
    \s_axil_b_rdata_reg_int_reg_reg[13] ,
    \s_axil_b_rdata_reg_int_reg_reg[14] ,
    \s_axil_b_rdata_reg_int_reg_reg[15] ,
    \s_axil_a_rdata_reg_int_reg_reg[0] ,
    \s_axil_a_rdata_reg_int_reg_reg[0]_0 ,
    \s_axil_a_rdata_reg_int_reg_reg[1] ,
    \s_axil_a_rdata_reg_int_reg_reg[2] ,
    \s_axil_a_rdata_reg_int_reg_reg[3] ,
    \s_axil_a_rdata_reg_int_reg_reg[4] ,
    \s_axil_a_rdata_reg_int_reg_reg[5] ,
    \s_axil_a_rdata_reg_int_reg_reg[6] ,
    \s_axil_a_rdata_reg_int_reg_reg[7] ,
    \s_axil_a_rdata_reg_int_reg_reg[8] ,
    \s_axil_a_rdata_reg_int_reg_reg[9] ,
    \s_axil_a_rdata_reg_int_reg_reg[10] ,
    \s_axil_a_rdata_reg_int_reg_reg[11] ,
    \s_axil_a_rdata_reg_int_reg_reg[12] ,
    \s_axil_a_rdata_reg_int_reg_reg[13] ,
    \s_axil_a_rdata_reg_int_reg_reg[14] ,
    \s_axil_a_rdata_reg_int_reg_reg[15] ,
    s_axil_grid_araddr,
    s_axil_grid_awaddr,
    s_axil_grid_rready,
    s_axil_a_arready_reg_reg,
    s_axil_grid_arvalid,
    s_axil_a_arready_reg_reg_0,
    s_axil_grid_awvalid,
    s_axil_grid_wvalid,
    s_axil_grid_awready,
    last_read_a_reg,
    s_axil_grid_bready,
    s_axil_grid_bvalid,
    s_axil_grid_wstrb);
  output [3:0]DOADO;
  output [15:0]DOBDO;
  output [3:0]bram_doutb;
  output [15:0]bram_douta;
  output s_axil_grid_rready_0;
  output s_axil_a_awready_next;
  input s_axil_grid_aclk;
  input [2:0]ADDRARDADDR;
  input [15:0]s_axil_grid_wdata;
  input \s_axil_b_rdata_reg_int_reg_reg[12] ;
  input \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  input \s_axil_b_rdata_reg_int_reg_reg[13] ;
  input \s_axil_b_rdata_reg_int_reg_reg[14] ;
  input \s_axil_b_rdata_reg_int_reg_reg[15] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0] ;
  input \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  input \s_axil_a_rdata_reg_int_reg_reg[1] ;
  input \s_axil_a_rdata_reg_int_reg_reg[2] ;
  input \s_axil_a_rdata_reg_int_reg_reg[3] ;
  input \s_axil_a_rdata_reg_int_reg_reg[4] ;
  input \s_axil_a_rdata_reg_int_reg_reg[5] ;
  input \s_axil_a_rdata_reg_int_reg_reg[6] ;
  input \s_axil_a_rdata_reg_int_reg_reg[7] ;
  input \s_axil_a_rdata_reg_int_reg_reg[8] ;
  input \s_axil_a_rdata_reg_int_reg_reg[9] ;
  input \s_axil_a_rdata_reg_int_reg_reg[10] ;
  input \s_axil_a_rdata_reg_int_reg_reg[11] ;
  input \s_axil_a_rdata_reg_int_reg_reg[12] ;
  input \s_axil_a_rdata_reg_int_reg_reg[13] ;
  input \s_axil_a_rdata_reg_int_reg_reg[14] ;
  input \s_axil_a_rdata_reg_int_reg_reg[15] ;
  input [2:0]s_axil_grid_araddr;
  input [2:0]s_axil_grid_awaddr;
  input s_axil_grid_rready;
  input s_axil_a_arready_reg_reg;
  input s_axil_grid_arvalid;
  input s_axil_a_arready_reg_reg_0;
  input s_axil_grid_awvalid;
  input s_axil_grid_wvalid;
  input s_axil_grid_awready;
  input last_read_a_reg;
  input s_axil_grid_bready;
  input s_axil_grid_bvalid;
  input [1:0]s_axil_grid_wstrb;

  wire [2:0]ADDRARDADDR;
  wire [3:0]DOADO;
  wire [15:0]DOBDO;
  wire [15:0]bram_douta;
  wire [3:0]bram_doutb;
  wire last_read_a_reg;
  wire s_axil_a_arready_reg_reg;
  wire s_axil_a_arready_reg_reg_0;
  wire s_axil_a_awready_next;
  wire \s_axil_a_rdata_reg_int_reg_reg[0] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[0]_0 ;
  wire \s_axil_a_rdata_reg_int_reg_reg[10] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[11] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[15] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[1] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[2] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[3] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[4] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[5] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[6] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[7] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[8] ;
  wire \s_axil_a_rdata_reg_int_reg_reg[9] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[12]_0 ;
  wire \s_axil_b_rdata_reg_int_reg_reg[13] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[14] ;
  wire \s_axil_b_rdata_reg_int_reg_reg[15] ;
  wire s_axil_grid_aclk;
  wire [2:0]s_axil_grid_araddr;
  wire s_axil_grid_arvalid;
  wire [2:0]s_axil_grid_awaddr;
  wire s_axil_grid_awready;
  wire s_axil_grid_awvalid;
  wire s_axil_grid_bready;
  wire s_axil_grid_bvalid;
  wire s_axil_grid_rready;
  wire s_axil_grid_rready_0;
  wire [15:0]s_axil_grid_wdata;
  wire [1:0]s_axil_grid_wstrb;
  wire s_axil_grid_wvalid;

  design_1_KanLayerInst_0_0_BramReadEn_46 \genblk1[0].bram_inst 
       (.ADDRARDADDR(ADDRARDADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .bram_douta(bram_douta),
        .bram_doutb(bram_doutb),
        .last_read_a_reg(last_read_a_reg),
        .s_axil_a_arready_reg_reg(s_axil_a_arready_reg_reg),
        .s_axil_a_arready_reg_reg_0(s_axil_a_arready_reg_reg_0),
        .\s_axil_a_rdata_reg_int_reg_reg[0] (\s_axil_a_rdata_reg_int_reg_reg[0] ),
        .\s_axil_a_rdata_reg_int_reg_reg[0]_0 (\s_axil_a_rdata_reg_int_reg_reg[0]_0 ),
        .\s_axil_a_rdata_reg_int_reg_reg[10] (\s_axil_a_rdata_reg_int_reg_reg[10] ),
        .\s_axil_a_rdata_reg_int_reg_reg[11] (\s_axil_a_rdata_reg_int_reg_reg[11] ),
        .\s_axil_a_rdata_reg_int_reg_reg[12] (\s_axil_a_rdata_reg_int_reg_reg[12] ),
        .\s_axil_a_rdata_reg_int_reg_reg[13] (\s_axil_a_rdata_reg_int_reg_reg[13] ),
        .\s_axil_a_rdata_reg_int_reg_reg[14] (\s_axil_a_rdata_reg_int_reg_reg[14] ),
        .\s_axil_a_rdata_reg_int_reg_reg[15] (\s_axil_a_rdata_reg_int_reg_reg[15] ),
        .\s_axil_a_rdata_reg_int_reg_reg[1] (\s_axil_a_rdata_reg_int_reg_reg[1] ),
        .\s_axil_a_rdata_reg_int_reg_reg[2] (\s_axil_a_rdata_reg_int_reg_reg[2] ),
        .\s_axil_a_rdata_reg_int_reg_reg[3] (\s_axil_a_rdata_reg_int_reg_reg[3] ),
        .\s_axil_a_rdata_reg_int_reg_reg[4] (\s_axil_a_rdata_reg_int_reg_reg[4] ),
        .\s_axil_a_rdata_reg_int_reg_reg[5] (\s_axil_a_rdata_reg_int_reg_reg[5] ),
        .\s_axil_a_rdata_reg_int_reg_reg[6] (\s_axil_a_rdata_reg_int_reg_reg[6] ),
        .\s_axil_a_rdata_reg_int_reg_reg[7] (\s_axil_a_rdata_reg_int_reg_reg[7] ),
        .\s_axil_a_rdata_reg_int_reg_reg[8] (\s_axil_a_rdata_reg_int_reg_reg[8] ),
        .\s_axil_a_rdata_reg_int_reg_reg[9] (\s_axil_a_rdata_reg_int_reg_reg[9] ),
        .\s_axil_b_rdata_reg_int_reg_reg[12] (\s_axil_b_rdata_reg_int_reg_reg[12] ),
        .\s_axil_b_rdata_reg_int_reg_reg[12]_0 (\s_axil_b_rdata_reg_int_reg_reg[12]_0 ),
        .\s_axil_b_rdata_reg_int_reg_reg[13] (\s_axil_b_rdata_reg_int_reg_reg[13] ),
        .\s_axil_b_rdata_reg_int_reg_reg[14] (\s_axil_b_rdata_reg_int_reg_reg[14] ),
        .\s_axil_b_rdata_reg_int_reg_reg[15] (\s_axil_b_rdata_reg_int_reg_reg[15] ),
        .s_axil_grid_aclk(s_axil_grid_aclk),
        .s_axil_grid_araddr(s_axil_grid_araddr),
        .s_axil_grid_arvalid(s_axil_grid_arvalid),
        .s_axil_grid_awaddr(s_axil_grid_awaddr),
        .s_axil_grid_awready(s_axil_grid_awready),
        .s_axil_grid_awvalid(s_axil_grid_awvalid),
        .s_axil_grid_awvalid_0(s_axil_a_awready_next),
        .s_axil_grid_bready(s_axil_grid_bready),
        .s_axil_grid_bvalid(s_axil_grid_bvalid),
        .s_axil_grid_rready(s_axil_grid_rready),
        .s_axil_grid_rready_0(s_axil_grid_rready_0),
        .s_axil_grid_wdata(s_axil_grid_wdata),
        .s_axil_grid_wstrb(s_axil_grid_wstrb),
        .s_axil_grid_wvalid(s_axil_grid_wvalid));
endmodule

(* ORIG_REF_NAME = "ParallelizedDataProcessor" *) 
module design_1_KanLayerInst_0_0_ParallelizedDataProcessor
   (Q,
    int_adp_grid_m_axis_tready,
    int_adp_scle_m_axis_tready,
    store_t,
    s_axis_t_tready_int,
    store_u,
    s_axis_t_tready_int_0,
    store_u_1,
    s_axis_t_tready_int_2,
    store_u_3,
    s_axis_t_tready_int_4,
    err_unalligned_data_reg_reg,
    \rst_pipeline_reg[3] ,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg,
    SR,
    D,
    samples_in_0,
    samples_in_0_5,
    \rst_pipeline_reg[3]_0 ,
    s_axis_tready_early,
    s_axis_tready_early_6,
    s_axis_tready_early_7,
    s_axis_tready_early_8,
    int_buf_rslt_s_axis_tvalid,
    \half_pipeline_genblock.acc_reg_reg ,
    p_0_in,
    core_clk,
    int_aps_wght_m_axis_tlast,
    switch,
    \multi_channel_genblock.operation_error_reg_reduced ,
    switch_9,
    int_aps_wght_m_axis_tdata,
    int_buf_rslt_s_axis_tready,
    int_adp_grid_m_axis_tvalid,
    int_adp_data_m_axis_tvalid,
    int_adp_scle_m_axis_tvalid,
    p_0_in_10,
    m_terminate_frame_reg,
    p_0_in_11,
    m_terminate_frame_reg_12,
    stage_1_in_axis_data_tlast,
    m_terminate_frame_reg_13,
    p_0_in_14,
    int_aps_wght_m_axis_tvalid,
    new_transfer,
    \mem_reg[6][29] ,
    s_axil_ctrl_wdata,
    m_rst_sync3_reg,
    temp_m_axis_tvalid_reg,
    s_axis_tready_reg_reg,
    temp_m_axis_tvalid_reg_15,
    s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg_16,
    s_axis_tready_reg_reg_1,
    temp_m_axis_tvalid_reg_17,
    s_axis_tready_reg_reg_2,
    fsm_rst,
    internal_operation_error);
  output [0:0]Q;
  output int_adp_grid_m_axis_tready;
  output int_adp_scle_m_axis_tready;
  output store_t;
  output s_axis_t_tready_int;
  output store_u;
  output s_axis_t_tready_int_0;
  output store_u_1;
  output s_axis_t_tready_int_2;
  output store_u_3;
  output s_axis_t_tready_int_4;
  output err_unalligned_data_reg_reg;
  output \rst_pipeline_reg[3] ;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg;
  output [0:0]SR;
  output [0:0]D;
  output samples_in_0;
  output samples_in_0_5;
  output [0:0]\rst_pipeline_reg[3]_0 ;
  output s_axis_tready_early;
  output s_axis_tready_early_6;
  output s_axis_tready_early_7;
  output s_axis_tready_early_8;
  output int_buf_rslt_s_axis_tvalid;
  output [15:0]\half_pipeline_genblock.acc_reg_reg ;
  output p_0_in;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input switch;
  input \multi_channel_genblock.operation_error_reg_reduced ;
  input switch_9;
  input [63:0]int_aps_wght_m_axis_tdata;
  input int_buf_rslt_s_axis_tready;
  input int_adp_grid_m_axis_tvalid;
  input [0:0]int_adp_data_m_axis_tvalid;
  input int_adp_scle_m_axis_tvalid;
  input p_0_in_10;
  input m_terminate_frame_reg;
  input p_0_in_11;
  input m_terminate_frame_reg_12;
  input stage_1_in_axis_data_tlast;
  input m_terminate_frame_reg_13;
  input p_0_in_14;
  input [3:0]int_aps_wght_m_axis_tvalid;
  input new_transfer;
  input \mem_reg[6][29] ;
  input [0:0]s_axil_ctrl_wdata;
  input m_rst_sync3_reg;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_reg_reg;
  input temp_m_axis_tvalid_reg_15;
  input s_axis_tready_reg_reg_0;
  input temp_m_axis_tvalid_reg_16;
  input s_axis_tready_reg_reg_1;
  input temp_m_axis_tvalid_reg_17;
  input s_axis_tready_reg_reg_2;
  input fsm_rst;
  input internal_operation_error;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ;
  wire core_clk;
  wire err_unalligned_data_reg_reg;
  wire fsm_rst;
  wire [15:0]\half_pipeline_genblock.acc_reg_reg ;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire int_adp_grid_m_axis_tready;
  wire int_adp_grid_m_axis_tvalid;
  wire int_adp_scle_m_axis_tready;
  wire int_adp_scle_m_axis_tvalid;
  wire [63:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [3:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tlast;
  wire [0:0]int_axis_act_func_tready;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_buf_rslt_s_axis_tready;
  wire int_buf_rslt_s_axis_tvalid;
  wire internal_operation_error;
  wire m_axis_tlast_reg_reg;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_12;
  wire m_terminate_frame_reg_13;
  wire \mem_reg[6][29] ;
  wire \multi_channel_genblock.operation_error_reg_reduced ;
  wire new_transfer;
  wire p_0_in;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_14;
  wire \rst_pipeline_reg[3] ;
  wire [0:0]\rst_pipeline_reg[3]_0 ;
  wire [0:0]s_axil_ctrl_wdata;
  wire s_axis_t_tready_int;
  wire s_axis_t_tready_int_0;
  wire s_axis_t_tready_int_2;
  wire s_axis_t_tready_int_4;
  wire s_axis_tready_early;
  wire s_axis_tready_early_6;
  wire s_axis_tready_early_7;
  wire s_axis_tready_early_8;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire samples_in_0;
  wire samples_in_0_5;
  wire stage_1_in_axis_data_tlast;
  wire store_t;
  wire store_u;
  wire store_u_1;
  wire store_u_3;
  wire switch;
  wire switch_9;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_15;
  wire temp_m_axis_tvalid_reg_16;
  wire temp_m_axis_tvalid_reg_17;

  design_1_KanLayerInst_0_0_RSWAFFunction act_func_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_data_m_axis_tvalid(int_adp_data_m_axis_tvalid),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .int_axis_act_func_tlast(int_axis_act_func_tlast),
        .int_axis_act_func_tready(int_axis_act_func_tready),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .m_terminate_frame_reg(m_terminate_frame_reg),
        .m_terminate_frame_reg_12(m_terminate_frame_reg_12),
        .m_terminate_frame_reg_13(m_terminate_frame_reg_13),
        .p_0_in_10(p_0_in_10),
        .p_0_in_11(p_0_in_11),
        .p_0_in_14(p_0_in_14),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg (store_t),
        .s_axis_l_tready_int(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ),
        .s_axis_tready_reg_reg(int_adp_grid_m_axis_tready),
        .s_axis_tready_reg_reg_0(int_adp_scle_m_axis_tready),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast));
  design_1_KanLayerInst_0_0_ParallelizedLinearProcessingArray parallelized_lpa_inst
       (.D(D),
        .Q(Q),
        .SR(SR),
        .core_clk(core_clk),
        .err_unalligned_data_reg_reg(err_unalligned_data_reg_reg),
        .fsm_rst(fsm_rst),
        .\half_pipeline_genblock.acc_reg_reg (\half_pipeline_genblock.acc_reg_reg ),
        .\half_pipeline_genblock.extra_sig_reg_reg[1][1] (int_buf_rslt_s_axis_tvalid),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_act_func_tlast(int_axis_act_func_tlast),
        .int_axis_act_func_tready(int_axis_act_func_tready),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_buf_rslt_s_axis_tready(int_buf_rslt_s_axis_tready),
        .internal_operation_error(internal_operation_error),
        .m_rst_sync3_reg(m_rst_sync3_reg),
        .\mem_reg[6][29] (\mem_reg[6][29] ),
        .\multi_channel_genblock.operation_error_reg_reduced (\multi_channel_genblock.operation_error_reg_reduced ),
        .new_transfer(new_transfer),
        .p_0_in(p_0_in),
        .\rst_pipeline_reg[3]_0 (\rst_pipeline_reg[3] ),
        .\rst_pipeline_reg[3]_1 (\rst_pipeline_reg[3]_0 ),
        .s_axil_ctrl_wdata(s_axil_ctrl_wdata),
        .s_axis_l_tready_int(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk/s_axis_l_tready_int ),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_6(s_axis_tready_early_6),
        .s_axis_tready_early_7(s_axis_tready_early_7),
        .s_axis_tready_early_8(s_axis_tready_early_8),
        .s_axis_tready_reg_reg(s_axis_t_tready_int),
        .s_axis_tready_reg_reg_0(s_axis_t_tready_int_0),
        .s_axis_tready_reg_reg_1(s_axis_t_tready_int_2),
        .s_axis_tready_reg_reg_2(s_axis_t_tready_int_4),
        .s_axis_tready_reg_reg_3(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_4(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_5(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_6(s_axis_tready_reg_reg_2),
        .samples_in_0(samples_in_0),
        .samples_in_0_5(samples_in_0_5),
        .store_l_reg_reg(store_t),
        .store_l_reg_reg_0(store_u),
        .store_l_reg_reg_1(store_u_1),
        .store_l_reg_reg_2(store_u_3),
        .switch(switch),
        .switch_9(switch_9),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_15(temp_m_axis_tvalid_reg_15),
        .temp_m_axis_tvalid_reg_16(temp_m_axis_tvalid_reg_16),
        .temp_m_axis_tvalid_reg_17(temp_m_axis_tvalid_reg_17));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit
   (store_l_reg_reg_0,
    drop_t,
    op_start_reg,
    err_unalligned_data_reg,
    OPMODE,
    \rst_pipeline_reg[3] ,
    store_l_reg_reg_1,
    \fsm_state_reg[2]_0 ,
    \fsm_state_reg[2]_1 ,
    AR,
    store_t_reg,
    core_clk,
    drop_t_reg,
    op_start_reg_reg_0,
    err_unalligned_data_reg_reg_0,
    int_axis_t_tvalid,
    int_axis_l_tvalid,
    \half_pipeline_genblock.acc_reg_reg ,
    \i_/fsm_state_next_reg[1]_i_1 ,
    \up_register_genblock.s_axis_u_tready_int ,
    D,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    err_unalligned_data_int,
    \fsm_state_reg[2]_2 );
  output store_l_reg_reg_0;
  output drop_t;
  output op_start_reg;
  output err_unalligned_data_reg;
  output [0:0]OPMODE;
  output [2:0]\rst_pipeline_reg[3] ;
  output store_l_reg_reg_1;
  output [2:0]\fsm_state_reg[2]_0 ;
  output \fsm_state_reg[2]_1 ;
  input [1:0]AR;
  input store_t_reg;
  input core_clk;
  input drop_t_reg;
  input op_start_reg_reg_0;
  input err_unalligned_data_reg_reg_0;
  input int_axis_t_tvalid;
  input int_axis_l_tvalid;
  input \half_pipeline_genblock.acc_reg_reg ;
  input \i_/fsm_state_next_reg[1]_i_1 ;
  input \up_register_genblock.s_axis_u_tready_int ;
  input [2:0]D;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  input err_unalligned_data_int;
  input [2:0]\fsm_state_reg[2]_2 ;

  wire [1:0]AR;
  wire [2:0]D;
  wire [0:0]OPMODE;
  wire core_clk;
  wire drop_t;
  wire drop_t_reg;
  wire err_unalligned_data_int;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_reg_0;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire \fsm_state_reg[2]_1 ;
  wire [2:0]\fsm_state_reg[2]_2 ;
  wire \half_pipeline_genblock.acc_reg_reg ;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  wire \i_/fsm_state_next_reg[1]_i_1 ;
  wire int_axis_l_tvalid;
  wire int_axis_t_tvalid;
  wire op_start_reg;
  wire op_start_reg_reg_0;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_t_reg;
  wire \up_register_genblock.s_axis_u_tready_int ;

  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_t_reg),
        .Q(drop_t),
        .S(AR[1]));
  FDRE #(
    .INIT(1'b0)) 
    err_unalligned_data_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(err_unalligned_data_reg_reg_0),
        .Q(err_unalligned_data_reg),
        .R(AR[1]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(AR[0]),
        .D(D[0]),
        .G(\half_pipeline_genblock.acc_reg_reg_0 ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(AR[0]),
        .D(D[1]),
        .G(\half_pipeline_genblock.acc_reg_reg_0 ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \fsm_state_next_reg[1]_i_5 
       (.I0(\i_/fsm_state_next_reg[1]_i_1 ),
        .I1(\up_register_genblock.s_axis_u_tready_int ),
        .I2(\fsm_state_reg[2]_0 [2]),
        .I3(\fsm_state_reg[2]_0 [1]),
        .I4(\fsm_state_reg[2]_0 [0]),
        .O(store_l_reg_reg_1));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(AR[1]),
        .D(D[2]),
        .G(\half_pipeline_genblock.acc_reg_reg_0 ),
        .PRE(err_unalligned_data_int),
        .Q(\rst_pipeline_reg[3] [2]));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_2 [0]),
        .Q(\fsm_state_reg[2]_0 [0]),
        .R(AR[1]));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_2 [1]),
        .Q(\fsm_state_reg[2]_0 [1]),
        .R(AR[1]));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_2 [2]),
        .Q(\fsm_state_reg[2]_0 [2]),
        .R(AR[1]));
  LUT6 #(
    .INIT(64'h00009000AAAA9999)) 
    \half_pipeline_genblock.acc_reg_reg_i_1__2 
       (.I0(\rst_pipeline_reg[3] [0]),
        .I1(\rst_pipeline_reg[3] [1]),
        .I2(int_axis_t_tvalid),
        .I3(int_axis_l_tvalid),
        .I4(\rst_pipeline_reg[3] [2]),
        .I5(\half_pipeline_genblock.acc_reg_reg ),
        .O(OPMODE));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \half_pipeline_genblock.extra_sig_reg[1][1]_i_1 
       (.I0(\fsm_state_reg[2]_0 [2]),
        .I1(\fsm_state_reg[2]_0 [1]),
        .I2(\fsm_state_reg[2]_0 [0]),
        .O(\fsm_state_reg[2]_1 ));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_reg_0),
        .Q(op_start_reg),
        .S(AR[1]));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_t_reg),
        .Q(store_l_reg_reg_0),
        .R(AR[1]));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit__parameterized0
   (store_l_reg_reg_0,
    drop_t,
    acc_res_reg,
    op_start_reg,
    export_rslt_reg_reg_0,
    local_tlast_reg_reg_0,
    \rst_pipeline_reg[3] ,
    OPMODE,
    export_rslt_reg_reg_1,
    \fsm_state_reg[2]_0 ,
    Q,
    store_u_reg,
    core_clk,
    drop_u_reg,
    acc_res_reg_reg_0,
    op_start_reg_reg_0,
    local_tlast_reg_reg_1,
    export_rslt_reg_next__0,
    int_axis_ud_tready_2,
    export_rslt_reg_reg_2,
    \half_pipeline_genblock.acc_reg_reg ,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    export_rslt_reg_reg_3,
    \half_pipeline_genblock.acc_reg_reg_1 ,
    \fsm_state_reg[2]_1 );
  output store_l_reg_reg_0;
  output drop_t;
  output acc_res_reg;
  output op_start_reg;
  output export_rslt_reg_reg_0;
  output local_tlast_reg_reg_0;
  output [2:0]\rst_pipeline_reg[3] ;
  output [0:0]OPMODE;
  output [0:0]export_rslt_reg_reg_1;
  output [2:0]\fsm_state_reg[2]_0 ;
  input [0:0]Q;
  input store_u_reg;
  input core_clk;
  input drop_u_reg;
  input acc_res_reg_reg_0;
  input op_start_reg_reg_0;
  input local_tlast_reg_reg_1;
  input export_rslt_reg_next__0;
  input int_axis_ud_tready_2;
  input export_rslt_reg_reg_2;
  input \half_pipeline_genblock.acc_reg_reg ;
  input \half_pipeline_genblock.acc_reg_reg_0 ;
  input [2:0]export_rslt_reg_reg_3;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_1 ;
  input [2:0]\fsm_state_reg[2]_1 ;

  wire [0:0]OPMODE;
  wire [0:0]Q;
  wire acc_res_reg;
  wire acc_res_reg_reg_0;
  wire core_clk;
  wire drop_t;
  wire drop_u_reg;
  wire export_rslt_reg_i_1_n_0;
  wire export_rslt_reg_next__0;
  wire export_rslt_reg_reg_0;
  wire [0:0]export_rslt_reg_reg_1;
  wire export_rslt_reg_reg_2;
  wire [2:0]export_rslt_reg_reg_3;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire [2:0]\fsm_state_reg[2]_1 ;
  wire \half_pipeline_genblock.acc_reg_reg ;
  wire \half_pipeline_genblock.acc_reg_reg_0 ;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_1 ;
  wire int_axis_ud_tready_2;
  wire local_tlast_reg_reg_0;
  wire local_tlast_reg_reg_1;
  wire op_start_reg;
  wire op_start_reg_reg_0;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire store_l_reg_reg_0;
  wire store_u_reg;

  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_reg_0),
        .Q(acc_res_reg),
        .R(Q));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_u_reg),
        .Q(drop_t),
        .S(Q));
  LUT6 #(
    .INIT(64'hFFFBFF0000080000)) 
    export_rslt_reg_i_1
       (.I0(export_rslt_reg_next__0),
        .I1(int_axis_ud_tready_2),
        .I2(export_rslt_reg_reg_2),
        .I3(Q),
        .I4(\rst_pipeline_reg[3] [2]),
        .I5(export_rslt_reg_reg_0),
        .O(export_rslt_reg_i_1_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1_n_0),
        .Q(export_rslt_reg_reg_0),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(export_rslt_reg_reg_3[0]),
        .G(\half_pipeline_genblock.acc_reg_reg_1 ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(export_rslt_reg_reg_3[1]),
        .G(\half_pipeline_genblock.acc_reg_reg_1 ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [1]));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(export_rslt_reg_reg_3[2]),
        .G(\half_pipeline_genblock.acc_reg_reg_1 ),
        .PRE(1'b0),
        .Q(\rst_pipeline_reg[3] [2]));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [0]),
        .Q(\fsm_state_reg[2]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [1]),
        .Q(\fsm_state_reg[2]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [2]),
        .Q(\fsm_state_reg[2]_0 [2]),
        .R(Q));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \half_pipeline_genblock.acc_reg_reg_i_1 
       (.I0(\half_pipeline_genblock.acc_reg_reg ),
        .I1(\rst_pipeline_reg[3] [1]),
        .I2(export_rslt_reg_reg_0),
        .I3(\half_pipeline_genblock.acc_reg_reg_0 ),
        .I4(\rst_pipeline_reg[3] [2]),
        .I5(\rst_pipeline_reg[3] [0]),
        .O(export_rslt_reg_reg_1));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \half_pipeline_genblock.mlt_reg_reg_i_53 
       (.I0(\rst_pipeline_reg[3] [0]),
        .I1(\rst_pipeline_reg[3] [1]),
        .I2(\rst_pipeline_reg[3] [2]),
        .I3(acc_res_reg),
        .O(OPMODE));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_reg_1),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_reg_0),
        .Q(op_start_reg),
        .S(Q));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_u_reg),
        .Q(store_l_reg_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit__parameterized1
   (store_l_reg_reg_0,
    drop_t,
    acc_res_reg,
    op_start_reg,
    export_rslt_reg_reg_0,
    local_tlast_reg_reg_0,
    \rst_pipeline_reg[3] ,
    OPMODE,
    export_rslt_reg_reg_1,
    \fsm_state_reg[2]_0 ,
    Q,
    store_u_reg,
    core_clk,
    drop_u_reg,
    acc_res_reg_reg_0,
    op_start_reg_reg_0,
    local_tlast_reg_reg_1,
    export_rslt_reg_next__0,
    int_axis_ud_tready_1,
    export_rslt_reg_reg_2,
    \half_pipeline_genblock.acc_reg_reg ,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    D,
    \half_pipeline_genblock.acc_reg_reg_1 ,
    \fsm_state_reg[2]_1 );
  output store_l_reg_reg_0;
  output drop_t;
  output acc_res_reg;
  output op_start_reg;
  output export_rslt_reg_reg_0;
  output local_tlast_reg_reg_0;
  output [2:0]\rst_pipeline_reg[3] ;
  output [0:0]OPMODE;
  output [0:0]export_rslt_reg_reg_1;
  output [2:0]\fsm_state_reg[2]_0 ;
  input [0:0]Q;
  input store_u_reg;
  input core_clk;
  input drop_u_reg;
  input acc_res_reg_reg_0;
  input op_start_reg_reg_0;
  input local_tlast_reg_reg_1;
  input export_rslt_reg_next__0;
  input int_axis_ud_tready_1;
  input export_rslt_reg_reg_2;
  input \half_pipeline_genblock.acc_reg_reg ;
  input \half_pipeline_genblock.acc_reg_reg_0 ;
  input [2:0]D;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_1 ;
  input [2:0]\fsm_state_reg[2]_1 ;

  wire [2:0]D;
  wire [0:0]OPMODE;
  wire [0:0]Q;
  wire acc_res_reg;
  wire acc_res_reg_reg_0;
  wire core_clk;
  wire drop_t;
  wire drop_u_reg;
  wire export_rslt_reg_i_1__0_n_0;
  wire export_rslt_reg_next__0;
  wire export_rslt_reg_reg_0;
  wire [0:0]export_rslt_reg_reg_1;
  wire export_rslt_reg_reg_2;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire [2:0]\fsm_state_reg[2]_1 ;
  wire \half_pipeline_genblock.acc_reg_reg ;
  wire \half_pipeline_genblock.acc_reg_reg_0 ;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_1 ;
  wire int_axis_ud_tready_1;
  wire local_tlast_reg_reg_0;
  wire local_tlast_reg_reg_1;
  wire op_start_reg;
  wire op_start_reg_reg_0;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire store_l_reg_reg_0;
  wire store_u_reg;

  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_reg_0),
        .Q(acc_res_reg),
        .R(Q));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_u_reg),
        .Q(drop_t),
        .S(Q));
  LUT6 #(
    .INIT(64'hFFFBFF0000080000)) 
    export_rslt_reg_i_1__0
       (.I0(export_rslt_reg_next__0),
        .I1(int_axis_ud_tready_1),
        .I2(export_rslt_reg_reg_2),
        .I3(Q),
        .I4(\rst_pipeline_reg[3] [2]),
        .I5(export_rslt_reg_reg_0),
        .O(export_rslt_reg_i_1__0_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1__0_n_0),
        .Q(export_rslt_reg_reg_0),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(D[0]),
        .G(\half_pipeline_genblock.acc_reg_reg_1 ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [0]));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(D[1]),
        .G(\half_pipeline_genblock.acc_reg_reg_1 ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [1]));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(D[2]),
        .G(\half_pipeline_genblock.acc_reg_reg_1 ),
        .PRE(1'b0),
        .Q(\rst_pipeline_reg[3] [2]));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [0]),
        .Q(\fsm_state_reg[2]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [1]),
        .Q(\fsm_state_reg[2]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [2]),
        .Q(\fsm_state_reg[2]_0 [2]),
        .R(Q));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \half_pipeline_genblock.acc_reg_reg_i_1__0 
       (.I0(\half_pipeline_genblock.acc_reg_reg ),
        .I1(\rst_pipeline_reg[3] [1]),
        .I2(export_rslt_reg_reg_0),
        .I3(\half_pipeline_genblock.acc_reg_reg_0 ),
        .I4(\rst_pipeline_reg[3] [2]),
        .I5(\rst_pipeline_reg[3] [0]),
        .O(export_rslt_reg_reg_1));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \half_pipeline_genblock.mlt_reg_reg_i_53__0 
       (.I0(\rst_pipeline_reg[3] [0]),
        .I1(\rst_pipeline_reg[3] [1]),
        .I2(\rst_pipeline_reg[3] [2]),
        .I3(acc_res_reg),
        .O(OPMODE));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_reg_1),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_reg_0),
        .Q(op_start_reg),
        .S(Q));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_u_reg),
        .Q(store_l_reg_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ParallelizedLPEControlUnit" *) 
module design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit__parameterized2
   (store_l_reg_reg_0,
    acc_res_reg,
    drop_t,
    op_start,
    export_rslt_reg_reg_0,
    local_tlast_reg_reg_0,
    \fsm_state_reg[2]_0 ,
    \rst_pipeline_reg[3] ,
    OPMODE,
    \i_/half_pipeline_genblock.acc_reg_reg_i_2__2 ,
    Q,
    store_u_reg,
    core_clk,
    acc_res_reg_reg_0,
    drop_u_reg,
    op_start_reg_reg_0,
    local_tlast_reg_reg_1,
    int_buf_rslt_s_axis_tready,
    export_rslt_reg_reg_1,
    bypass_adder,
    D,
    \half_pipeline_genblock.mlt_reg_reg ,
    \fsm_state_reg[2]_1 );
  output store_l_reg_reg_0;
  output acc_res_reg;
  output drop_t;
  output op_start;
  output export_rslt_reg_reg_0;
  output local_tlast_reg_reg_0;
  output [2:0]\fsm_state_reg[2]_0 ;
  output [2:0]\rst_pipeline_reg[3] ;
  output [0:0]OPMODE;
  output [0:0]\i_/half_pipeline_genblock.acc_reg_reg_i_2__2 ;
  input [0:0]Q;
  input store_u_reg;
  input core_clk;
  input acc_res_reg_reg_0;
  input drop_u_reg;
  input op_start_reg_reg_0;
  input local_tlast_reg_reg_1;
  input int_buf_rslt_s_axis_tready;
  input export_rslt_reg_reg_1;
  input bypass_adder;
  input [1:0]D;
  input [0:0]\half_pipeline_genblock.mlt_reg_reg ;
  input [2:0]\fsm_state_reg[2]_1 ;

  wire [1:0]D;
  wire [0:0]OPMODE;
  wire [0:0]Q;
  wire acc_res_reg;
  wire acc_res_reg_reg_0;
  wire bypass_adder;
  wire core_clk;
  wire drop_t;
  wire drop_u_reg;
  wire export_rslt_reg_i_1__1_n_0;
  wire export_rslt_reg_reg_0;
  wire export_rslt_reg_reg_1;
  wire [0:0]fsm_state_next__0;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire [2:0]\fsm_state_reg[2]_1 ;
  wire [0:0]\half_pipeline_genblock.mlt_reg_reg ;
  wire [0:0]\i_/half_pipeline_genblock.acc_reg_reg_i_2__2 ;
  wire int_buf_rslt_s_axis_tready;
  wire local_tlast_reg_reg_0;
  wire local_tlast_reg_reg_1;
  wire op_start;
  wire op_start_reg_reg_0;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire store_l_reg_reg_0;
  wire store_u_reg;

  FDRE acc_res_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(acc_res_reg_reg_0),
        .Q(acc_res_reg),
        .R(Q));
  FDSE drop_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_u_reg),
        .Q(drop_t),
        .S(Q));
  LUT6 #(
    .INIT(64'hFFFFFF0000800000)) 
    export_rslt_reg_i_1__1
       (.I0(local_tlast_reg_reg_0),
        .I1(export_rslt_reg_reg_1),
        .I2(int_buf_rslt_s_axis_tready),
        .I3(Q),
        .I4(\rst_pipeline_reg[3] [2]),
        .I5(export_rslt_reg_reg_0),
        .O(export_rslt_reg_i_1__1_n_0));
  FDRE export_rslt_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(export_rslt_reg_i_1__1_n_0),
        .Q(export_rslt_reg_reg_0),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[0] 
       (.CLR(Q),
        .D(fsm_state_next__0),
        .G(\half_pipeline_genblock.mlt_reg_reg ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [0]));
  LUT5 #(
    .INIT(32'h10505050)) 
    \fsm_state_next_reg[0]_i_1 
       (.I0(\fsm_state_reg[2]_0 [1]),
        .I1(\fsm_state_reg[2]_0 [2]),
        .I2(\fsm_state_reg[2]_0 [0]),
        .I3(int_buf_rslt_s_axis_tready),
        .I4(local_tlast_reg_reg_0),
        .O(fsm_state_next__0));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    \fsm_state_next_reg[1] 
       (.CLR(Q),
        .D(D[0]),
        .G(\half_pipeline_genblock.mlt_reg_reg ),
        .GE(1'b1),
        .Q(\rst_pipeline_reg[3] [1]));
  LDCP \fsm_state_next_reg[2] 
       (.CLR(Q),
        .D(D[1]),
        .G(\half_pipeline_genblock.mlt_reg_reg ),
        .PRE(1'b0),
        .Q(\rst_pipeline_reg[3] [2]));
  FDRE \fsm_state_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [0]),
        .Q(\fsm_state_reg[2]_0 [0]),
        .R(Q));
  FDRE \fsm_state_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [1]),
        .Q(\fsm_state_reg[2]_0 [1]),
        .R(Q));
  FDRE \fsm_state_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\fsm_state_reg[2]_1 [2]),
        .Q(\fsm_state_reg[2]_0 [2]),
        .R(Q));
  LUT1 #(
    .INIT(2'h1)) 
    \half_pipeline_genblock.acc_reg_reg_i_1__1 
       (.I0(bypass_adder),
        .O(\i_/half_pipeline_genblock.acc_reg_reg_i_2__2 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \half_pipeline_genblock.mlt_reg_reg_i_53__1 
       (.I0(\rst_pipeline_reg[3] [0]),
        .I1(\rst_pipeline_reg[3] [1]),
        .I2(acc_res_reg),
        .I3(\rst_pipeline_reg[3] [2]),
        .O(OPMODE));
  FDRE local_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(local_tlast_reg_reg_1),
        .Q(local_tlast_reg_reg_0),
        .R(1'b0));
  FDSE op_start_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(op_start_reg_reg_0),
        .Q(op_start),
        .S(Q));
  FDRE store_l_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(store_u_reg),
        .Q(store_l_reg_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingArray" *) 
module design_1_KanLayerInst_0_0_ParallelizedLinearProcessingArray
   (store_l_reg_reg,
    Q,
    s_axis_l_tready_int,
    s_axis_tready_reg_reg,
    store_l_reg_reg_0,
    s_axis_tready_reg_reg_0,
    store_l_reg_reg_1,
    s_axis_tready_reg_reg_1,
    store_l_reg_reg_2,
    s_axis_tready_reg_reg_2,
    err_unalligned_data_reg_reg,
    \rst_pipeline_reg[3]_0 ,
    SR,
    D,
    samples_in_0,
    samples_in_0_5,
    \rst_pipeline_reg[3]_1 ,
    s_axis_tready_early,
    s_axis_tready_early_6,
    s_axis_tready_early_7,
    s_axis_tready_early_8,
    int_axis_act_func_tready,
    \half_pipeline_genblock.extra_sig_reg_reg[1][1] ,
    \half_pipeline_genblock.acc_reg_reg ,
    p_0_in,
    core_clk,
    int_aps_wght_m_axis_tlast,
    switch,
    \multi_channel_genblock.operation_error_reg_reduced ,
    switch_9,
    int_aps_wght_m_axis_tdata,
    int_buf_rslt_s_axis_tready,
    int_axis_act_func_tvalid,
    int_axis_act_func_tlast,
    int_aps_wght_m_axis_tvalid,
    new_transfer,
    \mem_reg[6][29] ,
    s_axil_ctrl_wdata,
    m_rst_sync3_reg,
    temp_m_axis_tvalid_reg,
    s_axis_tready_reg_reg_3,
    temp_m_axis_tvalid_reg_15,
    s_axis_tready_reg_reg_4,
    temp_m_axis_tvalid_reg_16,
    s_axis_tready_reg_reg_5,
    temp_m_axis_tvalid_reg_17,
    s_axis_tready_reg_reg_6,
    fsm_rst,
    internal_operation_error);
  output store_l_reg_reg;
  output [0:0]Q;
  output s_axis_l_tready_int;
  output s_axis_tready_reg_reg;
  output store_l_reg_reg_0;
  output s_axis_tready_reg_reg_0;
  output store_l_reg_reg_1;
  output s_axis_tready_reg_reg_1;
  output store_l_reg_reg_2;
  output s_axis_tready_reg_reg_2;
  output err_unalligned_data_reg_reg;
  output \rst_pipeline_reg[3]_0 ;
  output [0:0]SR;
  output [0:0]D;
  output samples_in_0;
  output samples_in_0_5;
  output [0:0]\rst_pipeline_reg[3]_1 ;
  output s_axis_tready_early;
  output s_axis_tready_early_6;
  output s_axis_tready_early_7;
  output s_axis_tready_early_8;
  output [0:0]int_axis_act_func_tready;
  output \half_pipeline_genblock.extra_sig_reg_reg[1][1] ;
  output [15:0]\half_pipeline_genblock.acc_reg_reg ;
  output p_0_in;
  input core_clk;
  input [0:0]int_aps_wght_m_axis_tlast;
  input switch;
  input \multi_channel_genblock.operation_error_reg_reduced ;
  input switch_9;
  input [63:0]int_aps_wght_m_axis_tdata;
  input int_buf_rslt_s_axis_tready;
  input [0:0]int_axis_act_func_tvalid;
  input [0:0]int_axis_act_func_tlast;
  input [3:0]int_aps_wght_m_axis_tvalid;
  input new_transfer;
  input \mem_reg[6][29] ;
  input [0:0]s_axil_ctrl_wdata;
  input m_rst_sync3_reg;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_reg_reg_3;
  input temp_m_axis_tvalid_reg_15;
  input s_axis_tready_reg_reg_4;
  input temp_m_axis_tvalid_reg_16;
  input s_axis_tready_reg_reg_5;
  input temp_m_axis_tvalid_reg_17;
  input s_axis_tready_reg_reg_6;
  input fsm_rst;
  input internal_operation_error;

  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire acc_res;
  wire acc_res_19;
  wire acc_res_33;
  wire \axis_register_l_inst/s_axis_tready_early ;
  wire \axis_register_l_inst/temp_m_axis_tvalid_reg ;
  wire \axis_register_t_inst/s_axis_tready_early ;
  wire \axis_register_t_inst/s_axis_tready_early_13 ;
  wire \axis_register_t_inst/s_axis_tready_early_2 ;
  wire \axis_register_t_inst/s_axis_tready_early_29 ;
  wire \axis_register_t_inst/store_axis_input_to_temp ;
  wire \axis_register_t_inst/store_axis_input_to_temp_14 ;
  wire \axis_register_t_inst/store_axis_input_to_temp_3 ;
  wire \axis_register_t_inst/store_axis_input_to_temp_30 ;
  wire \axis_register_t_inst/temp_m_axis_tvalid_reg ;
  wire \axis_register_t_inst/temp_m_axis_tvalid_reg_37 ;
  wire \axis_register_t_inst/temp_m_axis_tvalid_reg_46 ;
  wire \axis_register_t_inst/temp_m_axis_tvalid_reg_59 ;
  wire \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15 ;
  wire \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ;
  wire \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ;
  wire \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10 ;
  wire \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_18 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_19 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_20 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_21 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_22 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_23 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_24 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_25 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_26 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_27 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_28 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_29 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_30 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_31 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_32 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_33 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_34 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_35 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_36 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_37 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_38 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_39 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_40 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_41 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_42 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_43 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_44 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_45 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_46 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_47 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_48 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_49 ;
  wire \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_50 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_20 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_21 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_22 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_23 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_24 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_25 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_26 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_27 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_28 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_29 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_30 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_31 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_32 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_33 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_34 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_35 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_36 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_37 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_38 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_39 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_40 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_41 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_42 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_43 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_44 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_45 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_46 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_47 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_48 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_49 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_50 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_51 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_52 ;
  wire \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_9 ;
  wire bypass_adder;
  wire bypass_adder_11;
  wire bypass_adder_27;
  wire \control_unit/acc_res_reg ;
  wire \control_unit/acc_res_reg_51 ;
  wire \control_unit/acc_res_reg_65 ;
  wire \control_unit/drop_t_reg ;
  wire \control_unit/drop_u_reg ;
  wire \control_unit/drop_u_reg_26 ;
  wire \control_unit/drop_u_reg_6 ;
  wire \control_unit/err_unalligned_data_int ;
  wire \control_unit/err_unalligned_data_reg ;
  wire \control_unit/export_rslt_reg_next__0 ;
  wire \control_unit/export_rslt_reg_next__0_17 ;
  wire [2:0]\control_unit/fsm_state ;
  wire [2:0]\control_unit/fsm_state_34 ;
  wire [2:0]\control_unit/fsm_state_42 ;
  wire [2:0]\control_unit/fsm_state_57 ;
  wire [2:0]\control_unit/fsm_state_next ;
  wire \control_unit/fsm_state_next1__0 ;
  wire \control_unit/fsm_state_next1__0_22 ;
  wire [2:0]\control_unit/fsm_state_next_35 ;
  wire [2:0]\control_unit/fsm_state_next_44 ;
  wire [2:0]\control_unit/fsm_state_next_56 ;
  wire [2:0]\control_unit/fsm_state_next__0 ;
  wire [2:0]\control_unit/fsm_state_next__0_1 ;
  wire [2:0]\control_unit/fsm_state_next__0_12 ;
  wire [2:1]\control_unit/fsm_state_next__0_28 ;
  wire \control_unit/local_tlast_reg ;
  wire \control_unit/local_tlast_reg_20 ;
  wire \control_unit/op_start_reg ;
  wire \control_unit/op_start_reg_38 ;
  wire \control_unit/op_start_reg_50 ;
  wire \control_unit/p_9_in ;
  wire \control_unit/store_t_reg ;
  wire \control_unit/store_u_reg ;
  wire \control_unit/store_u_reg_21 ;
  wire \control_unit/store_u_reg_32 ;
  wire core_clk;
  wire drop_t;
  wire drop_t_39;
  wire drop_t_52;
  wire drop_t_64;
  wire drop_u;
  wire drop_u_10;
  wire err_unalligned_data_reg_reg;
  wire export_rslt;
  wire export_rslt_18;
  wire export_rslt_last;
  wire export_rslt_last_23;
  wire export_rslt_last_60;
  wire export_rslt_sync;
  wire export_rslt_sync_40;
  wire fsm_rst;
  wire [15:0]\half_pipeline_genblock.acc_reg_reg ;
  wire \half_pipeline_genblock.extra_sig_reg_reg[1][1] ;
  wire \i_/acc_res_reg_i_1__0_n_0 ;
  wire \i_/acc_res_reg_i_1__1_n_0 ;
  wire \i_/acc_res_reg_i_1_n_0 ;
  wire \i_/err_unalligned_data_reg_i_1_n_0 ;
  wire \i_/export_rslt_reg_i_2__1_n_0 ;
  wire \i_/fsm_state[0]_i_1__0_n_0 ;
  wire \i_/fsm_state[0]_i_1__1_n_0 ;
  wire \i_/fsm_state[0]_i_1__2_n_0 ;
  wire \i_/fsm_state[0]_i_1_n_0 ;
  wire \i_/fsm_state[1]_i_1__0_n_0 ;
  wire \i_/fsm_state[1]_i_1__1_n_0 ;
  wire \i_/fsm_state[1]_i_1__2_n_0 ;
  wire \i_/fsm_state[1]_i_1_n_0 ;
  wire \i_/fsm_state[2]_i_1__0_n_0 ;
  wire \i_/fsm_state[2]_i_1__1_n_0 ;
  wire \i_/fsm_state[2]_i_1__2_n_0 ;
  wire \i_/fsm_state[2]_i_1_n_0 ;
  wire \i_/fsm_state_next_reg[0]_i_2_n_0 ;
  wire \i_/fsm_state_next_reg[0]_i_3_n_0 ;
  wire \i_/fsm_state_next_reg[1]_i_2_n_0 ;
  wire \i_/fsm_state_next_reg[1]_i_3_n_0 ;
  wire \i_/fsm_state_next_reg[1]_i_4_n_0 ;
  wire \i_/fsm_state_next_reg[1]_i_6_n_0 ;
  wire \i_/fsm_state_next_reg[2]_i_2__0_n_0 ;
  wire \i_/fsm_state_next_reg[2]_i_2__1_n_0 ;
  wire \i_/fsm_state_next_reg[2]_i_2__2_n_0 ;
  wire \i_/fsm_state_next_reg[2]_i_2_n_0 ;
  wire \i_/fsm_state_next_reg[2]_i_4_n_0 ;
  wire \i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0 ;
  wire \i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0 ;
  wire \i_/half_pipeline_genblock.acc_reg_reg_i_2_n_0 ;
  wire \i_/half_pipeline_genblock.acc_reg_reg_i_3_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_19_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_1__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_1__1_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_20_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_21_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_22_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_23_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_24_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_25_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_26_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_27_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_28_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_29_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_30_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_31_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_32_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_33_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_34_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_35_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_36_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_37_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_38_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_39_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_40_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_41_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_42_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_43_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_44_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_45_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_46_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_47_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_48_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_49_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_50_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_51__0_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_51__1_n_0 ;
  wire \i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0 ;
  wire \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0 ;
  wire \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0 ;
  wire \i_/local_tlast_reg_i_1__0_n_0 ;
  wire \i_/local_tlast_reg_i_1__1_n_0 ;
  wire \i_/local_tlast_reg_i_1_n_0 ;
  wire \i_/local_tlast_reg_i_2__0_n_0 ;
  wire \i_/local_tlast_reg_i_2__1_n_0 ;
  wire \i_/local_tlast_reg_i_2_n_0 ;
  wire \i_/local_tlast_reg_i_3__0_n_0 ;
  wire \i_/local_tlast_reg_i_3_n_0 ;
  wire \i_/m_axis_tlast_reg_i_1__0_n_0 ;
  wire \i_/m_axis_tlast_reg_i_1_n_0 ;
  wire \i_/op_start_reg_i_1__0_n_0 ;
  wire \i_/op_start_reg_i_1__1_n_0 ;
  wire \i_/op_start_reg_i_1__2_n_0 ;
  wire \i_/op_start_reg_i_1_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[0]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[10]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[11]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[12]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[13]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[14]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[15]_i_1__4_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[16]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[17]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[18]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[19]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[1]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[20]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[21]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[22]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[23]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[24]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[25]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[26]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[27]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[28]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[29]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[2]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[30]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[31]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[32]_i_2__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[3]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[4]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[5]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[6]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[7]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[8]_i_1__0_n_0 ;
  wire \i_/temp_m_axis_tdata_reg[9]_i_1__0_n_0 ;
  wire [63:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [3:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tlast;
  wire [0:0]int_axis_act_func_tready;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_l_tready__0;
  wire int_axis_l_tvalid;
  wire int_axis_t_tready__0;
  wire int_axis_t_tready__0_15;
  wire int_axis_t_tready__0_31;
  wire int_axis_t_tready__0_4;
  wire int_axis_t_tvalid;
  wire int_axis_t_tvalid_36;
  wire int_axis_t_tvalid_45;
  wire int_axis_t_tvalid_58;
  wire [32:0]int_axis_u_tdata;
  wire [32:0]int_axis_u_tdata_43;
  wire [31:16]int_axis_u_tdata_55;
  wire int_axis_u_tlast;
  wire int_axis_u_tlast_49;
  wire int_axis_u_tlast_63;
  wire int_axis_u_tready;
  wire int_axis_u_tready_25;
  wire int_axis_u_tready_9;
  wire int_axis_u_tvalid;
  wire int_axis_u_tvalid_47;
  wire int_axis_u_tvalid_61;
  wire [32:0]\int_axis_ud_tdata[1]_2 ;
  wire int_axis_ud_tlast_1;
  wire int_axis_ud_tlast_2;
  wire int_axis_ud_tready_1;
  wire int_axis_ud_tready_2;
  wire int_axis_ud_tvalid_3;
  wire int_buf_rslt_s_axis_tready;
  wire internal_operation_error;
  wire m_rst_sync3_reg;
  wire \mem_reg[6][29] ;
  wire \multi_channel_genblock.operation_error_reg_reduced ;
  wire new_transfer;
  wire op_start;
  wire op_start_16;
  wire op_start_5;
  wire p_0_in;
  wire [32:0]partial_sum_reg;
  wire [32:0]partial_sum_reg_41;
  wire [31:16]partial_sum_reg_54;
  wire rst_pipeline_reg;
  wire rst_pipeline_reg0;
  wire \rst_pipeline_reg[3]_0 ;
  wire [0:0]\rst_pipeline_reg[3]_1 ;
  wire \rst_pipeline_reg_n_0_[1] ;
  wire \rst_pipeline_reg_n_0_[2] ;
  wire [0:0]s_axil_ctrl_wdata;
  wire s_axis_l_tready_int;
  wire [32:0]s_axis_tdata;
  wire s_axis_tready_early;
  wire s_axis_tready_early_6;
  wire s_axis_tready_early_7;
  wire s_axis_tready_early_8;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire s_axis_tready_reg_reg_3;
  wire s_axis_tready_reg_reg_4;
  wire s_axis_tready_reg_reg_5;
  wire s_axis_tready_reg_reg_6;
  wire s_axis_tvalid01_out;
  wire s_axis_tvalid01_out_8;
  wire samples_in_0;
  wire samples_in_0_5;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire store_l_reg_reg_1;
  wire store_l_reg_reg_2;
  wire switch;
  wire switch_9;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_15;
  wire temp_m_axis_tvalid_reg_16;
  wire temp_m_axis_tvalid_reg_17;
  wire \up_register_genblock.axis_register_u_inst/s_axis_tready_early ;
  wire \up_register_genblock.axis_register_u_inst/s_axis_tready_early_0 ;
  wire \up_register_genblock.axis_register_u_inst/s_axis_tready_early_7 ;
  wire \up_register_genblock.axis_register_u_inst/store_axis_input_to_output ;
  wire \up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ;
  wire \up_register_genblock.axis_register_u_inst/store_axis_input_to_temp ;
  wire \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg ;
  wire \up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg_66 ;
  wire \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg ;
  wire \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_48 ;
  wire \up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_62 ;
  wire \up_register_genblock.s_axis_u_tready_int ;
  wire \up_register_genblock.s_axis_u_tready_int_53 ;
  wire \up_register_genblock.s_axis_u_tready_int_67 ;

  design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement \batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk 
       (.AR(\i_/fsm_state_next_reg[1]_i_2_n_0 ),
        .D(\control_unit/fsm_state_next__0 ),
        .E(\axis_register_t_inst/store_axis_input_to_temp ),
        .Q(Q),
        .acc(\int_axis_ud_tdata[1]_2 ),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .drop_t_reg(\control_unit/drop_t_reg ),
        .err_unalligned_data_int(\control_unit/err_unalligned_data_int ),
        .err_unalligned_data_reg(\control_unit/err_unalligned_data_reg ),
        .err_unalligned_data_reg_reg(err_unalligned_data_reg_reg),
        .err_unalligned_data_reg_reg_0(\i_/err_unalligned_data_reg_i_1_n_0 ),
        .\fsm_state_reg[2] (\control_unit/fsm_state ),
        .\fsm_state_reg[2]_0 ({\i_/fsm_state[2]_i_1__2_n_0 ,\i_/fsm_state[1]_i_1_n_0 ,\i_/fsm_state[0]_i_1_n_0 }),
        .\half_pipeline_genblock.acc_reg_reg (\i_/half_pipeline_genblock.acc_reg_reg_i_2_n_0 ),
        .\half_pipeline_genblock.acc_reg_reg_0 (\i_/fsm_state_next_reg[2]_i_2_n_0 ),
        .\half_pipeline_genblock.mlt_reg_reg (\i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0 ),
        .\i_/fsm_state_next_reg[1]_i_1 (store_l_reg_reg_0),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[15:0]),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[0]),
        .int_axis_act_func_tlast(int_axis_act_func_tlast),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_axis_l_tready__0(int_axis_l_tready__0),
        .int_axis_l_tvalid(int_axis_l_tvalid),
        .int_axis_t_tready__0(int_axis_t_tready__0),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .int_axis_ud_tvalid_3(int_axis_ud_tvalid_3),
        .m_axis_tlast_reg_reg(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .m_axis_tlast_reg_reg_0(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .op_start_reg(\control_unit/op_start_reg ),
        .op_start_reg_reg(\i_/op_start_reg_i_1_n_0 ),
        .p_0_in(p_0_in),
        .reset_acc(op_start),
        .\rst_pipeline_reg[3] (\control_unit/fsm_state_next ),
        .s_axis_tready_early(\axis_register_l_inst/s_axis_tready_early ),
        .s_axis_tready_early_1(\axis_register_t_inst/s_axis_tready_early ),
        .s_axis_tready_early_8(s_axis_tready_early_8),
        .s_axis_tready_reg_reg(s_axis_l_tready_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(s_axis_tready_reg_reg_6),
        .samples_in_0(samples_in_0),
        .store_l_reg_reg(store_l_reg_reg),
        .store_l_reg_reg_0(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15 ),
        .store_t_reg(\control_unit/store_t_reg ),
        .switch(switch),
        .temp_m_axis_tvalid_reg(\axis_register_l_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_0(\axis_register_t_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_17(temp_m_axis_tvalid_reg_17),
        .\up_register_genblock.s_axis_u_tready_int (\up_register_genblock.s_axis_u_tready_int ));
  design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement__parameterized0 \batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk 
       (.D(\int_axis_ud_tdata[1]_2 ),
        .DUMMY_MUX_Z(acc_res),
        .E(\i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0 ),
        .Q(Q),
        .acc(partial_sum_reg),
        .acc_res_reg(\control_unit/acc_res_reg ),
        .acc_res_reg_reg(\i_/acc_res_reg_i_1_n_0 ),
        .core_clk(core_clk),
        .drop_t(drop_t_39),
        .drop_u_reg(\control_unit/drop_u_reg ),
        .export_rslt(export_rslt),
        .export_rslt_last(export_rslt_last),
        .export_rslt_reg_next__0(\control_unit/export_rslt_reg_next__0 ),
        .export_rslt_reg_reg(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .export_rslt_reg_reg_0(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0 ),
        .export_rslt_reg_reg_1(\control_unit/fsm_state_next__0_1 ),
        .export_rslt_sync(export_rslt_sync),
        .\fsm_state_reg[2] (\control_unit/fsm_state_34 ),
        .\fsm_state_reg[2]_0 ({\i_/fsm_state[2]_i_1_n_0 ,\i_/fsm_state[1]_i_1__0_n_0 ,\i_/fsm_state[0]_i_1__0_n_0 }),
        .\half_pipeline_genblock.acc_reg_reg (\i_/fsm_state_next_reg[2]_i_2__0_n_0 ),
        .\half_pipeline_genblock.acc_reg_reg_0 (\i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0 ),
        .\half_pipeline_genblock.mlt_reg_reg (\i_/half_pipeline_genblock.mlt_reg_reg_i_1__0_n_0 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[31:16]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[1]),
        .int_axis_t_tready__0(int_axis_t_tready__0_4),
        .int_axis_t_tvalid(int_axis_t_tvalid_36),
        .int_axis_u_tlast(int_axis_u_tlast),
        .int_axis_u_tready(int_axis_u_tready),
        .int_axis_u_tvalid(int_axis_u_tvalid),
        .int_axis_ud_tlast_2(int_axis_ud_tlast_2),
        .int_axis_ud_tready_2(int_axis_ud_tready_2),
        .int_axis_ud_tvalid_3(int_axis_ud_tvalid_3),
        .local_tlast_reg_reg(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .local_tlast_reg_reg_0(\i_/local_tlast_reg_i_1_n_0 ),
        .\m_axis_tdata_reg_reg[32] (int_axis_u_tdata),
        .op_start_reg(\control_unit/op_start_reg_38 ),
        .op_start_reg_reg(\i_/op_start_reg_i_1__0_n_0 ),
        .reset_acc(op_start_5),
        .\rst_pipeline_reg[3] (\control_unit/fsm_state_next_35 ),
        .s_axis_tready_early(\up_register_genblock.axis_register_u_inst/s_axis_tready_early_0 ),
        .s_axis_tready_early_1(\axis_register_t_inst/s_axis_tready_early_2 ),
        .s_axis_tready_early_7(s_axis_tready_early_7),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_5),
        .store_l_reg_reg(store_l_reg_reg_0),
        .store_u_reg(\control_unit/store_u_reg ),
        .\temp_m_axis_tdata_reg_reg[0] (\axis_register_t_inst/store_axis_input_to_temp_3 ),
        .temp_m_axis_tvalid_reg(\up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg ),
        .temp_m_axis_tvalid_reg_0(\axis_register_t_inst/temp_m_axis_tvalid_reg_37 ),
        .temp_m_axis_tvalid_reg_16(temp_m_axis_tvalid_reg_16),
        .\up_register_genblock.s_axis_u_tready_int (\up_register_genblock.s_axis_u_tready_int ));
  design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement__parameterized1 \batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk 
       (.D(\control_unit/fsm_state_next__0_12 ),
        .DUMMY_MUX_Z(acc_res_19),
        .E(\i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0 ),
        .Q(Q),
        .acc(partial_sum_reg_41),
        .acc_res_reg(\control_unit/acc_res_reg_51 ),
        .acc_res_reg_reg(\i_/acc_res_reg_i_1__0_n_0 ),
        .core_clk(core_clk),
        .drop_t(drop_t_52),
        .drop_u_reg(\control_unit/drop_u_reg_6 ),
        .export_rslt(export_rslt_18),
        .export_rslt_last(export_rslt_last_23),
        .export_rslt_reg_next__0(\control_unit/export_rslt_reg_next__0_17 ),
        .export_rslt_reg_reg(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .export_rslt_reg_reg_0(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0 ),
        .export_rslt_sync(export_rslt_sync_40),
        .\fsm_state_reg[2] (\control_unit/fsm_state_42 ),
        .\fsm_state_reg[2]_0 ({\i_/fsm_state[2]_i_1__0_n_0 ,\i_/fsm_state[1]_i_1__1_n_0 ,\i_/fsm_state[0]_i_1__1_n_0 }),
        .\half_pipeline_genblock.acc_reg_reg (\i_/fsm_state_next_reg[2]_i_2__1_n_0 ),
        .\half_pipeline_genblock.acc_reg_reg_0 (\i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0 ),
        .\half_pipeline_genblock.mlt_reg_reg (\i_/half_pipeline_genblock.mlt_reg_reg_i_1__1_n_0 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[47:32]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[2]),
        .int_axis_t_tready__0(int_axis_t_tready__0_15),
        .int_axis_t_tvalid(int_axis_t_tvalid_45),
        .int_axis_u_tlast(int_axis_u_tlast_49),
        .int_axis_u_tready(int_axis_u_tready_9),
        .int_axis_u_tvalid(int_axis_u_tvalid_47),
        .int_axis_ud_tlast_1(int_axis_ud_tlast_1),
        .int_axis_ud_tlast_2(int_axis_ud_tlast_2),
        .int_axis_ud_tready_1(int_axis_ud_tready_1),
        .local_tlast_reg_reg(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11 ),
        .local_tlast_reg_reg_0(\i_/local_tlast_reg_i_1__0_n_0 ),
        .\m_axis_tdata_reg_reg[32] (int_axis_u_tdata_43),
        .m_axis_tlast_reg_reg(\i_/m_axis_tlast_reg_i_1_n_0 ),
        .op2({\i_/half_pipeline_genblock.mlt_reg_reg_i_19_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_20_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_21_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_22_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_23_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_24_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_25_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_26_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_27_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_28_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_29_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_30_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_31_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_32_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_33_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_34_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_35_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_36_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_37_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_38_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_39_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_40_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_41_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_42_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_43_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_44_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_45_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_46_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_47_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_48_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_49_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_50_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_51__0_n_0 }),
        .op_start_reg(\control_unit/op_start_reg_50 ),
        .op_start_reg_reg(\i_/op_start_reg_i_1__1_n_0 ),
        .reset_acc(op_start_16),
        .\rst_pipeline_reg[3] (\control_unit/fsm_state_next_44 ),
        .s_axis_tready_early(\up_register_genblock.axis_register_u_inst/s_axis_tready_early ),
        .s_axis_tready_early_1(\axis_register_t_inst/s_axis_tready_early_13 ),
        .s_axis_tready_early_6(s_axis_tready_early_6),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_1),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_4),
        .s_axis_tvalid01_out(s_axis_tvalid01_out),
        .store_l_reg_reg(store_l_reg_reg_1),
        .store_u_reg(\control_unit/store_u_reg_21 ),
        .\temp_m_axis_tdata_reg_reg[0] (\axis_register_t_inst/store_axis_input_to_temp_14 ),
        .\temp_m_axis_tdata_reg_reg[32] ({\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_18 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_19 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_20 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_21 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_22 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_23 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_24 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_25 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_26 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_27 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_28 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_29 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_30 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_31 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_32 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_33 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_34 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_35 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_36 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_37 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_38 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_39 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_40 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_41 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_42 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_43 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_44 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_45 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_46 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_47 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_48 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_49 ,\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_50 }),
        .\temp_m_axis_tdata_reg_reg[32]_0 (s_axis_tdata),
        .temp_m_axis_tlast_reg(\up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg ),
        .temp_m_axis_tvalid_reg(\up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_48 ),
        .temp_m_axis_tvalid_reg_0(\axis_register_t_inst/temp_m_axis_tvalid_reg_46 ),
        .temp_m_axis_tvalid_reg_15(temp_m_axis_tvalid_reg_15),
        .\up_register_genblock.s_axis_u_tready_int (\up_register_genblock.s_axis_u_tready_int_53 ));
  design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement__parameterized2 \batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk 
       (.D(\control_unit/fsm_state_next__0_28 ),
        .DUMMY_MUX_Z(acc_res_33),
        .E(\up_register_genblock.axis_register_u_inst/store_axis_input_to_temp ),
        .Q(Q),
        .acc(partial_sum_reg_54),
        .acc_res_reg(\control_unit/acc_res_reg_65 ),
        .acc_res_reg_reg(\i_/acc_res_reg_i_1__1_n_0 ),
        .bypass_adder(bypass_adder_27),
        .core_clk(core_clk),
        .drop_t(drop_t_64),
        .drop_u_reg(\control_unit/drop_u_reg_26 ),
        .export_rslt_last(export_rslt_last_60),
        .export_rslt_reg_reg(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .export_rslt_reg_reg_0(\i_/export_rslt_reg_i_2__1_n_0 ),
        .\fsm_state_reg[2] (\control_unit/fsm_state_57 ),
        .\fsm_state_reg[2]_0 ({\i_/fsm_state[2]_i_1__1_n_0 ,\i_/fsm_state[1]_i_1__2_n_0 ,\i_/fsm_state[0]_i_1__2_n_0 }),
        .\half_pipeline_genblock.extra_sig_reg_reg[1][1] (\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .\half_pipeline_genblock.mlt_reg_reg (\i_/fsm_state_next_reg[2]_i_2__2_n_0 ),
        .\half_pipeline_genblock.mlt_reg_reg_0 (\i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0 ),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata[63:48]),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid[3]),
        .int_axis_t_tready__0(int_axis_t_tready__0_31),
        .int_axis_t_tvalid(int_axis_t_tvalid_58),
        .int_axis_u_tlast(int_axis_u_tlast_63),
        .int_axis_u_tready(int_axis_u_tready_25),
        .int_axis_u_tvalid(int_axis_u_tvalid_61),
        .int_axis_ud_tlast_1(int_axis_ud_tlast_1),
        .int_buf_rslt_s_axis_tready(int_buf_rslt_s_axis_tready),
        .local_tlast_reg_reg(\i_/local_tlast_reg_i_1__1_n_0 ),
        .\m_axis_tdata_reg_reg[31] (int_axis_u_tdata_55),
        .m_axis_tlast_reg_reg(\i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0 ),
        .m_axis_tlast_reg_reg_0(\i_/m_axis_tlast_reg_i_1__0_n_0 ),
        .op2({\i_/half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0 ,\i_/half_pipeline_genblock.mlt_reg_reg_i_51__1_n_0 }),
        .op_start_reg_reg(\i_/op_start_reg_i_1__2_n_0 ),
        .\rst_pipeline_reg[3] (\control_unit/fsm_state_next_56 ),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_2(\up_register_genblock.axis_register_u_inst/s_axis_tready_early_7 ),
        .s_axis_tready_early_3(\axis_register_t_inst/s_axis_tready_early_29 ),
        .s_axis_tready_reg_reg(s_axis_tready_reg_reg_2),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_3),
        .s_axis_tvalid01_out(s_axis_tvalid01_out_8),
        .store_l_reg_reg(store_l_reg_reg_2),
        .store_u_reg(\control_unit/store_u_reg_32 ),
        .\temp_m_axis_tdata_reg_reg[0] (\axis_register_t_inst/store_axis_input_to_temp_30 ),
        .\temp_m_axis_tdata_reg_reg[32] ({\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_20 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_21 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_22 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_23 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_24 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_25 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_26 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_27 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_28 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_29 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_30 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_31 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_32 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_33 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_34 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_35 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_36 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_37 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_38 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_39 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_40 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_41 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_42 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_43 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_44 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_45 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_46 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_47 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_48 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_49 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_50 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_51 ,\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_52 }),
        .\temp_m_axis_tdata_reg_reg[32]_0 ({\i_/temp_m_axis_tdata_reg[32]_i_2__0_n_0 ,\i_/temp_m_axis_tdata_reg[31]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[30]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[29]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[28]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[27]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[26]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[25]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[24]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[23]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[22]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[21]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[20]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[19]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[18]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[17]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[16]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[15]_i_1__4_n_0 ,\i_/temp_m_axis_tdata_reg[14]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[13]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[12]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[11]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[10]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[9]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[8]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[7]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[6]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[5]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[4]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[3]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[2]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[1]_i_1__0_n_0 ,\i_/temp_m_axis_tdata_reg[0]_i_1__0_n_0 }),
        .temp_m_axis_tlast_reg(\up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg_66 ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(\up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_62 ),
        .temp_m_axis_tvalid_reg_1(\axis_register_t_inst/temp_m_axis_tvalid_reg_59 ),
        .\up_register_genblock.s_axis_u_tready_int (\up_register_genblock.s_axis_u_tready_int_67 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \i_/acc_res_reg_i_1 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(\control_unit/fsm_state_next_35 [1]),
        .I2(\control_unit/fsm_state_next_35 [0]),
        .O(\i_/acc_res_reg_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \i_/acc_res_reg_i_1__0 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(\control_unit/fsm_state_next_44 [1]),
        .I2(\control_unit/fsm_state_next_44 [0]),
        .O(\i_/acc_res_reg_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \i_/acc_res_reg_i_1__1 
       (.I0(\control_unit/fsm_state_next_56 [1]),
        .I1(\control_unit/fsm_state_next_56 [0]),
        .I2(\control_unit/fsm_state_next_56 [2]),
        .O(\i_/acc_res_reg_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \i_/drop_l_reg_i_1 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(\control_unit/fsm_state_next_35 [1]),
        .I2(\control_unit/fsm_state_next_35 [0]),
        .O(\control_unit/drop_u_reg ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \i_/drop_l_reg_i_1__0 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(\control_unit/fsm_state_next_44 [1]),
        .I2(\control_unit/fsm_state_next_44 [0]),
        .O(\control_unit/drop_u_reg_6 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \i_/drop_l_reg_i_1__1 
       (.I0(\control_unit/fsm_state_next_56 [2]),
        .I1(\control_unit/fsm_state_next_56 [1]),
        .I2(\control_unit/fsm_state_next_56 [0]),
        .O(\control_unit/drop_u_reg_26 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \i_/drop_l_reg_i_1__2 
       (.I0(\control_unit/fsm_state_next [2]),
        .I1(\control_unit/fsm_state_next [1]),
        .I2(\control_unit/fsm_state_next [0]),
        .O(\control_unit/drop_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \i_/err_unalligned_data_reg_i_1 
       (.I0(\control_unit/fsm_state_next [0]),
        .I1(\control_unit/fsm_state_next [1]),
        .I2(\control_unit/fsm_state_next [2]),
        .I3(\control_unit/err_unalligned_data_int ),
        .O(\i_/err_unalligned_data_reg_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/export_rslt_reg_i_2 
       (.I0(\up_register_genblock.s_axis_u_tready_int_53 ),
        .I1(store_l_reg_reg_1),
        .O(int_axis_ud_tready_2));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/export_rslt_reg_i_2__0 
       (.I0(\up_register_genblock.s_axis_u_tready_int_67 ),
        .I1(store_l_reg_reg_2),
        .O(int_axis_ud_tready_1));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/export_rslt_reg_i_2__1 
       (.I0(\control_unit/fsm_state_next_56 [0]),
        .I1(\control_unit/fsm_state_next_56 [1]),
        .O(\i_/export_rslt_reg_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_/fsm_state[0]_i_1 
       (.I0(\control_unit/fsm_state_next [2]),
        .I1(\control_unit/fsm_state_next [1]),
        .I2(\control_unit/fsm_state_next [0]),
        .O(\i_/fsm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h4C)) 
    \i_/fsm_state[0]_i_1__0 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(\control_unit/fsm_state_next_35 [0]),
        .I2(\control_unit/fsm_state_next_35 [1]),
        .O(\i_/fsm_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h4C)) 
    \i_/fsm_state[0]_i_1__1 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(\control_unit/fsm_state_next_44 [0]),
        .I2(\control_unit/fsm_state_next_44 [1]),
        .O(\i_/fsm_state[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \i_/fsm_state[0]_i_1__2 
       (.I0(\control_unit/fsm_state_next_56 [2]),
        .I1(\control_unit/fsm_state_next_56 [1]),
        .I2(\control_unit/fsm_state_next_56 [0]),
        .O(\i_/fsm_state[0]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[1]_i_1 
       (.I0(\control_unit/fsm_state_next [1]),
        .I1(\control_unit/fsm_state_next [2]),
        .O(\i_/fsm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[1]_i_1__0 
       (.I0(\control_unit/fsm_state_next_35 [1]),
        .I1(\control_unit/fsm_state_next_35 [2]),
        .O(\i_/fsm_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[1]_i_1__1 
       (.I0(\control_unit/fsm_state_next_44 [1]),
        .I1(\control_unit/fsm_state_next_44 [2]),
        .O(\i_/fsm_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[1]_i_1__2 
       (.I0(\control_unit/fsm_state_next_56 [1]),
        .I1(\control_unit/fsm_state_next_56 [2]),
        .O(\i_/fsm_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[2]_i_1 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(\control_unit/fsm_state_next_35 [1]),
        .O(\i_/fsm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[2]_i_1__0 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(\control_unit/fsm_state_next_44 [1]),
        .O(\i_/fsm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[2]_i_1__1 
       (.I0(\control_unit/fsm_state_next_56 [2]),
        .I1(\control_unit/fsm_state_next_56 [1]),
        .O(\i_/fsm_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/fsm_state[2]_i_1__2 
       (.I0(\control_unit/fsm_state_next [2]),
        .I1(\control_unit/fsm_state_next [1]),
        .O(\i_/fsm_state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F0F0BB00F0F0)) 
    \i_/fsm_state_next_reg[0]_i_1 
       (.I0(\i_/fsm_state_next_reg[0]_i_2_n_0 ),
        .I1(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15 ),
        .I2(\i_/fsm_state_next_reg[0]_i_3_n_0 ),
        .I3(\control_unit/fsm_state [0]),
        .I4(\control_unit/fsm_state [2]),
        .I5(\control_unit/fsm_state [1]),
        .O(\control_unit/fsm_state_next__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h040C)) 
    \i_/fsm_state_next_reg[0]_i_1__0 
       (.I0(\control_unit/fsm_state_next1__0 ),
        .I1(\control_unit/fsm_state_34 [0]),
        .I2(\control_unit/fsm_state_34 [1]),
        .I3(\control_unit/fsm_state_34 [2]),
        .O(\control_unit/fsm_state_next__0_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h040C)) 
    \i_/fsm_state_next_reg[0]_i_1__1 
       (.I0(\control_unit/fsm_state_next1__0_22 ),
        .I1(\control_unit/fsm_state_42 [0]),
        .I2(\control_unit/fsm_state_42 [1]),
        .I3(\control_unit/fsm_state_42 [2]),
        .O(\control_unit/fsm_state_next__0_12 [0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h90F0)) 
    \i_/fsm_state_next_reg[0]_i_2 
       (.I0(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .I1(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I2(int_axis_l_tvalid),
        .I3(int_axis_t_tvalid),
        .O(\i_/fsm_state_next_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h90F09FFF900090F0)) 
    \i_/fsm_state_next_reg[0]_i_3 
       (.I0(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .I1(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I2(int_axis_l_tvalid),
        .I3(int_axis_t_tvalid),
        .I4(\control_unit/fsm_state [1]),
        .I5(\control_unit/fsm_state [0]),
        .O(\i_/fsm_state_next_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAFAAAAAAAAAAAAA)) 
    \i_/fsm_state_next_reg[1]_i_1 
       (.I0(\i_/fsm_state_next_reg[1]_i_3_n_0 ),
        .I1(\i_/fsm_state_next_reg[1]_i_4_n_0 ),
        .I2(int_axis_t_tvalid),
        .I3(int_axis_l_tvalid),
        .I4(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_15 ),
        .I5(\i_/fsm_state_next_reg[1]_i_6_n_0 ),
        .O(\control_unit/fsm_state_next__0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h2C0F0C0F)) 
    \i_/fsm_state_next_reg[1]_i_1__0 
       (.I0(int_axis_t_tvalid_36),
        .I1(\control_unit/fsm_state_34 [1]),
        .I2(\control_unit/fsm_state_34 [2]),
        .I3(\control_unit/fsm_state_34 [0]),
        .I4(\control_unit/fsm_state_next1__0 ),
        .O(\control_unit/fsm_state_next__0_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h2C0F0C0F)) 
    \i_/fsm_state_next_reg[1]_i_1__1 
       (.I0(int_axis_t_tvalid_45),
        .I1(\control_unit/fsm_state_42 [1]),
        .I2(\control_unit/fsm_state_42 [2]),
        .I3(\control_unit/fsm_state_42 [0]),
        .I4(\control_unit/fsm_state_next1__0_22 ),
        .O(\control_unit/fsm_state_next__0_12 [1]));
  LUT6 #(
    .INIT(64'h2C0F0C0F0C0F0C0F)) 
    \i_/fsm_state_next_reg[1]_i_1__2 
       (.I0(int_axis_t_tvalid_58),
        .I1(\control_unit/fsm_state_57 [1]),
        .I2(\control_unit/fsm_state_57 [2]),
        .I3(\control_unit/fsm_state_57 [0]),
        .I4(int_buf_rslt_s_axis_tready),
        .I5(export_rslt_last_60),
        .O(\control_unit/fsm_state_next__0_28 [1]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hBEAAAAAA)) 
    \i_/fsm_state_next_reg[1]_i_2 
       (.I0(Q),
        .I1(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I2(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .I3(int_axis_t_tvalid),
        .I4(int_axis_l_tvalid),
        .O(\i_/fsm_state_next_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5111551540005111)) 
    \i_/fsm_state_next_reg[1]_i_3 
       (.I0(\control_unit/fsm_state [2]),
        .I1(int_axis_l_tvalid),
        .I2(int_axis_t_tvalid),
        .I3(\i_/fsm_state_next_reg[1]_i_4_n_0 ),
        .I4(\control_unit/fsm_state [0]),
        .I5(\control_unit/fsm_state [1]),
        .O(\i_/fsm_state_next_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0777)) 
    \i_/fsm_state_next_reg[1]_i_4 
       (.I0(int_axis_t_tvalid),
        .I1(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .I2(int_axis_l_tvalid),
        .I3(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .O(\i_/fsm_state_next_reg[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_/fsm_state_next_reg[1]_i_6 
       (.I0(\control_unit/fsm_state [0]),
        .I1(\control_unit/fsm_state [2]),
        .I2(\control_unit/fsm_state [1]),
        .O(\i_/fsm_state_next_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00557F5500550055)) 
    \i_/fsm_state_next_reg[2]_i_1 
       (.I0(\i_/fsm_state_next_reg[2]_i_4_n_0 ),
        .I1(store_l_reg_reg_0),
        .I2(\up_register_genblock.s_axis_u_tready_int ),
        .I3(\control_unit/fsm_state [2]),
        .I4(\control_unit/fsm_state [1]),
        .I5(\control_unit/fsm_state [0]),
        .O(\control_unit/fsm_state_next__0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \i_/fsm_state_next_reg[2]_i_1__0 
       (.I0(\control_unit/fsm_state_34 [1]),
        .I1(\control_unit/fsm_state_34 [2]),
        .I2(\control_unit/fsm_state_34 [0]),
        .I3(\control_unit/fsm_state_next1__0 ),
        .O(\control_unit/fsm_state_next__0_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \i_/fsm_state_next_reg[2]_i_1__1 
       (.I0(\control_unit/fsm_state_42 [1]),
        .I1(\control_unit/fsm_state_42 [2]),
        .I2(\control_unit/fsm_state_42 [0]),
        .I3(\control_unit/fsm_state_next1__0_22 ),
        .O(\control_unit/fsm_state_next__0_12 [2]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    \i_/fsm_state_next_reg[2]_i_1__2 
       (.I0(\control_unit/fsm_state_57 [1]),
        .I1(\control_unit/fsm_state_57 [2]),
        .I2(\control_unit/fsm_state_57 [0]),
        .I3(int_buf_rslt_s_axis_tready),
        .I4(export_rslt_last_60),
        .O(\control_unit/fsm_state_next__0_28 [2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBE)) 
    \i_/fsm_state_next_reg[2]_i_2 
       (.I0(\control_unit/fsm_state [2]),
        .I1(\control_unit/fsm_state [1]),
        .I2(\control_unit/fsm_state [0]),
        .I3(int_axis_t_tvalid),
        .I4(int_axis_l_tvalid),
        .O(\i_/fsm_state_next_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \i_/fsm_state_next_reg[2]_i_2__0 
       (.I0(\control_unit/fsm_state_34 [2]),
        .I1(int_axis_t_tvalid_36),
        .I2(\control_unit/fsm_state_34 [1]),
        .I3(\control_unit/fsm_state_34 [0]),
        .O(\i_/fsm_state_next_reg[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'hEFFE)) 
    \i_/fsm_state_next_reg[2]_i_2__1 
       (.I0(\control_unit/fsm_state_42 [2]),
        .I1(int_axis_t_tvalid_45),
        .I2(\control_unit/fsm_state_42 [1]),
        .I3(\control_unit/fsm_state_42 [0]),
        .O(\i_/fsm_state_next_reg[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFE)) 
    \i_/fsm_state_next_reg[2]_i_2__2 
       (.I0(\control_unit/fsm_state_57 [2]),
        .I1(int_axis_t_tvalid_58),
        .I2(\control_unit/fsm_state_57 [1]),
        .I3(\control_unit/fsm_state_57 [0]),
        .O(\i_/fsm_state_next_reg[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0880)) 
    \i_/fsm_state_next_reg[2]_i_3 
       (.I0(int_axis_l_tvalid),
        .I1(int_axis_t_tvalid),
        .I2(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .I3(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .O(\control_unit/err_unalligned_data_int ));
  LUT6 #(
    .INIT(64'hE222000000000000)) 
    \i_/fsm_state_next_reg[2]_i_3__0 
       (.I0(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .I1(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I2(int_axis_u_tlast),
        .I3(int_axis_u_tvalid),
        .I4(store_l_reg_reg_1),
        .I5(\up_register_genblock.s_axis_u_tready_int_53 ),
        .O(\control_unit/fsm_state_next1__0 ));
  LUT6 #(
    .INIT(64'hE222000000000000)) 
    \i_/fsm_state_next_reg[2]_i_3__1 
       (.I0(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11 ),
        .I1(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .I2(int_axis_u_tlast_49),
        .I3(int_axis_u_tvalid_47),
        .I4(store_l_reg_reg_2),
        .I5(\up_register_genblock.s_axis_u_tready_int_67 ),
        .O(\control_unit/fsm_state_next1__0_22 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    \i_/fsm_state_next_reg[2]_i_4 
       (.I0(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I1(\batch_plane_genblock[0].col_genblock[0].row_genblock[0].parallelized_lpe_ijk_n_6 ),
        .I2(int_axis_t_tvalid),
        .I3(int_axis_l_tvalid),
        .O(\i_/fsm_state_next_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBFBBBFFFBFFFBFFF)) 
    \i_/half_pipeline_genblock.acc_reg_reg_i_2 
       (.I0(\control_unit/fsm_state_next [1]),
        .I1(\control_unit/fsm_state_next [2]),
        .I2(\control_unit/p_9_in ),
        .I3(\i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0 ),
        .I4(\up_register_genblock.s_axis_u_tready_int ),
        .I5(store_l_reg_reg_0),
        .O(\i_/half_pipeline_genblock.acc_reg_reg_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \i_/half_pipeline_genblock.acc_reg_reg_i_2__0 
       (.I0(\control_unit/fsm_state_34 [0]),
        .I1(\control_unit/fsm_state_34 [1]),
        .I2(\control_unit/fsm_state_34 [2]),
        .O(\i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \i_/half_pipeline_genblock.acc_reg_reg_i_2__1 
       (.I0(\control_unit/fsm_state_42 [0]),
        .I1(\control_unit/fsm_state_42 [1]),
        .I2(\control_unit/fsm_state_42 [2]),
        .O(\i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFF56)) 
    \i_/half_pipeline_genblock.acc_reg_reg_i_2__2 
       (.I0(\control_unit/fsm_state_next_56 [0]),
        .I1(\control_unit/fsm_state_next_56 [1]),
        .I2(\control_unit/fsm_state_next_56 [2]),
        .I3(\i_/half_pipeline_genblock.acc_reg_reg_i_3_n_0 ),
        .O(bypass_adder_27));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \i_/half_pipeline_genblock.acc_reg_reg_i_3 
       (.I0(int_axis_u_tvalid_61),
        .I1(export_rslt_last_60),
        .I2(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I3(\control_unit/fsm_state_next_56 [1]),
        .I4(\control_unit/fsm_state_next_56 [2]),
        .I5(\i_/local_tlast_reg_i_2__1_n_0 ),
        .O(\i_/half_pipeline_genblock.acc_reg_reg_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h8F80)) 
    \i_/half_pipeline_genblock.extra_sig_reg[1][0]_i_1 
       (.I0(int_axis_u_tvalid),
        .I1(int_axis_u_tlast),
        .I2(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I3(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .O(export_rslt_last));
  LUT4 #(
    .INIT(16'h8F80)) 
    \i_/half_pipeline_genblock.extra_sig_reg[1][0]_i_1__0 
       (.I0(int_axis_u_tvalid_47),
        .I1(int_axis_u_tlast_49),
        .I2(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .I3(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11 ),
        .O(export_rslt_last_23));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \i_/half_pipeline_genblock.extra_sig_reg[1][1]_i_1 
       (.I0(int_axis_u_tvalid),
        .I1(\control_unit/fsm_state_34 [0]),
        .I2(\control_unit/fsm_state_34 [1]),
        .I3(\control_unit/fsm_state_34 [2]),
        .I4(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .O(export_rslt));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \i_/half_pipeline_genblock.extra_sig_reg[1][1]_i_1__0 
       (.I0(int_axis_u_tvalid_47),
        .I1(\control_unit/fsm_state_42 [0]),
        .I2(\control_unit/fsm_state_42 [1]),
        .I3(\control_unit/fsm_state_42 [2]),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .O(export_rslt_18));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_1 
       (.I0(int_axis_t_tready__0),
        .I1(int_axis_t_tvalid),
        .I2(s_axis_tready_reg_reg),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_19 
       (.I0(partial_sum_reg[32]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[32]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_18 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_19__0 
       (.I0(partial_sum_reg_41[32]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[32]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_20 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_1__0 
       (.I0(int_axis_t_tready__0_4),
        .I1(int_axis_t_tvalid_36),
        .I2(s_axis_tready_reg_reg_0),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_1__1 
       (.I0(int_axis_t_tready__0_15),
        .I1(int_axis_t_tvalid_45),
        .I2(s_axis_tready_reg_reg_1),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_1__2 
       (.I0(int_axis_t_tready__0_31),
        .I1(int_axis_t_tvalid_58),
        .I2(s_axis_tready_reg_reg_2),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_2 
       (.I0(int_axis_u_tready),
        .I1(int_axis_u_tvalid),
        .I2(\up_register_genblock.s_axis_u_tready_int ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_20 
       (.I0(partial_sum_reg[31]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[31]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_19 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_20__0 
       (.I0(partial_sum_reg_41[31]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[31]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_21 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_20__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_21 
       (.I0(partial_sum_reg[30]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[30]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_20 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_21__0 
       (.I0(partial_sum_reg_41[30]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[30]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_22 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_21__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_22 
       (.I0(partial_sum_reg[29]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[29]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_21 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_22__0 
       (.I0(partial_sum_reg_41[29]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[29]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_23 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_22__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_23 
       (.I0(partial_sum_reg[28]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[28]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_22 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_23__0 
       (.I0(partial_sum_reg_41[28]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[28]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_24 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_23__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_24 
       (.I0(partial_sum_reg[27]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[27]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_23 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_24__0 
       (.I0(partial_sum_reg_41[27]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[27]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_25 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_24__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_25 
       (.I0(partial_sum_reg[26]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[26]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_24 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_25__0 
       (.I0(partial_sum_reg_41[26]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[26]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_26 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_25__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_26 
       (.I0(partial_sum_reg[25]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[25]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_25 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_26_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_26__0 
       (.I0(partial_sum_reg_41[25]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[25]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_27 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_26__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_27 
       (.I0(partial_sum_reg[24]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[24]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_26 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_27_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_27__0 
       (.I0(partial_sum_reg_41[24]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[24]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_28 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_27__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_28 
       (.I0(partial_sum_reg[23]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[23]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_27 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_28__0 
       (.I0(partial_sum_reg_41[23]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[23]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_29 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_28__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_29 
       (.I0(partial_sum_reg[22]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[22]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_28 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_29__0 
       (.I0(partial_sum_reg_41[22]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[22]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_30 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_29__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_2__0 
       (.I0(int_axis_u_tready_9),
        .I1(int_axis_u_tvalid_47),
        .I2(\up_register_genblock.s_axis_u_tready_int_53 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_2__1 
       (.I0(int_axis_u_tready_25),
        .I1(int_axis_u_tvalid_61),
        .I2(\up_register_genblock.s_axis_u_tready_int_67 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_30 
       (.I0(partial_sum_reg[21]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[21]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_29 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_30__0 
       (.I0(partial_sum_reg_41[21]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[21]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_31 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_31 
       (.I0(partial_sum_reg[20]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[20]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_30 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_31__0 
       (.I0(partial_sum_reg_41[20]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[20]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_32 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_31__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_32 
       (.I0(partial_sum_reg[19]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[19]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_31 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_32__0 
       (.I0(partial_sum_reg_41[19]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[19]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_33 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_32__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_33 
       (.I0(partial_sum_reg[18]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[18]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_32 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_33_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_33__0 
       (.I0(partial_sum_reg_41[18]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[18]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_34 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_33__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_34 
       (.I0(partial_sum_reg[17]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[17]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_33 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_34__0 
       (.I0(partial_sum_reg_41[17]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[17]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_35 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_34__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_35 
       (.I0(partial_sum_reg[16]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[16]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_34 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_35_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_35__0 
       (.I0(partial_sum_reg_41[16]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[16]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_36 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_35__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_36 
       (.I0(partial_sum_reg[15]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[15]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_35 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_36_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_36__0 
       (.I0(partial_sum_reg_41[15]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[15]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_37 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_37 
       (.I0(partial_sum_reg[14]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[14]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_36 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_37__0 
       (.I0(partial_sum_reg_41[14]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[14]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_38 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_37__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_38 
       (.I0(partial_sum_reg[13]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[13]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_37 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_38_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_38__0 
       (.I0(partial_sum_reg_41[13]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[13]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_39 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_38__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_39 
       (.I0(partial_sum_reg[12]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[12]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_38 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_39__0 
       (.I0(partial_sum_reg_41[12]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[12]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_40 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_40 
       (.I0(partial_sum_reg[11]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[11]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_39 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_40__0 
       (.I0(partial_sum_reg_41[11]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[11]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_41 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_40__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_41 
       (.I0(partial_sum_reg[10]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[10]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_40 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_41_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_41__0 
       (.I0(partial_sum_reg_41[10]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[10]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_42 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_41__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_42 
       (.I0(partial_sum_reg[9]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[9]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_41 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_42__0 
       (.I0(partial_sum_reg_41[9]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[9]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_43 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_42__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_43 
       (.I0(partial_sum_reg[8]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[8]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_42 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_43_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_43__0 
       (.I0(partial_sum_reg_41[8]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[8]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_44 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_43__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_44 
       (.I0(partial_sum_reg[7]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[7]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_43 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_44_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_44__0 
       (.I0(partial_sum_reg_41[7]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[7]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_45 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_44__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_45 
       (.I0(partial_sum_reg[6]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[6]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_44 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_45_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_45__0 
       (.I0(partial_sum_reg_41[6]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[6]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_46 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_45__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_46 
       (.I0(partial_sum_reg[5]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[5]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_45 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_46_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_46__0 
       (.I0(partial_sum_reg_41[5]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[5]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_47 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_46__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_47 
       (.I0(partial_sum_reg[4]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[4]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_46 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_47__0 
       (.I0(partial_sum_reg_41[4]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[4]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_48 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_47__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_48 
       (.I0(partial_sum_reg[3]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[3]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_47 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_48__0 
       (.I0(partial_sum_reg_41[3]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[3]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_49 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_48__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_49 
       (.I0(partial_sum_reg[2]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[2]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_48 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_49__0 
       (.I0(partial_sum_reg_41[2]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[2]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_50 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_49__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_50 
       (.I0(partial_sum_reg[1]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[1]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_49 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_50__0 
       (.I0(partial_sum_reg_41[1]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[1]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_51 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_50__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDCCCCFFFDDDDD)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_51 
       (.I0(\control_unit/fsm_state_next [2]),
        .I1(drop_t),
        .I2(\control_unit/p_9_in ),
        .I3(\i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0 ),
        .I4(\control_unit/fsm_state_next [0]),
        .I5(\control_unit/fsm_state_next [1]),
        .O(int_axis_t_tready__0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_51__0 
       (.I0(partial_sum_reg[0]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[0]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I4(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_50 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_51__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_51__1 
       (.I0(partial_sum_reg_41[0]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[0]),
        .I3(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I4(\batch_plane_genblock[0].col_genblock[3].row_genblock[0].parallelized_lpe_ijk_n_52 ),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_51__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_52 
       (.I0(int_axis_l_tvalid),
        .I1(int_axis_t_tvalid),
        .O(\control_unit/p_9_in ));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_52__0 
       (.I0(\control_unit/acc_res_reg ),
        .I1(\control_unit/fsm_state_next_35 [2]),
        .I2(\control_unit/fsm_state_next_35 [1]),
        .I3(\control_unit/fsm_state_next_35 [0]),
        .O(acc_res));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_52__1 
       (.I0(\control_unit/acc_res_reg_51 ),
        .I1(\control_unit/fsm_state_next_44 [2]),
        .I2(\control_unit/fsm_state_next_44 [1]),
        .I3(\control_unit/fsm_state_next_44 [0]),
        .O(acc_res_19));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_52__2 
       (.I0(\control_unit/fsm_state_next_56 [2]),
        .I1(\control_unit/acc_res_reg_65 ),
        .I2(\control_unit/fsm_state_next_56 [1]),
        .I3(\control_unit/fsm_state_next_56 [0]),
        .O(acc_res_33));
  LUT3 #(
    .INIT(8'hDF)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_53 
       (.I0(\control_unit/fsm_state [0]),
        .I1(\control_unit/fsm_state [1]),
        .I2(\control_unit/fsm_state [2]),
        .O(\i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hDFCDDDCD)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_54 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(drop_t_39),
        .I2(\control_unit/fsm_state_next_35 [1]),
        .I3(\control_unit/fsm_state_next_35 [0]),
        .I4(\i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0 ),
        .O(int_axis_t_tready__0_4));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hDFCDDDCD)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_54__0 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(drop_t_52),
        .I2(\control_unit/fsm_state_next_44 [1]),
        .I3(\control_unit/fsm_state_next_44 [0]),
        .I4(\i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0 ),
        .O(int_axis_t_tready__0_15));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hDDCCFDDD)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_54__1 
       (.I0(\control_unit/fsm_state_next_56 [2]),
        .I1(drop_t_64),
        .I2(\i_/local_tlast_reg_i_2__1_n_0 ),
        .I3(\control_unit/fsm_state_next_56 [0]),
        .I4(\control_unit/fsm_state_next_56 [1]),
        .O(int_axis_t_tready__0_31));
  LUT6 #(
    .INIT(64'h0000FFFF00007000)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_55 
       (.I0(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0 ),
        .I1(\control_unit/fsm_state_next_35 [2]),
        .I2(store_l_reg_reg_1),
        .I3(\up_register_genblock.s_axis_u_tready_int_53 ),
        .I4(export_rslt_sync),
        .I5(drop_u),
        .O(int_axis_u_tready));
  LUT6 #(
    .INIT(64'h0000FFFF00007000)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_55__0 
       (.I0(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0 ),
        .I1(\control_unit/fsm_state_next_44 [2]),
        .I2(store_l_reg_reg_2),
        .I3(\up_register_genblock.s_axis_u_tready_int_67 ),
        .I4(export_rslt_sync_40),
        .I5(drop_u_10),
        .O(int_axis_u_tready_9));
  LUT4 #(
    .INIT(16'h0F04)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_55__1 
       (.I0(bypass_adder_27),
        .I1(\control_unit/acc_res_reg_65 ),
        .I2(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I3(drop_t_64),
        .O(int_axis_u_tready_25));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_56 
       (.I0(bypass_adder),
        .I1(\control_unit/acc_res_reg ),
        .I2(drop_t_39),
        .O(drop_u));
  LUT3 #(
    .INIT(8'hA2)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_56__0 
       (.I0(\up_register_genblock.s_axis_u_tready_int_53 ),
        .I1(int_axis_u_tvalid_47),
        .I2(int_axis_u_tready_9),
        .O(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ));
  LUT3 #(
    .INIT(8'hA2)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_56__1 
       (.I0(\up_register_genblock.s_axis_u_tready_int_67 ),
        .I1(int_axis_u_tvalid_61),
        .I2(int_axis_u_tready_25),
        .O(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \i_/half_pipeline_genblock.mlt_reg_reg_i_57 
       (.I0(bypass_adder_11),
        .I1(\control_unit/acc_res_reg_51 ),
        .I2(drop_t_52),
        .O(drop_u_10));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_1 
       (.I0(\control_unit/op_start_reg ),
        .I1(\control_unit/fsm_state [0]),
        .I2(\control_unit/fsm_state [1]),
        .I3(\control_unit/fsm_state [2]),
        .I4(\up_register_genblock.s_axis_u_tready_int ),
        .I5(store_l_reg_reg_0),
        .O(op_start));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A000000)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_1__0 
       (.I0(\control_unit/export_rslt_reg_next__0 ),
        .I1(\control_unit/fsm_state_next_35 [2]),
        .I2(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0 ),
        .I3(store_l_reg_reg_1),
        .I4(\up_register_genblock.s_axis_u_tready_int_53 ),
        .I5(\control_unit/op_start_reg_38 ),
        .O(op_start_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A000000)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_1__1 
       (.I0(\control_unit/export_rslt_reg_next__0_17 ),
        .I1(\control_unit/fsm_state_next_44 [2]),
        .I2(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0 ),
        .I3(store_l_reg_reg_2),
        .I4(\up_register_genblock.s_axis_u_tready_int_67 ),
        .I5(\control_unit/op_start_reg_50 ),
        .O(op_start_16));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_2 
       (.I0(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I1(int_axis_u_tvalid),
        .I2(\control_unit/fsm_state_34 [0]),
        .I3(\control_unit/fsm_state_34 [1]),
        .I4(\control_unit/fsm_state_34 [2]),
        .O(\control_unit/export_rslt_reg_next__0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_2__0 
       (.I0(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .I1(int_axis_u_tvalid_47),
        .I2(\control_unit/fsm_state_42 [0]),
        .I3(\control_unit/fsm_state_42 [1]),
        .I4(\control_unit/fsm_state_42 [2]),
        .O(\control_unit/export_rslt_reg_next__0_17 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3 
       (.I0(\control_unit/fsm_state_next_35 [1]),
        .I1(\control_unit/fsm_state_next_35 [0]),
        .O(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0 
       (.I0(\control_unit/fsm_state_next_44 [1]),
        .I1(\control_unit/fsm_state_next_44 [0]),
        .O(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000E000)) 
    \i_/local_tlast_reg_i_1 
       (.I0(\i_/local_tlast_reg_i_2_n_0 ),
        .I1(\i_/local_tlast_reg_i_3_n_0 ),
        .I2(int_axis_u_tlast),
        .I3(int_axis_u_tvalid),
        .I4(\control_unit/local_tlast_reg ),
        .I5(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .O(\i_/local_tlast_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF0000E000)) 
    \i_/local_tlast_reg_i_1__0 
       (.I0(\i_/local_tlast_reg_i_2__0_n_0 ),
        .I1(\i_/local_tlast_reg_i_3__0_n_0 ),
        .I2(int_axis_u_tlast_49),
        .I3(int_axis_u_tvalid_47),
        .I4(\control_unit/local_tlast_reg_20 ),
        .I5(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_11 ),
        .O(\i_/local_tlast_reg_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00001000)) 
    \i_/local_tlast_reg_i_1__1 
       (.I0(\i_/local_tlast_reg_i_2__1_n_0 ),
        .I1(Q),
        .I2(\control_unit/acc_res_reg_65 ),
        .I3(int_axis_u_tlast_63),
        .I4(bypass_adder_27),
        .O(\i_/local_tlast_reg_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/local_tlast_reg_i_2 
       (.I0(\control_unit/acc_res_reg ),
        .I1(bypass_adder),
        .O(\i_/local_tlast_reg_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \i_/local_tlast_reg_i_2__0 
       (.I0(\control_unit/acc_res_reg_51 ),
        .I1(bypass_adder_11),
        .O(\i_/local_tlast_reg_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \i_/local_tlast_reg_i_2__1 
       (.I0(\control_unit/fsm_state_57 [0]),
        .I1(\control_unit/fsm_state_57 [1]),
        .I2(\control_unit/fsm_state_57 [2]),
        .O(\i_/local_tlast_reg_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \i_/local_tlast_reg_i_3 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(\control_unit/fsm_state_next_35 [1]),
        .I2(\control_unit/fsm_state_next_35 [0]),
        .I3(store_l_reg_reg_1),
        .I4(\up_register_genblock.s_axis_u_tready_int_53 ),
        .O(\i_/local_tlast_reg_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h75000000)) 
    \i_/local_tlast_reg_i_3__0 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(\control_unit/fsm_state_next_44 [1]),
        .I2(\control_unit/fsm_state_next_44 [0]),
        .I3(store_l_reg_reg_2),
        .I4(\up_register_genblock.s_axis_u_tready_int_67 ),
        .O(\i_/local_tlast_reg_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \i_/local_tlast_reg_i_4 
       (.I0(\control_unit/fsm_state_next_35 [2]),
        .I1(\control_unit/fsm_state_next_35 [1]),
        .I2(\control_unit/fsm_state_next_35 [0]),
        .I3(Q),
        .O(\control_unit/local_tlast_reg ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \i_/local_tlast_reg_i_4__0 
       (.I0(\control_unit/fsm_state_next_44 [2]),
        .I1(\control_unit/fsm_state_next_44 [1]),
        .I2(\control_unit/fsm_state_next_44 [0]),
        .I3(Q),
        .O(\control_unit/local_tlast_reg_20 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \i_/local_tlast_reg_i_5 
       (.I0(\control_unit/fsm_state_next_35 [0]),
        .I1(\control_unit/fsm_state_next_35 [2]),
        .I2(int_axis_u_tvalid),
        .I3(\batch_plane_genblock[0].col_genblock[1].row_genblock[0].parallelized_lpe_ijk_n_9 ),
        .I4(\control_unit/fsm_state_next_35 [1]),
        .I5(\i_/half_pipeline_genblock.acc_reg_reg_i_2__0_n_0 ),
        .O(bypass_adder));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF7F)) 
    \i_/local_tlast_reg_i_5__0 
       (.I0(\control_unit/fsm_state_next_44 [0]),
        .I1(\control_unit/fsm_state_next_44 [2]),
        .I2(int_axis_u_tvalid_47),
        .I3(\batch_plane_genblock[0].col_genblock[2].row_genblock[0].parallelized_lpe_ijk_n_10 ),
        .I4(\control_unit/fsm_state_next_44 [1]),
        .I5(\i_/half_pipeline_genblock.acc_reg_reg_i_2__1_n_0 ),
        .O(bypass_adder_11));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[0]_i_1 
       (.I0(partial_sum_reg_54[16]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[16]),
        .O(\half_pipeline_genblock.acc_reg_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[10]_i_1 
       (.I0(partial_sum_reg_54[26]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[26]),
        .O(\half_pipeline_genblock.acc_reg_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[11]_i_1 
       (.I0(partial_sum_reg_54[27]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[27]),
        .O(\half_pipeline_genblock.acc_reg_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[12]_i_1 
       (.I0(partial_sum_reg_54[28]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[28]),
        .O(\half_pipeline_genblock.acc_reg_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[13]_i_1 
       (.I0(partial_sum_reg_54[29]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[29]),
        .O(\half_pipeline_genblock.acc_reg_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[14]_i_1 
       (.I0(partial_sum_reg_54[30]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[30]),
        .O(\half_pipeline_genblock.acc_reg_reg [14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[15]_i_1 
       (.I0(partial_sum_reg_54[31]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[31]),
        .O(\half_pipeline_genblock.acc_reg_reg [15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[1]_i_1 
       (.I0(partial_sum_reg_54[17]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[17]),
        .O(\half_pipeline_genblock.acc_reg_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[2]_i_1 
       (.I0(partial_sum_reg_54[18]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[18]),
        .O(\half_pipeline_genblock.acc_reg_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[3]_i_1 
       (.I0(partial_sum_reg_54[19]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[19]),
        .O(\half_pipeline_genblock.acc_reg_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[4]_i_1 
       (.I0(partial_sum_reg_54[20]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[20]),
        .O(\half_pipeline_genblock.acc_reg_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[5]_i_1 
       (.I0(partial_sum_reg_54[21]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[21]),
        .O(\half_pipeline_genblock.acc_reg_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[6]_i_1 
       (.I0(partial_sum_reg_54[22]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[22]),
        .O(\half_pipeline_genblock.acc_reg_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[7]_i_1 
       (.I0(partial_sum_reg_54[23]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[23]),
        .O(\half_pipeline_genblock.acc_reg_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[8]_i_1 
       (.I0(partial_sum_reg_54[24]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[24]),
        .O(\half_pipeline_genblock.acc_reg_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tdata_reg[9]_i_1 
       (.I0(partial_sum_reg_54[25]),
        .I1(\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .I2(int_axis_u_tdata_55[25]),
        .O(\half_pipeline_genblock.acc_reg_reg [9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tlast_reg_i_1 
       (.I0(int_axis_ud_tlast_2),
        .I1(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output ),
        .I2(\up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg ),
        .O(\i_/m_axis_tlast_reg_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/m_axis_tlast_reg_i_1__0 
       (.I0(int_axis_ud_tlast_1),
        .I1(\up_register_genblock.axis_register_u_inst/store_axis_input_to_output_24 ),
        .I2(\up_register_genblock.axis_register_u_inst/temp_m_axis_tlast_reg_66 ),
        .O(\i_/m_axis_tlast_reg_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \i_/op_start_reg_i_1 
       (.I0(\control_unit/fsm_state_next [1]),
        .I1(\control_unit/fsm_state_next [2]),
        .I2(\control_unit/fsm_state_next [0]),
        .O(\i_/op_start_reg_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \i_/op_start_reg_i_1__0 
       (.I0(\control_unit/fsm_state_next_35 [1]),
        .I1(\control_unit/fsm_state_next_35 [2]),
        .I2(\control_unit/fsm_state_next_35 [0]),
        .O(\i_/op_start_reg_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \i_/op_start_reg_i_1__1 
       (.I0(\control_unit/fsm_state_next_44 [1]),
        .I1(\control_unit/fsm_state_next_44 [2]),
        .I2(\control_unit/fsm_state_next_44 [0]),
        .O(\i_/op_start_reg_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \i_/op_start_reg_i_1__2 
       (.I0(\control_unit/fsm_state_next_56 [2]),
        .I1(\control_unit/fsm_state_next_56 [1]),
        .I2(\control_unit/fsm_state_next_56 [0]),
        .O(\i_/op_start_reg_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/register_genblock[0].skid_buffer_genblock.m_axis_tlast_reg_i_2 
       (.I0(s_axis_l_tready_int),
        .I1(store_l_reg_reg),
        .O(int_axis_act_func_tready));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \i_/rst_pipeline[1]_i_1 
       (.I0(internal_operation_error),
        .I1(fsm_rst),
        .I2(\control_unit/err_unalligned_data_reg ),
        .I3(\control_unit/err_unalligned_data_int ),
        .O(rst_pipeline_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \i_/rst_pipeline[3]_i_1 
       (.I0(\rst_pipeline_reg_n_0_[2] ),
        .I1(\rst_pipeline_reg_n_0_[1] ),
        .I2(\control_unit/err_unalligned_data_int ),
        .I3(\control_unit/err_unalligned_data_reg ),
        .I4(fsm_rst),
        .I5(internal_operation_error),
        .O(rst_pipeline_reg0));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \i_/s_axis_tready_reg_i_1 
       (.I0(int_axis_t_tready__0),
        .I1(int_axis_t_tvalid),
        .I2(int_aps_wght_m_axis_tvalid[0]),
        .I3(store_l_reg_reg),
        .I4(\axis_register_t_inst/temp_m_axis_tvalid_reg ),
        .O(\axis_register_t_inst/s_axis_tready_early ));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \i_/s_axis_tready_reg_i_1__0 
       (.I0(int_axis_l_tready__0),
        .I1(int_axis_l_tvalid),
        .I2(int_axis_act_func_tvalid),
        .I3(store_l_reg_reg),
        .I4(\axis_register_l_inst/temp_m_axis_tvalid_reg ),
        .O(\axis_register_l_inst/s_axis_tready_early ));
  LUT4 #(
    .INIT(16'hAABF)) 
    \i_/s_axis_tready_reg_i_1__1 
       (.I0(int_axis_u_tready_9),
        .I1(int_axis_u_tvalid_47),
        .I2(s_axis_tvalid01_out),
        .I3(\up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_48 ),
        .O(\up_register_genblock.axis_register_u_inst/s_axis_tready_early ));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \i_/s_axis_tready_reg_i_1__2 
       (.I0(int_axis_u_tready),
        .I1(int_axis_u_tvalid),
        .I2(int_axis_ud_tvalid_3),
        .I3(store_l_reg_reg_0),
        .I4(\up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg ),
        .O(\up_register_genblock.axis_register_u_inst/s_axis_tready_early_0 ));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \i_/s_axis_tready_reg_i_1__3 
       (.I0(int_axis_t_tready__0_4),
        .I1(int_axis_t_tvalid_36),
        .I2(int_aps_wght_m_axis_tvalid[1]),
        .I3(store_l_reg_reg_0),
        .I4(\axis_register_t_inst/temp_m_axis_tvalid_reg_37 ),
        .O(\axis_register_t_inst/s_axis_tready_early_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \i_/s_axis_tready_reg_i_1__4 
       (.I0(int_axis_u_tready_25),
        .I1(int_axis_u_tvalid_61),
        .I2(s_axis_tvalid01_out_8),
        .I3(\up_register_genblock.axis_register_u_inst/temp_m_axis_tvalid_reg_62 ),
        .O(\up_register_genblock.axis_register_u_inst/s_axis_tready_early_7 ));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \i_/s_axis_tready_reg_i_1__5 
       (.I0(int_axis_t_tready__0_15),
        .I1(int_axis_t_tvalid_45),
        .I2(int_aps_wght_m_axis_tvalid[2]),
        .I3(store_l_reg_reg_1),
        .I4(\axis_register_t_inst/temp_m_axis_tvalid_reg_46 ),
        .O(\axis_register_t_inst/s_axis_tready_early_13 ));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \i_/s_axis_tready_reg_i_1__6 
       (.I0(int_axis_t_tready__0_31),
        .I1(int_axis_t_tvalid_58),
        .I2(int_aps_wght_m_axis_tvalid[3]),
        .I3(store_l_reg_reg_2),
        .I4(\axis_register_t_inst/temp_m_axis_tvalid_reg_59 ),
        .O(\axis_register_t_inst/s_axis_tready_early_29 ));
  LUT6 #(
    .INIT(64'hAAFEAAAAFFAAFFFF)) 
    \i_/s_axis_tready_reg_i_2 
       (.I0(drop_t),
        .I1(\control_unit/p_9_in ),
        .I2(\i_/half_pipeline_genblock.mlt_reg_reg_i_53_n_0 ),
        .I3(\control_unit/fsm_state_next [1]),
        .I4(\control_unit/fsm_state_next [0]),
        .I5(\control_unit/fsm_state_next [2]),
        .O(int_axis_l_tready__0));
  LUT6 #(
    .INIT(64'hFFFF044400000000)) 
    \i_/s_axis_tready_reg_i_2__0 
       (.I0(drop_u),
        .I1(int_axis_u_tvalid),
        .I2(\control_unit/fsm_state_next_35 [2]),
        .I3(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3_n_0 ),
        .I4(export_rslt_sync),
        .I5(store_l_reg_reg_1),
        .O(s_axis_tvalid01_out));
  LUT6 #(
    .INIT(64'hFFFF044400000000)) 
    \i_/s_axis_tready_reg_i_2__1 
       (.I0(drop_u_10),
        .I1(int_axis_u_tvalid_47),
        .I2(\control_unit/fsm_state_next_44 [2]),
        .I3(\i_/half_pipeline_genblock.reset_acc_reg[0]_i_3__0_n_0 ),
        .I4(export_rslt_sync_40),
        .I5(store_l_reg_reg_2),
        .O(s_axis_tvalid01_out_8));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \i_/store_l_reg_i_1 
       (.I0(\control_unit/fsm_state_next [1]),
        .I1(\control_unit/fsm_state_next [0]),
        .I2(\control_unit/fsm_state_next [2]),
        .O(\control_unit/store_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \i_/store_l_reg_i_1__0 
       (.I0(\control_unit/fsm_state_next_35 [0]),
        .I1(\control_unit/fsm_state_next_35 [1]),
        .I2(\control_unit/fsm_state_next_35 [2]),
        .O(\control_unit/store_u_reg ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    \i_/store_l_reg_i_1__1 
       (.I0(\control_unit/fsm_state_next_44 [0]),
        .I1(\control_unit/fsm_state_next_44 [1]),
        .I2(\control_unit/fsm_state_next_44 [2]),
        .O(\control_unit/store_u_reg_21 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \i_/store_l_reg_i_1__2 
       (.I0(\control_unit/fsm_state_next_56 [1]),
        .I1(\control_unit/fsm_state_next_56 [0]),
        .I2(\control_unit/fsm_state_next_56 [2]),
        .O(\control_unit/store_u_reg_32 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[0]_i_1 
       (.I0(partial_sum_reg[0]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[0]),
        .O(s_axis_tdata[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[0]_i_1__0 
       (.I0(partial_sum_reg_41[0]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[0]),
        .O(\i_/temp_m_axis_tdata_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[10]_i_1 
       (.I0(partial_sum_reg[10]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[10]),
        .O(s_axis_tdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[10]_i_1__0 
       (.I0(partial_sum_reg_41[10]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[10]),
        .O(\i_/temp_m_axis_tdata_reg[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[11]_i_1 
       (.I0(partial_sum_reg[11]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[11]),
        .O(s_axis_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[11]_i_1__0 
       (.I0(partial_sum_reg_41[11]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[11]),
        .O(\i_/temp_m_axis_tdata_reg[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[12]_i_1 
       (.I0(partial_sum_reg[12]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[12]),
        .O(s_axis_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[12]_i_1__0 
       (.I0(partial_sum_reg_41[12]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[12]),
        .O(\i_/temp_m_axis_tdata_reg[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[13]_i_1 
       (.I0(partial_sum_reg[13]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[13]),
        .O(s_axis_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[13]_i_1__0 
       (.I0(partial_sum_reg_41[13]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[13]),
        .O(\i_/temp_m_axis_tdata_reg[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[14]_i_1 
       (.I0(partial_sum_reg[14]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[14]),
        .O(s_axis_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[14]_i_1__0 
       (.I0(partial_sum_reg_41[14]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[14]),
        .O(\i_/temp_m_axis_tdata_reg[14]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_/temp_m_axis_tdata_reg[15]_i_1 
       (.I0(s_axis_tready_reg_reg),
        .I1(int_axis_t_tvalid),
        .I2(int_axis_t_tready__0),
        .O(\axis_register_t_inst/store_axis_input_to_temp ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_/temp_m_axis_tdata_reg[15]_i_1__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_axis_t_tvalid_36),
        .I2(int_axis_t_tready__0_4),
        .O(\axis_register_t_inst/store_axis_input_to_temp_3 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_/temp_m_axis_tdata_reg[15]_i_1__1 
       (.I0(s_axis_tready_reg_reg_1),
        .I1(int_axis_t_tvalid_45),
        .I2(int_axis_t_tready__0_15),
        .O(\axis_register_t_inst/store_axis_input_to_temp_14 ));
  LUT3 #(
    .INIT(8'h08)) 
    \i_/temp_m_axis_tdata_reg[15]_i_1__2 
       (.I0(s_axis_tready_reg_reg_2),
        .I1(int_axis_t_tvalid_58),
        .I2(int_axis_t_tready__0_31),
        .O(\axis_register_t_inst/store_axis_input_to_temp_30 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[15]_i_1__3 
       (.I0(partial_sum_reg[15]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[15]),
        .O(s_axis_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[15]_i_1__4 
       (.I0(partial_sum_reg_41[15]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[15]),
        .O(\i_/temp_m_axis_tdata_reg[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[16]_i_1 
       (.I0(partial_sum_reg[16]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[16]),
        .O(s_axis_tdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[16]_i_1__0 
       (.I0(partial_sum_reg_41[16]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[16]),
        .O(\i_/temp_m_axis_tdata_reg[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[17]_i_1 
       (.I0(partial_sum_reg[17]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[17]),
        .O(s_axis_tdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[17]_i_1__0 
       (.I0(partial_sum_reg_41[17]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[17]),
        .O(\i_/temp_m_axis_tdata_reg[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[18]_i_1 
       (.I0(partial_sum_reg[18]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[18]),
        .O(s_axis_tdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[18]_i_1__0 
       (.I0(partial_sum_reg_41[18]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[18]),
        .O(\i_/temp_m_axis_tdata_reg[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[19]_i_1 
       (.I0(partial_sum_reg[19]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[19]),
        .O(s_axis_tdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[19]_i_1__0 
       (.I0(partial_sum_reg_41[19]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[19]),
        .O(\i_/temp_m_axis_tdata_reg[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[1]_i_1 
       (.I0(partial_sum_reg[1]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[1]),
        .O(s_axis_tdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[1]_i_1__0 
       (.I0(partial_sum_reg_41[1]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[1]),
        .O(\i_/temp_m_axis_tdata_reg[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[20]_i_1 
       (.I0(partial_sum_reg[20]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[20]),
        .O(s_axis_tdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[20]_i_1__0 
       (.I0(partial_sum_reg_41[20]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[20]),
        .O(\i_/temp_m_axis_tdata_reg[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[21]_i_1 
       (.I0(partial_sum_reg[21]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[21]),
        .O(s_axis_tdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[21]_i_1__0 
       (.I0(partial_sum_reg_41[21]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[21]),
        .O(\i_/temp_m_axis_tdata_reg[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[22]_i_1 
       (.I0(partial_sum_reg[22]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[22]),
        .O(s_axis_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[22]_i_1__0 
       (.I0(partial_sum_reg_41[22]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[22]),
        .O(\i_/temp_m_axis_tdata_reg[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[23]_i_1 
       (.I0(partial_sum_reg[23]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[23]),
        .O(s_axis_tdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[23]_i_1__0 
       (.I0(partial_sum_reg_41[23]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[23]),
        .O(\i_/temp_m_axis_tdata_reg[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[24]_i_1 
       (.I0(partial_sum_reg[24]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[24]),
        .O(s_axis_tdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[24]_i_1__0 
       (.I0(partial_sum_reg_41[24]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[24]),
        .O(\i_/temp_m_axis_tdata_reg[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[25]_i_1 
       (.I0(partial_sum_reg[25]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[25]),
        .O(s_axis_tdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[25]_i_1__0 
       (.I0(partial_sum_reg_41[25]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[25]),
        .O(\i_/temp_m_axis_tdata_reg[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[26]_i_1 
       (.I0(partial_sum_reg[26]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[26]),
        .O(s_axis_tdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[26]_i_1__0 
       (.I0(partial_sum_reg_41[26]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[26]),
        .O(\i_/temp_m_axis_tdata_reg[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[27]_i_1 
       (.I0(partial_sum_reg[27]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[27]),
        .O(s_axis_tdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[27]_i_1__0 
       (.I0(partial_sum_reg_41[27]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[27]),
        .O(\i_/temp_m_axis_tdata_reg[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[28]_i_1 
       (.I0(partial_sum_reg[28]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[28]),
        .O(s_axis_tdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[28]_i_1__0 
       (.I0(partial_sum_reg_41[28]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[28]),
        .O(\i_/temp_m_axis_tdata_reg[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[29]_i_1 
       (.I0(partial_sum_reg[29]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[29]),
        .O(s_axis_tdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[29]_i_1__0 
       (.I0(partial_sum_reg_41[29]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[29]),
        .O(\i_/temp_m_axis_tdata_reg[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[2]_i_1 
       (.I0(partial_sum_reg[2]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[2]),
        .O(s_axis_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[2]_i_1__0 
       (.I0(partial_sum_reg_41[2]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[2]),
        .O(\i_/temp_m_axis_tdata_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[30]_i_1 
       (.I0(partial_sum_reg[30]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[30]),
        .O(s_axis_tdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[30]_i_1__0 
       (.I0(partial_sum_reg_41[30]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[30]),
        .O(\i_/temp_m_axis_tdata_reg[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[31]_i_1 
       (.I0(partial_sum_reg[31]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[31]),
        .O(s_axis_tdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[31]_i_1__0 
       (.I0(partial_sum_reg_41[31]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[31]),
        .O(\i_/temp_m_axis_tdata_reg[31]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_/temp_m_axis_tdata_reg[32]_i_1 
       (.I0(\up_register_genblock.s_axis_u_tready_int_67 ),
        .I1(int_axis_u_tvalid_61),
        .I2(int_axis_u_tready_25),
        .O(\up_register_genblock.axis_register_u_inst/store_axis_input_to_temp ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[32]_i_2 
       (.I0(partial_sum_reg[32]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[32]),
        .O(s_axis_tdata[32]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[32]_i_2__0 
       (.I0(partial_sum_reg_41[32]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[32]),
        .O(\i_/temp_m_axis_tdata_reg[32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[3]_i_1 
       (.I0(partial_sum_reg[3]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[3]),
        .O(s_axis_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[3]_i_1__0 
       (.I0(partial_sum_reg_41[3]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[3]),
        .O(\i_/temp_m_axis_tdata_reg[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[4]_i_1 
       (.I0(partial_sum_reg[4]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[4]),
        .O(s_axis_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[4]_i_1__0 
       (.I0(partial_sum_reg_41[4]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[4]),
        .O(\i_/temp_m_axis_tdata_reg[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[5]_i_1 
       (.I0(partial_sum_reg[5]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[5]),
        .O(s_axis_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[5]_i_1__0 
       (.I0(partial_sum_reg_41[5]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[5]),
        .O(\i_/temp_m_axis_tdata_reg[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[6]_i_1 
       (.I0(partial_sum_reg[6]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[6]),
        .O(s_axis_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[6]_i_1__0 
       (.I0(partial_sum_reg_41[6]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[6]),
        .O(\i_/temp_m_axis_tdata_reg[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[7]_i_1 
       (.I0(partial_sum_reg[7]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[7]),
        .O(s_axis_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[7]_i_1__0 
       (.I0(partial_sum_reg_41[7]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[7]),
        .O(\i_/temp_m_axis_tdata_reg[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[8]_i_1 
       (.I0(partial_sum_reg[8]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[8]),
        .O(s_axis_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[8]_i_1__0 
       (.I0(partial_sum_reg_41[8]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[8]),
        .O(\i_/temp_m_axis_tdata_reg[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[9]_i_1 
       (.I0(partial_sum_reg[9]),
        .I1(export_rslt_sync),
        .I2(int_axis_u_tdata[9]),
        .O(s_axis_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_/temp_m_axis_tdata_reg[9]_i_1__0 
       (.I0(partial_sum_reg_41[9]),
        .I1(export_rslt_sync_40),
        .I2(int_axis_u_tdata_43[9]),
        .O(\i_/temp_m_axis_tdata_reg[9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \locked_channels_reg[3]_i_1 
       (.I0(Q),
        .I1(new_transfer),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem[6][29]_i_1 
       (.I0(Q),
        .I1(\mem_reg[6][29] ),
        .I2(s_axil_ctrl_wdata),
        .O(D));
  LUT2 #(
    .INIT(4'hE)) 
    \rd_ptr_gray_reg[2]_i_1 
       (.I0(Q),
        .I1(m_rst_sync3_reg),
        .O(\rst_pipeline_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \rst_pipeline_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rst_pipeline_reg),
        .Q(\rst_pipeline_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rst_pipeline_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rst_pipeline_reg_n_0_[1] ),
        .Q(\rst_pipeline_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rst_pipeline_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rst_pipeline_reg0),
        .Q(Q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \samples_out[0]_i_1__1 
       (.I0(Q),
        .I1(\multi_channel_genblock.operation_error_reg_reduced ),
        .I2(switch_9),
        .O(samples_in_0_5));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \samples_out[1]_i_1__0 
       (.I0(Q),
        .I1(\multi_channel_genblock.operation_error_reg_reduced ),
        .I2(switch_9),
        .O(\rst_pipeline_reg[3]_0 ));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement
   (store_l_reg_reg,
    drop_t,
    op_start_reg,
    err_unalligned_data_reg,
    s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg,
    temp_m_axis_tvalid_reg,
    int_axis_l_tvalid,
    m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg_0,
    int_axis_t_tvalid,
    \rst_pipeline_reg[3] ,
    store_l_reg_reg_0,
    \fsm_state_reg[2] ,
    err_unalligned_data_reg_reg,
    samples_in_0,
    s_axis_tready_early_8,
    acc,
    int_axis_ud_tvalid_3,
    p_0_in,
    Q,
    store_t_reg,
    core_clk,
    drop_t_reg,
    op_start_reg_reg,
    err_unalligned_data_reg_reg_0,
    s_axis_tready_early,
    s_axis_tready_early_1,
    E,
    int_aps_wght_m_axis_tlast,
    \half_pipeline_genblock.mlt_reg_reg ,
    \half_pipeline_genblock.acc_reg_reg ,
    \i_/fsm_state_next_reg[1]_i_1 ,
    \up_register_genblock.s_axis_u_tready_int ,
    switch,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    int_axis_act_func_tvalid,
    int_axis_l_tready__0,
    int_axis_act_func_tlast,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_17,
    s_axis_tready_reg_reg_1,
    D,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    err_unalligned_data_int,
    AR,
    \fsm_state_reg[2]_0 ,
    reset_acc);
  output store_l_reg_reg;
  output drop_t;
  output op_start_reg;
  output err_unalligned_data_reg;
  output s_axis_tready_reg_reg;
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg;
  output temp_m_axis_tvalid_reg;
  output int_axis_l_tvalid;
  output m_axis_tlast_reg_reg_0;
  output temp_m_axis_tvalid_reg_0;
  output int_axis_t_tvalid;
  output [2:0]\rst_pipeline_reg[3] ;
  output store_l_reg_reg_0;
  output [2:0]\fsm_state_reg[2] ;
  output err_unalligned_data_reg_reg;
  output samples_in_0;
  output s_axis_tready_early_8;
  output [32:0]acc;
  output int_axis_ud_tvalid_3;
  output p_0_in;
  input [0:0]Q;
  input store_t_reg;
  input core_clk;
  input drop_t_reg;
  input op_start_reg_reg;
  input err_unalligned_data_reg_reg_0;
  input s_axis_tready_early;
  input s_axis_tready_early_1;
  input [0:0]E;
  input [0:0]int_aps_wght_m_axis_tlast;
  input \half_pipeline_genblock.mlt_reg_reg ;
  input \half_pipeline_genblock.acc_reg_reg ;
  input \i_/fsm_state_next_reg[1]_i_1 ;
  input \up_register_genblock.s_axis_u_tready_int ;
  input switch;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]int_axis_act_func_tvalid;
  input int_axis_l_tready__0;
  input [0:0]int_axis_act_func_tlast;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_17;
  input s_axis_tready_reg_reg_1;
  input [2:0]D;
  input [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  input err_unalligned_data_int;
  input [0:0]AR;
  input [2:0]\fsm_state_reg[2]_0 ;
  input reset_acc;

  wire [0:0]AR;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [32:0]acc;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_19;
  wire axis_register_t_inst_n_4;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire control_unit_n_12;
  wire control_unit_n_4;
  wire core_clk;
  wire drop_t;
  wire drop_t_reg;
  wire err_unalligned_data_int;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_reg;
  wire err_unalligned_data_reg_reg_0;
  wire [2:0]\fsm_state_reg[2] ;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire \half_pipeline_genblock.acc_reg_reg ;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg ;
  wire \i_/fsm_state_next_reg[1]_i_1 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tlast;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_l_tready__0;
  wire int_axis_l_tvalid;
  wire int_axis_t_tready__0;
  wire int_axis_t_tvalid;
  wire int_axis_ud_tvalid_3;
  wire m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire op_start_reg;
  wire op_start_reg_reg;
  wire p_0_in;
  wire reset_acc;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire s_axis_tready_early;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_8;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire samples_in_0;
  wire store_l_reg_reg;
  wire store_l_reg_reg_0;
  wire store_t_reg;
  wire switch;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_17;
  wire \up_register_genblock.s_axis_u_tready_int ;

  design_1_KanLayerInst_0_0_axis_register_14 axis_register_l_inst
       (.Q(Q),
        .core_clk(core_clk),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .err_unalligned_data_reg_reg(err_unalligned_data_reg_reg),
        .int_axis_act_func_tlast(int_axis_act_func_tlast),
        .int_axis_act_func_tvalid(int_axis_act_func_tvalid),
        .int_axis_l_tready__0(int_axis_l_tready__0),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg_0),
        .m_axis_tvalid_reg_reg_0(int_axis_l_tvalid),
        .m_axis_tvalid_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .samples_in_0(samples_in_0),
        .\samples_out_reg[0] (int_axis_t_tvalid),
        .\samples_out_reg[0]_0 (m_axis_tlast_reg_reg),
        .switch(switch),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
  design_1_KanLayerInst_0_0_axis_register_15 axis_register_t_inst
       (.E(E),
        .Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tlast(int_aps_wght_m_axis_tlast),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tready__0(int_axis_t_tready__0),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_1(\half_pipeline_genblock.mlt_reg_reg ),
        .m_axis_tvalid_reg_reg_0(int_axis_t_tvalid),
        .op1({axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19}),
        .s_axis_tready_early_1(s_axis_tready_early_1),
        .s_axis_tready_early_8(s_axis_tready_early_8),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .s_axis_tready_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_1),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_17(temp_m_axis_tvalid_reg_17));
  design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit control_unit
       (.AR({Q,AR}),
        .D(D),
        .OPMODE(control_unit_n_4),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .drop_t_reg(drop_t_reg),
        .err_unalligned_data_int(err_unalligned_data_int),
        .err_unalligned_data_reg(err_unalligned_data_reg),
        .err_unalligned_data_reg_reg_0(err_unalligned_data_reg_reg_0),
        .\fsm_state_reg[2]_0 (\fsm_state_reg[2] ),
        .\fsm_state_reg[2]_1 (control_unit_n_12),
        .\fsm_state_reg[2]_2 (\fsm_state_reg[2]_0 ),
        .\half_pipeline_genblock.acc_reg_reg (\half_pipeline_genblock.acc_reg_reg ),
        .\half_pipeline_genblock.acc_reg_reg_0 (\half_pipeline_genblock.acc_reg_reg_0 ),
        .\i_/fsm_state_next_reg[1]_i_1 (\i_/fsm_state_next_reg[1]_i_1 ),
        .int_axis_l_tvalid(int_axis_l_tvalid),
        .int_axis_t_tvalid(int_axis_t_tvalid),
        .op_start_reg(op_start_reg),
        .op_start_reg_reg_0(op_start_reg_reg),
        .\rst_pipeline_reg[3] (\rst_pipeline_reg[3] ),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_l_reg_reg_1(store_l_reg_reg_0),
        .store_t_reg(store_t_reg),
        .\up_register_genblock.s_axis_u_tready_int (\up_register_genblock.s_axis_u_tready_int ));
  design_1_KanLayerInst_0_0_DSPELogic_16 data_processing_inst
       (.OPMODE(control_unit_n_4),
        .Q(Q),
        .acc(acc),
        .core_clk(core_clk),
        .\half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 (control_unit_n_12),
        .\half_pipeline_genblock.mlt_reg_reg_0 (\half_pipeline_genblock.mlt_reg_reg ),
        .int_axis_ud_tvalid_3(int_axis_ud_tvalid_3),
        .op1({axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18,axis_register_t_inst_n_19}),
        .p_0_in(p_0_in),
        .reset_acc(reset_acc));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement__parameterized0
   (\up_register_genblock.s_axis_u_tready_int ,
    store_l_reg_reg,
    drop_t,
    acc_res_reg,
    op_start_reg,
    s_axis_tready_reg_reg,
    int_axis_u_tlast,
    temp_m_axis_tvalid_reg,
    int_axis_u_tvalid,
    export_rslt_reg_reg,
    local_tlast_reg_reg,
    temp_m_axis_tvalid_reg_0,
    int_axis_t_tvalid,
    \rst_pipeline_reg[3] ,
    s_axis_tready_early_7,
    \m_axis_tdata_reg_reg[32] ,
    \fsm_state_reg[2] ,
    acc,
    export_rslt_sync,
    int_axis_ud_tlast_2,
    Q,
    s_axis_tready_early,
    core_clk,
    int_axis_ud_tvalid_3,
    store_u_reg,
    drop_u_reg,
    acc_res_reg_reg,
    op_start_reg_reg,
    s_axis_tready_early_1,
    E,
    local_tlast_reg_reg_0,
    int_axis_u_tready,
    D,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    export_rslt_reg_next__0,
    int_axis_ud_tready_2,
    export_rslt_reg_reg_0,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_16,
    s_axis_tready_reg_reg_0,
    export_rslt_reg_reg_1,
    \half_pipeline_genblock.acc_reg_reg ,
    \fsm_state_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[0] ,
    reset_acc,
    \half_pipeline_genblock.mlt_reg_reg ,
    DUMMY_MUX_Z,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    export_rslt,
    export_rslt_last);
  output \up_register_genblock.s_axis_u_tready_int ;
  output store_l_reg_reg;
  output drop_t;
  output acc_res_reg;
  output op_start_reg;
  output s_axis_tready_reg_reg;
  output int_axis_u_tlast;
  output temp_m_axis_tvalid_reg;
  output int_axis_u_tvalid;
  output export_rslt_reg_reg;
  output local_tlast_reg_reg;
  output temp_m_axis_tvalid_reg_0;
  output int_axis_t_tvalid;
  output [2:0]\rst_pipeline_reg[3] ;
  output s_axis_tready_early_7;
  output [32:0]\m_axis_tdata_reg_reg[32] ;
  output [2:0]\fsm_state_reg[2] ;
  output [32:0]acc;
  output export_rslt_sync;
  output int_axis_ud_tlast_2;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input int_axis_ud_tvalid_3;
  input store_u_reg;
  input drop_u_reg;
  input acc_res_reg_reg;
  input op_start_reg_reg;
  input s_axis_tready_early_1;
  input [0:0]E;
  input local_tlast_reg_reg_0;
  input int_axis_u_tready;
  input [32:0]D;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input export_rslt_reg_next__0;
  input int_axis_ud_tready_2;
  input export_rslt_reg_reg_0;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_16;
  input s_axis_tready_reg_reg_0;
  input [2:0]export_rslt_reg_reg_1;
  input [0:0]\half_pipeline_genblock.acc_reg_reg ;
  input [2:0]\fsm_state_reg[2]_0 ;
  input [0:0]\temp_m_axis_tdata_reg_reg[0] ;
  input reset_acc;
  input \half_pipeline_genblock.mlt_reg_reg ;
  input DUMMY_MUX_Z;
  input \half_pipeline_genblock.acc_reg_reg_0 ;
  input export_rslt;
  input export_rslt_last;

  wire [32:0]D;
  wire DUMMY_MUX_Z;
  wire [0:0]E;
  wire [0:0]Q;
  wire [32:0]acc;
  wire acc_res_reg;
  wire acc_res_reg_reg;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_3;
  wire axis_register_t_inst_n_4;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire control_unit_n_10;
  wire control_unit_n_9;
  wire core_clk;
  wire drop_t;
  wire drop_u_reg;
  wire export_rslt;
  wire export_rslt_last;
  wire export_rslt_reg_next__0;
  wire export_rslt_reg_reg;
  wire export_rslt_reg_reg_0;
  wire [2:0]export_rslt_reg_reg_1;
  wire export_rslt_sync;
  wire [2:0]\fsm_state_reg[2] ;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg ;
  wire \half_pipeline_genblock.acc_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire int_axis_t_tvalid;
  wire int_axis_u_tlast;
  wire int_axis_u_tready;
  wire int_axis_u_tvalid;
  wire int_axis_ud_tlast_2;
  wire int_axis_ud_tready_2;
  wire int_axis_ud_tvalid_3;
  wire local_tlast_reg_reg;
  wire local_tlast_reg_reg_0;
  wire [32:0]\m_axis_tdata_reg_reg[32] ;
  wire op_start_reg;
  wire op_start_reg_reg;
  wire reset_acc;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire s_axis_tready_early;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_7;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire store_l_reg_reg;
  wire store_u_reg;
  wire [0:0]\temp_m_axis_tdata_reg_reg[0] ;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_16;
  wire \up_register_genblock.axis_register_u_inst_n_10 ;
  wire \up_register_genblock.axis_register_u_inst_n_11 ;
  wire \up_register_genblock.axis_register_u_inst_n_12 ;
  wire \up_register_genblock.axis_register_u_inst_n_13 ;
  wire \up_register_genblock.axis_register_u_inst_n_14 ;
  wire \up_register_genblock.axis_register_u_inst_n_15 ;
  wire \up_register_genblock.axis_register_u_inst_n_16 ;
  wire \up_register_genblock.axis_register_u_inst_n_17 ;
  wire \up_register_genblock.axis_register_u_inst_n_18 ;
  wire \up_register_genblock.axis_register_u_inst_n_19 ;
  wire \up_register_genblock.axis_register_u_inst_n_20 ;
  wire \up_register_genblock.axis_register_u_inst_n_21 ;
  wire \up_register_genblock.axis_register_u_inst_n_22 ;
  wire \up_register_genblock.axis_register_u_inst_n_23 ;
  wire \up_register_genblock.axis_register_u_inst_n_24 ;
  wire \up_register_genblock.axis_register_u_inst_n_25 ;
  wire \up_register_genblock.axis_register_u_inst_n_26 ;
  wire \up_register_genblock.axis_register_u_inst_n_27 ;
  wire \up_register_genblock.axis_register_u_inst_n_28 ;
  wire \up_register_genblock.axis_register_u_inst_n_29 ;
  wire \up_register_genblock.axis_register_u_inst_n_30 ;
  wire \up_register_genblock.axis_register_u_inst_n_31 ;
  wire \up_register_genblock.axis_register_u_inst_n_32 ;
  wire \up_register_genblock.axis_register_u_inst_n_33 ;
  wire \up_register_genblock.axis_register_u_inst_n_34 ;
  wire \up_register_genblock.axis_register_u_inst_n_35 ;
  wire \up_register_genblock.axis_register_u_inst_n_36 ;
  wire \up_register_genblock.axis_register_u_inst_n_4 ;
  wire \up_register_genblock.axis_register_u_inst_n_5 ;
  wire \up_register_genblock.axis_register_u_inst_n_6 ;
  wire \up_register_genblock.axis_register_u_inst_n_7 ;
  wire \up_register_genblock.axis_register_u_inst_n_8 ;
  wire \up_register_genblock.axis_register_u_inst_n_9 ;
  wire \up_register_genblock.s_axis_u_tready_int ;

  design_1_KanLayerInst_0_0_axis_register_11 axis_register_t_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tready__0(int_axis_t_tready__0),
        .m_axis_tvalid_reg_reg_0(int_axis_t_tvalid),
        .op1({axis_register_t_inst_n_3,axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18}),
        .s_axis_tready_early_1(s_axis_tready_early_1),
        .s_axis_tready_early_7(s_axis_tready_early_7),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_0),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0] ),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_16(temp_m_axis_tvalid_reg_16));
  design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit__parameterized0 control_unit
       (.OPMODE(control_unit_n_9),
        .Q(Q),
        .acc_res_reg(acc_res_reg),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .drop_u_reg(drop_u_reg),
        .export_rslt_reg_next__0(export_rslt_reg_next__0),
        .export_rslt_reg_reg_0(export_rslt_reg_reg),
        .export_rslt_reg_reg_1(control_unit_n_10),
        .export_rslt_reg_reg_2(export_rslt_reg_reg_0),
        .export_rslt_reg_reg_3(export_rslt_reg_reg_1),
        .\fsm_state_reg[2]_0 (\fsm_state_reg[2] ),
        .\fsm_state_reg[2]_1 (\fsm_state_reg[2]_0 ),
        .\half_pipeline_genblock.acc_reg_reg (\half_pipeline_genblock.acc_reg_reg_0 ),
        .\half_pipeline_genblock.acc_reg_reg_0 (int_axis_u_tvalid),
        .\half_pipeline_genblock.acc_reg_reg_1 (\half_pipeline_genblock.acc_reg_reg ),
        .int_axis_ud_tready_2(int_axis_ud_tready_2),
        .local_tlast_reg_reg_0(local_tlast_reg_reg),
        .local_tlast_reg_reg_1(local_tlast_reg_reg_0),
        .op_start_reg(op_start_reg),
        .op_start_reg_reg_0(op_start_reg_reg),
        .\rst_pipeline_reg[3] (\rst_pipeline_reg[3] ),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_u_reg(store_u_reg));
  design_1_KanLayerInst_0_0_DSPELogic_12 data_processing_inst
       (.C({\up_register_genblock.axis_register_u_inst_n_4 ,\up_register_genblock.axis_register_u_inst_n_5 ,\up_register_genblock.axis_register_u_inst_n_6 ,\up_register_genblock.axis_register_u_inst_n_7 ,\up_register_genblock.axis_register_u_inst_n_8 ,\up_register_genblock.axis_register_u_inst_n_9 ,\up_register_genblock.axis_register_u_inst_n_10 ,\up_register_genblock.axis_register_u_inst_n_11 ,\up_register_genblock.axis_register_u_inst_n_12 ,\up_register_genblock.axis_register_u_inst_n_13 ,\up_register_genblock.axis_register_u_inst_n_14 ,\up_register_genblock.axis_register_u_inst_n_15 ,\up_register_genblock.axis_register_u_inst_n_16 ,\up_register_genblock.axis_register_u_inst_n_17 ,\up_register_genblock.axis_register_u_inst_n_18 ,\up_register_genblock.axis_register_u_inst_n_19 ,\up_register_genblock.axis_register_u_inst_n_20 ,\up_register_genblock.axis_register_u_inst_n_21 ,\up_register_genblock.axis_register_u_inst_n_22 ,\up_register_genblock.axis_register_u_inst_n_23 ,\up_register_genblock.axis_register_u_inst_n_24 ,\up_register_genblock.axis_register_u_inst_n_25 ,\up_register_genblock.axis_register_u_inst_n_26 ,\up_register_genblock.axis_register_u_inst_n_27 ,\up_register_genblock.axis_register_u_inst_n_28 ,\up_register_genblock.axis_register_u_inst_n_29 ,\up_register_genblock.axis_register_u_inst_n_30 ,\up_register_genblock.axis_register_u_inst_n_31 ,\up_register_genblock.axis_register_u_inst_n_32 ,\up_register_genblock.axis_register_u_inst_n_33 ,\up_register_genblock.axis_register_u_inst_n_34 ,\up_register_genblock.axis_register_u_inst_n_35 ,\up_register_genblock.axis_register_u_inst_n_36 }),
        .E(E),
        .OPMODE({DUMMY_MUX_Z,control_unit_n_9}),
        .Q(Q),
        .acc(acc),
        .core_clk(core_clk),
        .export_rslt(export_rslt),
        .export_rslt_last(export_rslt_last),
        .export_rslt_sync(export_rslt_sync),
        .\half_pipeline_genblock.acc_reg_reg_0 (control_unit_n_10),
        .\half_pipeline_genblock.mlt_reg_reg_0 (\half_pipeline_genblock.mlt_reg_reg ),
        .int_axis_ud_tlast_2(int_axis_ud_tlast_2),
        .op1({axis_register_t_inst_n_3,axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18}),
        .reset_acc(reset_acc));
  design_1_KanLayerInst_0_0_axis_register__parameterized4_13 \up_register_genblock.axis_register_u_inst 
       (.D({\up_register_genblock.axis_register_u_inst_n_4 ,\up_register_genblock.axis_register_u_inst_n_5 ,\up_register_genblock.axis_register_u_inst_n_6 ,\up_register_genblock.axis_register_u_inst_n_7 ,\up_register_genblock.axis_register_u_inst_n_8 ,\up_register_genblock.axis_register_u_inst_n_9 ,\up_register_genblock.axis_register_u_inst_n_10 ,\up_register_genblock.axis_register_u_inst_n_11 ,\up_register_genblock.axis_register_u_inst_n_12 ,\up_register_genblock.axis_register_u_inst_n_13 ,\up_register_genblock.axis_register_u_inst_n_14 ,\up_register_genblock.axis_register_u_inst_n_15 ,\up_register_genblock.axis_register_u_inst_n_16 ,\up_register_genblock.axis_register_u_inst_n_17 ,\up_register_genblock.axis_register_u_inst_n_18 ,\up_register_genblock.axis_register_u_inst_n_19 ,\up_register_genblock.axis_register_u_inst_n_20 ,\up_register_genblock.axis_register_u_inst_n_21 ,\up_register_genblock.axis_register_u_inst_n_22 ,\up_register_genblock.axis_register_u_inst_n_23 ,\up_register_genblock.axis_register_u_inst_n_24 ,\up_register_genblock.axis_register_u_inst_n_25 ,\up_register_genblock.axis_register_u_inst_n_26 ,\up_register_genblock.axis_register_u_inst_n_27 ,\up_register_genblock.axis_register_u_inst_n_28 ,\up_register_genblock.axis_register_u_inst_n_29 ,\up_register_genblock.axis_register_u_inst_n_30 ,\up_register_genblock.axis_register_u_inst_n_31 ,\up_register_genblock.axis_register_u_inst_n_32 ,\up_register_genblock.axis_register_u_inst_n_33 ,\up_register_genblock.axis_register_u_inst_n_34 ,\up_register_genblock.axis_register_u_inst_n_35 ,\up_register_genblock.axis_register_u_inst_n_36 }),
        .E(E),
        .Q(Q),
        .core_clk(core_clk),
        .int_axis_u_tlast(int_axis_u_tlast),
        .int_axis_u_tready(int_axis_u_tready),
        .int_axis_ud_tvalid_3(int_axis_ud_tvalid_3),
        .\m_axis_tdata_reg_reg[32]_0 (\m_axis_tdata_reg_reg[32] ),
        .m_axis_tvalid_reg_reg_0(int_axis_u_tvalid),
        .m_axis_tvalid_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg_0(\up_register_genblock.s_axis_u_tready_int ),
        .\temp_m_axis_tdata_reg_reg[32]_0 (D),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement__parameterized1
   (\up_register_genblock.s_axis_u_tready_int ,
    temp_m_axis_tlast_reg,
    store_l_reg_reg,
    drop_t,
    acc_res_reg,
    op_start_reg,
    s_axis_tready_reg_reg,
    int_axis_u_tlast,
    temp_m_axis_tvalid_reg,
    int_axis_u_tvalid,
    export_rslt_reg_reg,
    local_tlast_reg_reg,
    temp_m_axis_tvalid_reg_0,
    int_axis_t_tvalid,
    \rst_pipeline_reg[3] ,
    s_axis_tready_early_6,
    \temp_m_axis_tdata_reg_reg[32] ,
    \m_axis_tdata_reg_reg[32] ,
    \fsm_state_reg[2] ,
    acc,
    export_rslt_sync,
    int_axis_ud_tlast_1,
    Q,
    s_axis_tready_early,
    core_clk,
    int_axis_ud_tlast_2,
    store_u_reg,
    drop_u_reg,
    acc_res_reg_reg,
    op_start_reg_reg,
    s_axis_tready_early_1,
    E,
    m_axis_tlast_reg_reg,
    local_tlast_reg_reg_0,
    int_axis_u_tready,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    s_axis_tvalid01_out,
    export_rslt_reg_next__0,
    int_axis_ud_tready_1,
    export_rslt_reg_reg_0,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_15,
    s_axis_tready_reg_reg_0,
    D,
    \half_pipeline_genblock.acc_reg_reg ,
    \temp_m_axis_tdata_reg_reg[32]_0 ,
    op2,
    \fsm_state_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[0] ,
    reset_acc,
    \half_pipeline_genblock.mlt_reg_reg ,
    DUMMY_MUX_Z,
    \half_pipeline_genblock.acc_reg_reg_0 ,
    export_rslt,
    export_rslt_last);
  output \up_register_genblock.s_axis_u_tready_int ;
  output temp_m_axis_tlast_reg;
  output store_l_reg_reg;
  output drop_t;
  output acc_res_reg;
  output op_start_reg;
  output s_axis_tready_reg_reg;
  output int_axis_u_tlast;
  output temp_m_axis_tvalid_reg;
  output int_axis_u_tvalid;
  output export_rslt_reg_reg;
  output local_tlast_reg_reg;
  output temp_m_axis_tvalid_reg_0;
  output int_axis_t_tvalid;
  output [2:0]\rst_pipeline_reg[3] ;
  output s_axis_tready_early_6;
  output [32:0]\temp_m_axis_tdata_reg_reg[32] ;
  output [32:0]\m_axis_tdata_reg_reg[32] ;
  output [2:0]\fsm_state_reg[2] ;
  output [32:0]acc;
  output export_rslt_sync;
  output int_axis_ud_tlast_1;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input int_axis_ud_tlast_2;
  input store_u_reg;
  input drop_u_reg;
  input acc_res_reg_reg;
  input op_start_reg_reg;
  input s_axis_tready_early_1;
  input [0:0]E;
  input m_axis_tlast_reg_reg;
  input local_tlast_reg_reg_0;
  input int_axis_u_tready;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tvalid01_out;
  input export_rslt_reg_next__0;
  input int_axis_ud_tready_1;
  input export_rslt_reg_reg_0;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_15;
  input s_axis_tready_reg_reg_0;
  input [2:0]D;
  input [0:0]\half_pipeline_genblock.acc_reg_reg ;
  input [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  input [32:0]op2;
  input [2:0]\fsm_state_reg[2]_0 ;
  input [0:0]\temp_m_axis_tdata_reg_reg[0] ;
  input reset_acc;
  input \half_pipeline_genblock.mlt_reg_reg ;
  input DUMMY_MUX_Z;
  input \half_pipeline_genblock.acc_reg_reg_0 ;
  input export_rslt;
  input export_rslt_last;

  wire [2:0]D;
  wire DUMMY_MUX_Z;
  wire [0:0]E;
  wire [0:0]Q;
  wire [32:0]acc;
  wire acc_res_reg;
  wire acc_res_reg_reg;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_3;
  wire axis_register_t_inst_n_4;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire control_unit_n_10;
  wire control_unit_n_9;
  wire core_clk;
  wire drop_t;
  wire drop_u_reg;
  wire export_rslt;
  wire export_rslt_last;
  wire export_rslt_reg_next__0;
  wire export_rslt_reg_reg;
  wire export_rslt_reg_reg_0;
  wire export_rslt_sync;
  wire [2:0]\fsm_state_reg[2] ;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire [0:0]\half_pipeline_genblock.acc_reg_reg ;
  wire \half_pipeline_genblock.acc_reg_reg_0 ;
  wire \half_pipeline_genblock.mlt_reg_reg ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire int_axis_t_tvalid;
  wire int_axis_u_tlast;
  wire int_axis_u_tready;
  wire int_axis_u_tvalid;
  wire int_axis_ud_tlast_1;
  wire int_axis_ud_tlast_2;
  wire int_axis_ud_tready_1;
  wire local_tlast_reg_reg;
  wire local_tlast_reg_reg_0;
  wire [32:0]\m_axis_tdata_reg_reg[32] ;
  wire m_axis_tlast_reg_reg;
  wire [32:0]op2;
  wire op_start_reg;
  wire op_start_reg_reg;
  wire reset_acc;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire s_axis_tready_early;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_6;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid01_out;
  wire store_l_reg_reg;
  wire store_u_reg;
  wire [0:0]\temp_m_axis_tdata_reg_reg[0] ;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32] ;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_15;
  wire \up_register_genblock.s_axis_u_tready_int ;

  design_1_KanLayerInst_0_0_axis_register_8 axis_register_t_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tready__0(int_axis_t_tready__0),
        .m_axis_tvalid_reg_reg_0(int_axis_t_tvalid),
        .op1({axis_register_t_inst_n_3,axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18}),
        .s_axis_tready_early_1(s_axis_tready_early_1),
        .s_axis_tready_early_6(s_axis_tready_early_6),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_0),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0] ),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_15(temp_m_axis_tvalid_reg_15));
  design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit__parameterized1 control_unit
       (.D(D),
        .OPMODE(control_unit_n_9),
        .Q(Q),
        .acc_res_reg(acc_res_reg),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .drop_u_reg(drop_u_reg),
        .export_rslt_reg_next__0(export_rslt_reg_next__0),
        .export_rslt_reg_reg_0(export_rslt_reg_reg),
        .export_rslt_reg_reg_1(control_unit_n_10),
        .export_rslt_reg_reg_2(export_rslt_reg_reg_0),
        .\fsm_state_reg[2]_0 (\fsm_state_reg[2] ),
        .\fsm_state_reg[2]_1 (\fsm_state_reg[2]_0 ),
        .\half_pipeline_genblock.acc_reg_reg (\half_pipeline_genblock.acc_reg_reg_0 ),
        .\half_pipeline_genblock.acc_reg_reg_0 (int_axis_u_tvalid),
        .\half_pipeline_genblock.acc_reg_reg_1 (\half_pipeline_genblock.acc_reg_reg ),
        .int_axis_ud_tready_1(int_axis_ud_tready_1),
        .local_tlast_reg_reg_0(local_tlast_reg_reg),
        .local_tlast_reg_reg_1(local_tlast_reg_reg_0),
        .op_start_reg(op_start_reg),
        .op_start_reg_reg_0(op_start_reg_reg),
        .\rst_pipeline_reg[3] (\rst_pipeline_reg[3] ),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_u_reg(store_u_reg));
  design_1_KanLayerInst_0_0_DSPELogic_9 data_processing_inst
       (.E(E),
        .OPMODE({DUMMY_MUX_Z,control_unit_n_9}),
        .Q(Q),
        .acc(acc),
        .core_clk(core_clk),
        .export_rslt(export_rslt),
        .export_rslt_last(export_rslt_last),
        .export_rslt_sync(export_rslt_sync),
        .\half_pipeline_genblock.acc_reg_reg_0 (control_unit_n_10),
        .\half_pipeline_genblock.mlt_reg_reg_0 (\half_pipeline_genblock.mlt_reg_reg ),
        .int_axis_ud_tlast_1(int_axis_ud_tlast_1),
        .op1({axis_register_t_inst_n_3,axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18}),
        .op2(op2),
        .reset_acc(reset_acc));
  design_1_KanLayerInst_0_0_axis_register__parameterized4_10 \up_register_genblock.axis_register_u_inst 
       (.E(E),
        .Q(Q),
        .core_clk(core_clk),
        .int_axis_u_tlast(int_axis_u_tlast),
        .int_axis_u_tready(int_axis_u_tready),
        .int_axis_ud_tlast_2(int_axis_ud_tlast_2),
        .\m_axis_tdata_reg_reg[32]_0 (\m_axis_tdata_reg_reg[32] ),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg),
        .m_axis_tvalid_reg_reg_0(int_axis_u_tvalid),
        .op2(op2),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_reg_reg_0(\up_register_genblock.s_axis_u_tready_int ),
        .s_axis_tvalid01_out(s_axis_tvalid01_out),
        .\temp_m_axis_tdata_reg_reg[32]_0 (\temp_m_axis_tdata_reg_reg[32] ),
        .\temp_m_axis_tdata_reg_reg[32]_1 (\temp_m_axis_tdata_reg_reg[32]_0 ),
        .temp_m_axis_tlast_reg(temp_m_axis_tlast_reg),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg));
endmodule

(* ORIG_REF_NAME = "ParallelizedLinearProcessingElement" *) 
module design_1_KanLayerInst_0_0_ParallelizedLinearProcessingElement__parameterized2
   (\up_register_genblock.s_axis_u_tready_int ,
    temp_m_axis_tlast_reg,
    store_l_reg_reg,
    acc_res_reg,
    drop_t,
    s_axis_tready_reg_reg,
    int_axis_u_tlast,
    temp_m_axis_tvalid_reg_0,
    int_axis_u_tvalid,
    export_rslt_reg_reg,
    export_rslt_last,
    temp_m_axis_tvalid_reg_1,
    int_axis_t_tvalid,
    \fsm_state_reg[2] ,
    \rst_pipeline_reg[3] ,
    s_axis_tready_early,
    \temp_m_axis_tdata_reg_reg[32] ,
    \m_axis_tdata_reg_reg[31] ,
    acc,
    \half_pipeline_genblock.extra_sig_reg_reg[1][1] ,
    Q,
    s_axis_tready_early_2,
    core_clk,
    E,
    int_axis_ud_tlast_1,
    store_u_reg,
    acc_res_reg_reg,
    drop_u_reg,
    op_start_reg_reg,
    s_axis_tready_early_3,
    m_axis_tlast_reg_reg,
    m_axis_tlast_reg_reg_0,
    local_tlast_reg_reg,
    D,
    int_buf_rslt_s_axis_tready,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    s_axis_tvalid01_out,
    int_axis_u_tready,
    export_rslt_reg_reg_0,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg,
    s_axis_tready_reg_reg_0,
    \half_pipeline_genblock.mlt_reg_reg ,
    \temp_m_axis_tdata_reg_reg[32]_0 ,
    op2,
    \fsm_state_reg[2]_0 ,
    \temp_m_axis_tdata_reg_reg[0] ,
    \half_pipeline_genblock.mlt_reg_reg_0 ,
    DUMMY_MUX_Z,
    bypass_adder);
  output \up_register_genblock.s_axis_u_tready_int ;
  output temp_m_axis_tlast_reg;
  output store_l_reg_reg;
  output acc_res_reg;
  output drop_t;
  output s_axis_tready_reg_reg;
  output int_axis_u_tlast;
  output temp_m_axis_tvalid_reg_0;
  output int_axis_u_tvalid;
  output export_rslt_reg_reg;
  output export_rslt_last;
  output temp_m_axis_tvalid_reg_1;
  output int_axis_t_tvalid;
  output [2:0]\fsm_state_reg[2] ;
  output [2:0]\rst_pipeline_reg[3] ;
  output s_axis_tready_early;
  output [32:0]\temp_m_axis_tdata_reg_reg[32] ;
  output [15:0]\m_axis_tdata_reg_reg[31] ;
  output [15:0]acc;
  output \half_pipeline_genblock.extra_sig_reg_reg[1][1] ;
  input [0:0]Q;
  input s_axis_tready_early_2;
  input core_clk;
  input [0:0]E;
  input int_axis_ud_tlast_1;
  input store_u_reg;
  input acc_res_reg_reg;
  input drop_u_reg;
  input op_start_reg_reg;
  input s_axis_tready_early_3;
  input [0:0]m_axis_tlast_reg_reg;
  input m_axis_tlast_reg_reg_0;
  input local_tlast_reg_reg;
  input [1:0]D;
  input int_buf_rslt_s_axis_tready;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tvalid01_out;
  input int_axis_u_tready;
  input export_rslt_reg_reg_0;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_reg_reg_0;
  input [0:0]\half_pipeline_genblock.mlt_reg_reg ;
  input [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  input [32:0]op2;
  input [2:0]\fsm_state_reg[2]_0 ;
  input [0:0]\temp_m_axis_tdata_reg_reg[0] ;
  input \half_pipeline_genblock.mlt_reg_reg_0 ;
  input DUMMY_MUX_Z;
  input bypass_adder;

  wire [1:0]D;
  wire DUMMY_MUX_Z;
  wire [0:0]E;
  wire [0:0]Q;
  wire [15:0]acc;
  wire acc_res_reg;
  wire acc_res_reg_reg;
  wire axis_register_t_inst_n_10;
  wire axis_register_t_inst_n_11;
  wire axis_register_t_inst_n_12;
  wire axis_register_t_inst_n_13;
  wire axis_register_t_inst_n_14;
  wire axis_register_t_inst_n_15;
  wire axis_register_t_inst_n_16;
  wire axis_register_t_inst_n_17;
  wire axis_register_t_inst_n_18;
  wire axis_register_t_inst_n_3;
  wire axis_register_t_inst_n_4;
  wire axis_register_t_inst_n_5;
  wire axis_register_t_inst_n_6;
  wire axis_register_t_inst_n_7;
  wire axis_register_t_inst_n_8;
  wire axis_register_t_inst_n_9;
  wire bypass_adder;
  wire control_unit_n_12;
  wire control_unit_n_13;
  wire core_clk;
  wire drop_t;
  wire drop_u_reg;
  wire export_rslt_last;
  wire export_rslt_reg_reg;
  wire export_rslt_reg_reg_0;
  wire [2:0]\fsm_state_reg[2] ;
  wire [2:0]\fsm_state_reg[2]_0 ;
  wire \half_pipeline_genblock.extra_sig_reg_reg[1][1] ;
  wire [0:0]\half_pipeline_genblock.mlt_reg_reg ;
  wire \half_pipeline_genblock.mlt_reg_reg_0 ;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire int_axis_t_tvalid;
  wire int_axis_u_tlast;
  wire int_axis_u_tready;
  wire int_axis_u_tvalid;
  wire int_axis_ud_tlast_1;
  wire int_buf_rslt_s_axis_tready;
  wire local_tlast_reg_reg;
  wire [15:0]\m_axis_tdata_reg_reg[31] ;
  wire [0:0]m_axis_tlast_reg_reg;
  wire m_axis_tlast_reg_reg_0;
  wire [32:0]op2;
  wire op_start;
  wire op_start_reg_reg;
  wire [2:0]\rst_pipeline_reg[3] ;
  wire s_axis_tready_early;
  wire s_axis_tready_early_2;
  wire s_axis_tready_early_3;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid01_out;
  wire store_l_reg_reg;
  wire store_u_reg;
  wire [0:0]\temp_m_axis_tdata_reg_reg[0] ;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32] ;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire \up_register_genblock.s_axis_u_tready_int ;

  design_1_KanLayerInst_0_0_axis_register_7 axis_register_t_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_aps_wght_m_axis_tdata(int_aps_wght_m_axis_tdata),
        .int_aps_wght_m_axis_tvalid(int_aps_wght_m_axis_tvalid),
        .int_axis_t_tready__0(int_axis_t_tready__0),
        .m_axis_tvalid_reg_reg_0(int_axis_t_tvalid),
        .op1({axis_register_t_inst_n_3,axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18}),
        .s_axis_tready_early(s_axis_tready_early),
        .s_axis_tready_early_3(s_axis_tready_early_3),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .s_axis_tready_reg_reg_1(store_l_reg_reg),
        .s_axis_tready_reg_reg_2(s_axis_tready_reg_reg_0),
        .\temp_m_axis_tdata_reg_reg[0]_0 (\temp_m_axis_tdata_reg_reg[0] ),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_1(temp_m_axis_tvalid_reg_1));
  design_1_KanLayerInst_0_0_ParallelizedLPEControlUnit__parameterized2 control_unit
       (.D(D),
        .OPMODE(control_unit_n_12),
        .Q(Q),
        .acc_res_reg(acc_res_reg),
        .acc_res_reg_reg_0(acc_res_reg_reg),
        .bypass_adder(bypass_adder),
        .core_clk(core_clk),
        .drop_t(drop_t),
        .drop_u_reg(drop_u_reg),
        .export_rslt_reg_reg_0(export_rslt_reg_reg),
        .export_rslt_reg_reg_1(export_rslt_reg_reg_0),
        .\fsm_state_reg[2]_0 (\fsm_state_reg[2] ),
        .\fsm_state_reg[2]_1 (\fsm_state_reg[2]_0 ),
        .\half_pipeline_genblock.mlt_reg_reg (\half_pipeline_genblock.mlt_reg_reg ),
        .\i_/half_pipeline_genblock.acc_reg_reg_i_2__2 (control_unit_n_13),
        .int_buf_rslt_s_axis_tready(int_buf_rslt_s_axis_tready),
        .local_tlast_reg_reg_0(export_rslt_last),
        .local_tlast_reg_reg_1(local_tlast_reg_reg),
        .op_start(op_start),
        .op_start_reg_reg_0(op_start_reg_reg),
        .\rst_pipeline_reg[3] (\rst_pipeline_reg[3] ),
        .store_l_reg_reg_0(store_l_reg_reg),
        .store_u_reg(store_u_reg));
  design_1_KanLayerInst_0_0_DSPELogic data_processing_inst
       (.OPMODE({DUMMY_MUX_Z,control_unit_n_12}),
        .Q(Q),
        .acc(acc),
        .core_clk(core_clk),
        .export_rslt_last(export_rslt_last),
        .\half_pipeline_genblock.acc_reg_reg_0 (control_unit_n_13),
        .\half_pipeline_genblock.extra_sig_reg_reg[1][1]_0 (\half_pipeline_genblock.extra_sig_reg_reg[1][1] ),
        .\half_pipeline_genblock.mlt_reg_reg_0 (\half_pipeline_genblock.mlt_reg_reg_0 ),
        .\half_pipeline_genblock.mlt_reg_reg_1 (m_axis_tlast_reg_reg),
        .op1({axis_register_t_inst_n_3,axis_register_t_inst_n_4,axis_register_t_inst_n_5,axis_register_t_inst_n_6,axis_register_t_inst_n_7,axis_register_t_inst_n_8,axis_register_t_inst_n_9,axis_register_t_inst_n_10,axis_register_t_inst_n_11,axis_register_t_inst_n_12,axis_register_t_inst_n_13,axis_register_t_inst_n_14,axis_register_t_inst_n_15,axis_register_t_inst_n_16,axis_register_t_inst_n_17,axis_register_t_inst_n_18}),
        .op2(op2),
        .op_start(op_start));
  design_1_KanLayerInst_0_0_axis_register__parameterized4 \up_register_genblock.axis_register_u_inst 
       (.E(E),
        .Q(Q),
        .core_clk(core_clk),
        .int_axis_u_tlast(int_axis_u_tlast),
        .int_axis_u_tready(int_axis_u_tready),
        .int_axis_u_tvalid(int_axis_u_tvalid),
        .int_axis_ud_tlast_1(int_axis_ud_tlast_1),
        .\m_axis_tdata_reg_reg[31]_0 (\m_axis_tdata_reg_reg[31] ),
        .m_axis_tlast_reg_reg_0(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg_0),
        .op2(op2[31:16]),
        .s_axis_tready_early_2(s_axis_tready_early_2),
        .s_axis_tvalid01_out(s_axis_tvalid01_out),
        .\temp_m_axis_tdata_reg_reg[32]_0 (\temp_m_axis_tdata_reg_reg[32] ),
        .\temp_m_axis_tdata_reg_reg[32]_1 (\temp_m_axis_tdata_reg_reg[32]_0 ),
        .temp_m_axis_tlast_reg(temp_m_axis_tlast_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .\up_register_genblock.s_axis_u_tready_int (\up_register_genblock.s_axis_u_tready_int ));
endmodule

(* ORIG_REF_NAME = "RSWAFFunction" *) 
module design_1_KanLayerInst_0_0_RSWAFFunction
   (s_axis_tready_reg_reg,
    s_axis_tready_reg_reg_0,
    int_axis_act_func_tvalid,
    int_axis_act_func_tlast,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg,
    Q,
    core_clk,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg ,
    s_axis_l_tready_int,
    int_adp_grid_m_axis_tvalid,
    int_adp_data_m_axis_tvalid,
    int_adp_scle_m_axis_tvalid,
    int_axis_act_func_tready,
    p_0_in_10,
    m_terminate_frame_reg,
    p_0_in_11,
    m_terminate_frame_reg_12,
    stage_1_in_axis_data_tlast,
    m_terminate_frame_reg_13,
    p_0_in_14);
  output s_axis_tready_reg_reg;
  output s_axis_tready_reg_reg_0;
  output [0:0]int_axis_act_func_tvalid;
  output [0:0]int_axis_act_func_tlast;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg;
  input [0:0]Q;
  input core_clk;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg ;
  input s_axis_l_tready_int;
  input int_adp_grid_m_axis_tvalid;
  input [0:0]int_adp_data_m_axis_tvalid;
  input int_adp_scle_m_axis_tvalid;
  input [0:0]int_axis_act_func_tready;
  input p_0_in_10;
  input m_terminate_frame_reg;
  input p_0_in_11;
  input m_terminate_frame_reg_12;
  input stage_1_in_axis_data_tlast;
  input m_terminate_frame_reg_13;
  input p_0_in_14;

  wire [0:0]Q;
  wire core_clk;
  wire \grid_share_genblock.axis_broadcast_inst_n_3 ;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire int_adp_grid_m_axis_tvalid;
  wire int_adp_scle_m_axis_tvalid;
  wire [0:0]int_axis_act_func_tlast;
  wire [0:0]int_axis_act_func_tready;
  wire [0:0]int_axis_act_func_tvalid;
  wire m_axis_tlast_reg_reg;
  wire [3:0]m_axis_tvalid_next;
  wire [3:0]m_axis_tvalid_next_1;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_12;
  wire m_terminate_frame_reg_13;
  wire p_0_in_10;
  wire p_0_in_11;
  wire p_0_in_14;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [3:0]s_axis_grid_tvalid_int;
  wire s_axis_l_tready_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [3:0]s_axis_scle_tvalid_int;
  wire s_axis_tready_reg_reg;
  wire s_axis_tready_reg_reg_0;
  wire [0:0]scaled_diff_axis_data_tlast;
  wire [0:0]scaled_diff_axis_data_tready;
  wire [0:0]scaled_diff_axis_data_tvalid;
  wire \scle_share_genblock.axis_broadcast_inst_n_3 ;
  wire stage_1_in_axis_data_tlast;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_3 ;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4 ;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_8 ;
  wire \sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_2 ;
  wire \sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_3 ;
  wire \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_2 ;
  wire \sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_3 ;
  wire \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_1 ;
  wire \sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_3 ;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;

  design_1_KanLayerInst_0_0_AxisRom Sech2Lutram_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_axis_act_func_tlast(int_axis_act_func_tlast),
        .int_axis_act_func_tready(int_axis_act_func_tready),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (int_axis_act_func_tvalid),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg_0 (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_reg ),
        .s_axis_l_tready_int(s_axis_l_tready_int),
        .scaled_diff_axis_data_tlast(scaled_diff_axis_data_tlast),
        .scaled_diff_axis_data_tready(scaled_diff_axis_data_tready),
        .scaled_diff_axis_data_tvalid(scaled_diff_axis_data_tvalid));
  design_1_KanLayerInst_0_0_axis_broadcast \grid_share_genblock.axis_broadcast_inst 
       (.D(m_axis_tvalid_next_1),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .\m_axis_tvalid_reg_reg[3]_0 (s_axis_grid_tvalid_int),
        .m_terminate_frame_reg(m_terminate_frame_reg),
        .p_0_in_10(p_0_in_10),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_reg_0(\grid_share_genblock.axis_broadcast_inst_n_3 ),
        .temp_m_axis_tvalid_reg_reg_1(\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_3 ));
  design_1_KanLayerInst_0_0_axis_broadcast_17 \scle_share_genblock.axis_broadcast_inst 
       (.D(m_axis_tvalid_next),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .\m_axis_tvalid_reg_reg[3]_0 (s_axis_scle_tvalid_int),
        .m_terminate_frame_reg_12(m_terminate_frame_reg_12),
        .p_0_in_11(p_0_in_11),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .s_axis_tready_reg_reg_0(s_axis_tready_reg_reg_0),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg_0(\scle_share_genblock.axis_broadcast_inst_n_3 ),
        .temp_m_axis_tvalid_reg_reg_1(\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_8 ));
  design_1_KanLayerInst_0_0_SubMultAbs \sub_mult_abs_chn_genblock[0].SubMultAbs_inst 
       (.D(m_axis_tvalid_next_1[0]),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_data_m_axis_tvalid(int_adp_data_m_axis_tvalid),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .\m_axis_tvalid_pipe_reg_reg[1] (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (m_axis_tvalid_next[0]),
        .\m_axis_tvalid_pipe_reg_reg[1]_1 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .\m_axis_tvalid_reg_reg[0] (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[0]_0 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_8 ),
        .\m_axis_tvalid_reg_reg[0]_1 (s_axis_tready_reg_reg),
        .\m_axis_tvalid_reg_reg[0]_2 (\sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_2 ),
        .\m_axis_tvalid_reg_reg[0]_3 (\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_2 ),
        .\m_axis_tvalid_reg_reg[0]_4 (\sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_1 ),
        .\m_axis_tvalid_reg_reg[0]_5 (s_axis_tready_reg_reg_0),
        .\m_axis_tvalid_reg_reg[0]_6 (\sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[0]_7 (\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[0]_8 (\sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_3 ),
        .m_terminate_frame_reg_13(m_terminate_frame_reg_13),
        .p_0_in_14(p_0_in_14),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .scaled_diff_axis_data_tlast(scaled_diff_axis_data_tlast),
        .scaled_diff_axis_data_tready(scaled_diff_axis_data_tready),
        .scaled_diff_axis_data_tvalid(scaled_diff_axis_data_tvalid),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg(s_axis_grid_tvalid_int[0]),
        .temp_m_axis_tvalid_reg_reg_0(s_axis_scle_tvalid_int[0]));
  design_1_KanLayerInst_0_0_SubMultAbs_18 \sub_mult_abs_chn_genblock[1].SubMultAbs_inst 
       (.D(m_axis_tvalid_next_1[1]),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[1] (m_axis_tvalid_next[1]),
        .\m_axis_tvalid_reg_reg[1]_0 (\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_2 ),
        .\m_axis_tvalid_reg_reg[1]_1 (\sub_mult_abs_chn_genblock[1].SubMultAbs_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[1]_2 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4 ),
        .\m_axis_tvalid_reg_reg[1]_3 (\grid_share_genblock.axis_broadcast_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[1]_4 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .\m_axis_tvalid_reg_reg[1]_5 (\scle_share_genblock.axis_broadcast_inst_n_3 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg(s_axis_grid_tvalid_int[1]),
        .temp_m_axis_tvalid_reg_reg_0(s_axis_scle_tvalid_int[1]));
  design_1_KanLayerInst_0_0_SubMultAbs_19 \sub_mult_abs_chn_genblock[2].SubMultAbs_inst 
       (.D(m_axis_tvalid_next_1[2]),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[2] (m_axis_tvalid_next[2]),
        .\m_axis_tvalid_reg_reg[2]_0 (\sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_2 ),
        .\m_axis_tvalid_reg_reg[2]_1 (\sub_mult_abs_chn_genblock[2].SubMultAbs_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[2]_2 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4 ),
        .\m_axis_tvalid_reg_reg[2]_3 (\grid_share_genblock.axis_broadcast_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[2]_4 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .\m_axis_tvalid_reg_reg[2]_5 (\scle_share_genblock.axis_broadcast_inst_n_3 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg(s_axis_grid_tvalid_int[2]),
        .temp_m_axis_tvalid_reg_reg_0(s_axis_scle_tvalid_int[2]));
  design_1_KanLayerInst_0_0_SubMultAbs_20 \sub_mult_abs_chn_genblock[3].SubMultAbs_inst 
       (.D(m_axis_tvalid_next_1[3]),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[3] (\sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_1 ),
        .\m_axis_tvalid_reg_reg[3]_0 (m_axis_tvalid_next[3]),
        .\m_axis_tvalid_reg_reg[3]_1 (\sub_mult_abs_chn_genblock[3].SubMultAbs_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[3]_2 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_4 ),
        .\m_axis_tvalid_reg_reg[3]_3 (\grid_share_genblock.axis_broadcast_inst_n_3 ),
        .\m_axis_tvalid_reg_reg[3]_4 (\sub_mult_abs_chn_genblock[0].SubMultAbs_inst_n_9 ),
        .\m_axis_tvalid_reg_reg[3]_5 (\scle_share_genblock.axis_broadcast_inst_n_3 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg(s_axis_grid_tvalid_int[3]),
        .temp_m_axis_tvalid_reg_reg_0(s_axis_scle_tvalid_int[3]));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module design_1_KanLayerInst_0_0_Sampler
   (switch,
    samples_out,
    peripheral_operation_error_sampled,
    fsm_clk,
    samples_in_0,
    \samples_out_reg[1]_0 ,
    sampled_signal_reg_0);
  output switch;
  output [1:0]samples_out;
  output [0:0]peripheral_operation_error_sampled;
  input fsm_clk;
  input samples_in_0;
  input \samples_out_reg[1]_0 ;
  input sampled_signal_reg_0;

  wire fsm_clk;
  wire [0:0]peripheral_operation_error_sampled;
  wire sampled_signal_reg_0;
  wire samples_in_0;
  wire [1:0]samples_out;
  wire \samples_out_reg[1]_0 ;
  wire switch;
  wire switch0;

  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal_reg_0),
        .Q(peripheral_operation_error_sampled),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \samples_out_reg[0] 
       (.C(samples_in_0),
        .CE(1'b1),
        .CLR(switch),
        .D(1'b1),
        .Q(samples_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \samples_out_reg[1] 
       (.C(\samples_out_reg[1]_0 ),
        .CE(1'b1),
        .CLR(switch0),
        .D(1'b1),
        .Q(samples_out[1]));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1
       (.I0(switch),
        .O(switch0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch0),
        .Q(switch),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module design_1_KanLayerInst_0_0_Sampler_33
   (switch_0,
    \samples_out_reg[0]_0 ,
    \samples_out_reg[1]_0 ,
    peripheral_operation_error_sampled,
    sampled_signal_reg_0,
    fsm_clk,
    samples_in_0_2,
    \samples_out_reg[1]_1 ,
    sampled_signal_reg_1,
    operation_busy_i_3,
    Q);
  output switch_0;
  output \samples_out_reg[0]_0 ;
  output \samples_out_reg[1]_0 ;
  output [0:0]peripheral_operation_error_sampled;
  output sampled_signal_reg_0;
  input fsm_clk;
  input samples_in_0_2;
  input \samples_out_reg[1]_1 ;
  input sampled_signal_reg_1;
  input [1:0]operation_busy_i_3;
  input [2:0]Q;

  wire [2:0]Q;
  wire fsm_clk;
  wire [1:0]operation_busy_i_3;
  wire [0:0]peripheral_operation_error_sampled;
  wire sampled_signal_reg_0;
  wire sampled_signal_reg_1;
  wire samples_in_0_2;
  wire \samples_out_reg[0]_0 ;
  wire \samples_out_reg[1]_0 ;
  wire \samples_out_reg[1]_1 ;
  wire switch0;
  wire switch_0;

  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFEFE)) 
    operation_busy_i_4
       (.I0(peripheral_operation_error_sampled),
        .I1(operation_busy_i_3[0]),
        .I2(operation_busy_i_3[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(sampled_signal_reg_0));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal_reg_1),
        .Q(peripheral_operation_error_sampled),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \samples_out_reg[0] 
       (.C(samples_in_0_2),
        .CE(1'b1),
        .CLR(switch_0),
        .D(1'b1),
        .Q(\samples_out_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \samples_out_reg[1] 
       (.C(\samples_out_reg[1]_1 ),
        .CE(1'b1),
        .CLR(switch0),
        .D(1'b1),
        .Q(\samples_out_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1__0
       (.I0(switch_0),
        .O(switch0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch0),
        .Q(switch_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sampler" *) 
module design_1_KanLayerInst_0_0_Sampler_34
   (switch_1,
    \samples_out_reg[0]_0 ,
    \samples_out_reg[1]_0 ,
    sampled_signal_reg_0,
    \fsm_state_reg[1] ,
    sampled_signal_reg_1,
    fsm_clk,
    samples_in_0_3,
    \samples_out_reg[1]_1 ,
    sampled_signal_reg_2,
    Q,
    operation_done_rd,
    peripheral_operation_error_sampled);
  output switch_1;
  output \samples_out_reg[0]_0 ;
  output \samples_out_reg[1]_0 ;
  output [0:0]sampled_signal_reg_0;
  output \fsm_state_reg[1] ;
  output sampled_signal_reg_1;
  input fsm_clk;
  input samples_in_0_3;
  input \samples_out_reg[1]_1 ;
  input sampled_signal_reg_2;
  input [2:0]Q;
  input operation_done_rd;
  input [1:0]peripheral_operation_error_sampled;

  wire [2:0]Q;
  wire fsm_clk;
  wire \fsm_state_reg[1] ;
  wire operation_done_rd;
  wire [1:0]peripheral_operation_error_sampled;
  wire [0:0]sampled_signal_reg_0;
  wire sampled_signal_reg_1;
  wire sampled_signal_reg_2;
  wire samples_in_0_3;
  wire \samples_out_reg[0]_0 ;
  wire \samples_out_reg[1]_0 ;
  wire \samples_out_reg[1]_1 ;
  wire switch0;
  wire switch_1;

  LUT3 #(
    .INIT(8'hFE)) 
    \fsm_state[1]_i_4 
       (.I0(sampled_signal_reg_0),
        .I1(peripheral_operation_error_sampled[0]),
        .I2(peripheral_operation_error_sampled[1]),
        .O(sampled_signal_reg_1));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    locked_i_3
       (.I0(sampled_signal_reg_1),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(operation_done_rd),
        .O(\fsm_state_reg[1] ));
  FDRE sampled_signal_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(sampled_signal_reg_2),
        .Q(sampled_signal_reg_0),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \samples_out_reg[0] 
       (.C(samples_in_0_3),
        .CE(1'b1),
        .CLR(switch_1),
        .D(1'b1),
        .Q(\samples_out_reg[0]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \samples_out_reg[1] 
       (.C(\samples_out_reg[1]_1 ),
        .CE(1'b1),
        .CLR(switch0),
        .D(1'b1),
        .Q(\samples_out_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    switch_i_1__1
       (.I0(switch_1),
        .O(switch0));
  FDRE #(
    .INIT(1'b0)) 
    switch_reg
       (.C(fsm_clk),
        .CE(1'b1),
        .D(switch0),
        .Q(switch_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "SubMult" *) 
module design_1_KanLayerInst_0_0_SubMult
   (D,
    \m_axis_tvalid_reg_reg[3] ,
    \m_axis_tvalid_reg_reg[3]_0 ,
    \m_axis_tvalid_reg_reg[3]_1 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[3]_2 ,
    \m_axis_tvalid_reg_reg[3]_3 ,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tvalid_reg_reg[3]_4 ,
    \m_axis_tvalid_reg_reg[3]_5 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int,
    s_axis_scle_tlast_int);
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[3] ;
  output [0:0]\m_axis_tvalid_reg_reg[3]_0 ;
  output \m_axis_tvalid_reg_reg[3]_1 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[3]_2 ;
  input \m_axis_tvalid_reg_reg[3]_3 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input \m_axis_tvalid_reg_reg[3]_4 ;
  input \m_axis_tvalid_reg_reg[3]_5 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire \m_axis_tvalid_reg_reg[3] ;
  wire [0:0]\m_axis_tvalid_reg_reg[3]_0 ;
  wire \m_axis_tvalid_reg_reg[3]_1 ;
  wire \m_axis_tvalid_reg_reg[3]_2 ;
  wire \m_axis_tvalid_reg_reg[3]_3 ;
  wire \m_axis_tvalid_reg_reg[3]_4 ;
  wire \m_axis_tvalid_reg_reg[3]_5 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_axis_register_21 axis_register_grid_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[3] (\m_axis_tvalid_reg_reg[3] ),
        .\m_axis_tvalid_reg_reg[3]_0 (\m_axis_tvalid_reg_reg[3]_2 ),
        .\m_axis_tvalid_reg_reg[3]_1 (\m_axis_tvalid_reg_reg[3]_3 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  design_1_KanLayerInst_0_0_axis_register_22 axis_register_scale_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[3] (\m_axis_tvalid_reg_reg[3]_0 ),
        .\m_axis_tvalid_reg_reg[3]_0 (\m_axis_tvalid_reg_reg[3]_1 ),
        .\m_axis_tvalid_reg_reg[3]_1 (\m_axis_tvalid_reg_reg[3]_4 ),
        .\m_axis_tvalid_reg_reg[3]_2 (\m_axis_tvalid_reg_reg[3]_5 ),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "SubMultAbs" *) 
module design_1_KanLayerInst_0_0_SubMultAbs
   (scaled_diff_axis_data_tvalid,
    scaled_diff_axis_data_tlast,
    D,
    \m_axis_tvalid_reg_reg[0] ,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_1 ,
    Q,
    core_clk,
    int_adp_grid_m_axis_tvalid,
    temp_m_axis_tvalid_reg,
    \m_axis_tvalid_reg_reg[0]_1 ,
    \m_axis_tvalid_reg_reg[0]_2 ,
    \m_axis_tvalid_reg_reg[0]_3 ,
    \m_axis_tvalid_reg_reg[0]_4 ,
    temp_m_axis_tvalid_reg_reg,
    s_axis_grid_tlast_int,
    int_adp_data_m_axis_tvalid,
    s_axis_scle_tlast_int,
    temp_m_axis_tvalid_reg_reg_0,
    int_adp_scle_m_axis_tvalid,
    temp_m_axis_tvalid_reg_0,
    \m_axis_tvalid_reg_reg[0]_5 ,
    \m_axis_tvalid_reg_reg[0]_6 ,
    \m_axis_tvalid_reg_reg[0]_7 ,
    \m_axis_tvalid_reg_reg[0]_8 ,
    scaled_diff_axis_data_tready,
    stage_1_in_axis_data_tlast,
    m_terminate_frame_reg_13,
    p_0_in_14);
  output [0:0]scaled_diff_axis_data_tvalid;
  output [0:0]scaled_diff_axis_data_tlast;
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[0] ;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg;
  output [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output \m_axis_tvalid_reg_reg[0]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  input [0:0]Q;
  input core_clk;
  input int_adp_grid_m_axis_tvalid;
  input temp_m_axis_tvalid_reg;
  input \m_axis_tvalid_reg_reg[0]_1 ;
  input \m_axis_tvalid_reg_reg[0]_2 ;
  input \m_axis_tvalid_reg_reg[0]_3 ;
  input \m_axis_tvalid_reg_reg[0]_4 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]int_adp_data_m_axis_tvalid;
  input [0:0]s_axis_scle_tlast_int;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input int_adp_scle_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_0;
  input \m_axis_tvalid_reg_reg[0]_5 ;
  input \m_axis_tvalid_reg_reg[0]_6 ;
  input \m_axis_tvalid_reg_reg[0]_7 ;
  input \m_axis_tvalid_reg_reg[0]_8 ;
  input [0:0]scaled_diff_axis_data_tready;
  input stage_1_in_axis_data_tlast;
  input m_terminate_frame_reg_13;
  input p_0_in_14;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire int_adp_grid_m_axis_tvalid;
  wire int_adp_scle_m_axis_tvalid;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire m_axis_tlast_reg_reg;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg_reg[0] ;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire \m_axis_tvalid_reg_reg[0]_1 ;
  wire \m_axis_tvalid_reg_reg[0]_2 ;
  wire \m_axis_tvalid_reg_reg[0]_3 ;
  wire \m_axis_tvalid_reg_reg[0]_4 ;
  wire \m_axis_tvalid_reg_reg[0]_5 ;
  wire \m_axis_tvalid_reg_reg[0]_6 ;
  wire \m_axis_tvalid_reg_reg[0]_7 ;
  wire \m_axis_tvalid_reg_reg[0]_8 ;
  wire m_terminate_frame_reg_13;
  wire p_0_in_14;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]scaled_diff_axis_data_tlast;
  wire [0:0]scaled_diff_axis_data_tready;
  wire [0:0]scaled_diff_axis_data_tvalid;
  wire stage_1_in_axis_data_tlast;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_SubMult_29 SubMult_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_data_m_axis_tvalid(int_adp_data_m_axis_tvalid),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .int_axis_data_tvalid(int_axis_data_tvalid),
        .m_axis_tlast_reg_reg(m_axis_tlast_reg_reg),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_1 (\m_axis_tvalid_pipe_reg_reg[1]_1 ),
        .\m_axis_tvalid_reg_reg[0] (\m_axis_tvalid_reg_reg[0] ),
        .\m_axis_tvalid_reg_reg[0]_0 (\m_axis_tvalid_reg_reg[0]_0 ),
        .\m_axis_tvalid_reg_reg[0]_1 (\m_axis_tvalid_reg_reg[0]_1 ),
        .\m_axis_tvalid_reg_reg[0]_2 (\m_axis_tvalid_reg_reg[0]_2 ),
        .\m_axis_tvalid_reg_reg[0]_3 (\m_axis_tvalid_reg_reg[0]_3 ),
        .\m_axis_tvalid_reg_reg[0]_4 (\m_axis_tvalid_reg_reg[0]_4 ),
        .\m_axis_tvalid_reg_reg[0]_5 (\m_axis_tvalid_reg_reg[0]_5 ),
        .\m_axis_tvalid_reg_reg[0]_6 (\m_axis_tvalid_reg_reg[0]_6 ),
        .\m_axis_tvalid_reg_reg[0]_7 (\m_axis_tvalid_reg_reg[0]_7 ),
        .\m_axis_tvalid_reg_reg[0]_8 (\m_axis_tvalid_reg_reg[0]_8 ),
        .m_terminate_frame_reg_13(m_terminate_frame_reg_13),
        .p_0_in_14(p_0_in_14),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
  design_1_KanLayerInst_0_0_AxisALU__parameterized1 axis_alu_abs_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .int_axis_data_tvalid(int_axis_data_tvalid),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (scaled_diff_axis_data_tvalid),
        .scaled_diff_axis_data_tlast(scaled_diff_axis_data_tlast),
        .scaled_diff_axis_data_tready(scaled_diff_axis_data_tready));
endmodule

(* ORIG_REF_NAME = "SubMultAbs" *) 
module design_1_KanLayerInst_0_0_SubMultAbs_18
   (D,
    \m_axis_tvalid_reg_reg[1] ,
    \m_axis_tvalid_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[1]_1 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[1]_2 ,
    \m_axis_tvalid_reg_reg[1]_3 ,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tvalid_reg_reg[1]_4 ,
    \m_axis_tvalid_reg_reg[1]_5 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int,
    s_axis_scle_tlast_int);
  output [0:0]D;
  output [0:0]\m_axis_tvalid_reg_reg[1] ;
  output \m_axis_tvalid_reg_reg[1]_0 ;
  output \m_axis_tvalid_reg_reg[1]_1 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[1]_2 ;
  input \m_axis_tvalid_reg_reg[1]_3 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input \m_axis_tvalid_reg_reg[1]_4 ;
  input \m_axis_tvalid_reg_reg[1]_5 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]\m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg_reg[1]_2 ;
  wire \m_axis_tvalid_reg_reg[1]_3 ;
  wire \m_axis_tvalid_reg_reg[1]_4 ;
  wire \m_axis_tvalid_reg_reg[1]_5 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_SubMult_26 SubMult_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1] ),
        .\m_axis_tvalid_reg_reg[1]_0 (\m_axis_tvalid_reg_reg[1]_0 ),
        .\m_axis_tvalid_reg_reg[1]_1 (\m_axis_tvalid_reg_reg[1]_1 ),
        .\m_axis_tvalid_reg_reg[1]_2 (\m_axis_tvalid_reg_reg[1]_2 ),
        .\m_axis_tvalid_reg_reg[1]_3 (\m_axis_tvalid_reg_reg[1]_3 ),
        .\m_axis_tvalid_reg_reg[1]_4 (\m_axis_tvalid_reg_reg[1]_4 ),
        .\m_axis_tvalid_reg_reg[1]_5 (\m_axis_tvalid_reg_reg[1]_5 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "SubMultAbs" *) 
module design_1_KanLayerInst_0_0_SubMultAbs_19
   (D,
    \m_axis_tvalid_reg_reg[2] ,
    \m_axis_tvalid_reg_reg[2]_0 ,
    \m_axis_tvalid_reg_reg[2]_1 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[2]_2 ,
    \m_axis_tvalid_reg_reg[2]_3 ,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tvalid_reg_reg[2]_4 ,
    \m_axis_tvalid_reg_reg[2]_5 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int,
    s_axis_scle_tlast_int);
  output [0:0]D;
  output [0:0]\m_axis_tvalid_reg_reg[2] ;
  output \m_axis_tvalid_reg_reg[2]_0 ;
  output \m_axis_tvalid_reg_reg[2]_1 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[2]_2 ;
  input \m_axis_tvalid_reg_reg[2]_3 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input \m_axis_tvalid_reg_reg[2]_4 ;
  input \m_axis_tvalid_reg_reg[2]_5 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]\m_axis_tvalid_reg_reg[2] ;
  wire \m_axis_tvalid_reg_reg[2]_0 ;
  wire \m_axis_tvalid_reg_reg[2]_1 ;
  wire \m_axis_tvalid_reg_reg[2]_2 ;
  wire \m_axis_tvalid_reg_reg[2]_3 ;
  wire \m_axis_tvalid_reg_reg[2]_4 ;
  wire \m_axis_tvalid_reg_reg[2]_5 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_SubMult_23 SubMult_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[2] (\m_axis_tvalid_reg_reg[2] ),
        .\m_axis_tvalid_reg_reg[2]_0 (\m_axis_tvalid_reg_reg[2]_0 ),
        .\m_axis_tvalid_reg_reg[2]_1 (\m_axis_tvalid_reg_reg[2]_1 ),
        .\m_axis_tvalid_reg_reg[2]_2 (\m_axis_tvalid_reg_reg[2]_2 ),
        .\m_axis_tvalid_reg_reg[2]_3 (\m_axis_tvalid_reg_reg[2]_3 ),
        .\m_axis_tvalid_reg_reg[2]_4 (\m_axis_tvalid_reg_reg[2]_4 ),
        .\m_axis_tvalid_reg_reg[2]_5 (\m_axis_tvalid_reg_reg[2]_5 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "SubMultAbs" *) 
module design_1_KanLayerInst_0_0_SubMultAbs_20
   (D,
    \m_axis_tvalid_reg_reg[3] ,
    \m_axis_tvalid_reg_reg[3]_0 ,
    \m_axis_tvalid_reg_reg[3]_1 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[3]_2 ,
    \m_axis_tvalid_reg_reg[3]_3 ,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tvalid_reg_reg[3]_4 ,
    \m_axis_tvalid_reg_reg[3]_5 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int,
    s_axis_scle_tlast_int);
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[3] ;
  output [0:0]\m_axis_tvalid_reg_reg[3]_0 ;
  output \m_axis_tvalid_reg_reg[3]_1 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[3]_2 ;
  input \m_axis_tvalid_reg_reg[3]_3 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input \m_axis_tvalid_reg_reg[3]_4 ;
  input \m_axis_tvalid_reg_reg[3]_5 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire \m_axis_tvalid_reg_reg[3] ;
  wire [0:0]\m_axis_tvalid_reg_reg[3]_0 ;
  wire \m_axis_tvalid_reg_reg[3]_1 ;
  wire \m_axis_tvalid_reg_reg[3]_2 ;
  wire \m_axis_tvalid_reg_reg[3]_3 ;
  wire \m_axis_tvalid_reg_reg[3]_4 ;
  wire \m_axis_tvalid_reg_reg[3]_5 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_SubMult SubMult_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[3] (\m_axis_tvalid_reg_reg[3] ),
        .\m_axis_tvalid_reg_reg[3]_0 (\m_axis_tvalid_reg_reg[3]_0 ),
        .\m_axis_tvalid_reg_reg[3]_1 (\m_axis_tvalid_reg_reg[3]_1 ),
        .\m_axis_tvalid_reg_reg[3]_2 (\m_axis_tvalid_reg_reg[3]_2 ),
        .\m_axis_tvalid_reg_reg[3]_3 (\m_axis_tvalid_reg_reg[3]_3 ),
        .\m_axis_tvalid_reg_reg[3]_4 (\m_axis_tvalid_reg_reg[3]_4 ),
        .\m_axis_tvalid_reg_reg[3]_5 (\m_axis_tvalid_reg_reg[3]_5 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "SubMult" *) 
module design_1_KanLayerInst_0_0_SubMult_23
   (D,
    \m_axis_tvalid_reg_reg[2] ,
    \m_axis_tvalid_reg_reg[2]_0 ,
    \m_axis_tvalid_reg_reg[2]_1 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[2]_2 ,
    \m_axis_tvalid_reg_reg[2]_3 ,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tvalid_reg_reg[2]_4 ,
    \m_axis_tvalid_reg_reg[2]_5 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int,
    s_axis_scle_tlast_int);
  output [0:0]D;
  output [0:0]\m_axis_tvalid_reg_reg[2] ;
  output \m_axis_tvalid_reg_reg[2]_0 ;
  output \m_axis_tvalid_reg_reg[2]_1 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[2]_2 ;
  input \m_axis_tvalid_reg_reg[2]_3 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input \m_axis_tvalid_reg_reg[2]_4 ;
  input \m_axis_tvalid_reg_reg[2]_5 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]\m_axis_tvalid_reg_reg[2] ;
  wire \m_axis_tvalid_reg_reg[2]_0 ;
  wire \m_axis_tvalid_reg_reg[2]_1 ;
  wire \m_axis_tvalid_reg_reg[2]_2 ;
  wire \m_axis_tvalid_reg_reg[2]_3 ;
  wire \m_axis_tvalid_reg_reg[2]_4 ;
  wire \m_axis_tvalid_reg_reg[2]_5 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_axis_register_24 axis_register_grid_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[2] (\m_axis_tvalid_reg_reg[2]_0 ),
        .\m_axis_tvalid_reg_reg[2]_0 (\m_axis_tvalid_reg_reg[2]_2 ),
        .\m_axis_tvalid_reg_reg[2]_1 (\m_axis_tvalid_reg_reg[2]_3 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  design_1_KanLayerInst_0_0_axis_register_25 axis_register_scale_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[2] (\m_axis_tvalid_reg_reg[2] ),
        .\m_axis_tvalid_reg_reg[2]_0 (\m_axis_tvalid_reg_reg[2]_1 ),
        .\m_axis_tvalid_reg_reg[2]_1 (\m_axis_tvalid_reg_reg[2]_4 ),
        .\m_axis_tvalid_reg_reg[2]_2 (\m_axis_tvalid_reg_reg[2]_5 ),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "SubMult" *) 
module design_1_KanLayerInst_0_0_SubMult_26
   (D,
    \m_axis_tvalid_reg_reg[1] ,
    \m_axis_tvalid_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[1]_1 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[1]_2 ,
    \m_axis_tvalid_reg_reg[1]_3 ,
    temp_m_axis_tvalid_reg_reg,
    \m_axis_tvalid_reg_reg[1]_4 ,
    \m_axis_tvalid_reg_reg[1]_5 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int,
    s_axis_scle_tlast_int);
  output [0:0]D;
  output [0:0]\m_axis_tvalid_reg_reg[1] ;
  output \m_axis_tvalid_reg_reg[1]_0 ;
  output \m_axis_tvalid_reg_reg[1]_1 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[1]_2 ;
  input \m_axis_tvalid_reg_reg[1]_3 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input \m_axis_tvalid_reg_reg[1]_4 ;
  input \m_axis_tvalid_reg_reg[1]_5 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]\m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg_reg[1]_2 ;
  wire \m_axis_tvalid_reg_reg[1]_3 ;
  wire \m_axis_tvalid_reg_reg[1]_4 ;
  wire \m_axis_tvalid_reg_reg[1]_5 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_axis_register_27 axis_register_grid_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1]_0 ),
        .\m_axis_tvalid_reg_reg[1]_0 (\m_axis_tvalid_reg_reg[1]_2 ),
        .\m_axis_tvalid_reg_reg[1]_1 (\m_axis_tvalid_reg_reg[1]_3 ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg));
  design_1_KanLayerInst_0_0_axis_register_28 axis_register_scale_inst
       (.Q(Q),
        .core_clk(core_clk),
        .\m_axis_tvalid_reg_reg[1] (\m_axis_tvalid_reg_reg[1] ),
        .\m_axis_tvalid_reg_reg[1]_0 (\m_axis_tvalid_reg_reg[1]_1 ),
        .\m_axis_tvalid_reg_reg[1]_1 (\m_axis_tvalid_reg_reg[1]_4 ),
        .\m_axis_tvalid_reg_reg[1]_2 (\m_axis_tvalid_reg_reg[1]_5 ),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "SubMult" *) 
module design_1_KanLayerInst_0_0_SubMult_29
   (int_axis_data_tvalid,
    int_axis_data_tlast,
    D,
    \m_axis_tvalid_reg_reg[0] ,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_1 ,
    Q,
    core_clk,
    int_adp_grid_m_axis_tvalid,
    temp_m_axis_tvalid_reg,
    \m_axis_tvalid_reg_reg[0]_1 ,
    \m_axis_tvalid_reg_reg[0]_2 ,
    \m_axis_tvalid_reg_reg[0]_3 ,
    \m_axis_tvalid_reg_reg[0]_4 ,
    temp_m_axis_tvalid_reg_reg,
    s_axis_grid_tlast_int,
    int_adp_data_m_axis_tvalid,
    s_axis_scle_tlast_int,
    temp_m_axis_tvalid_reg_reg_0,
    int_adp_scle_m_axis_tvalid,
    temp_m_axis_tvalid_reg_0,
    \m_axis_tvalid_reg_reg[0]_5 ,
    \m_axis_tvalid_reg_reg[0]_6 ,
    \m_axis_tvalid_reg_reg[0]_7 ,
    \m_axis_tvalid_reg_reg[0]_8 ,
    int_axis_data_tready,
    stage_1_in_axis_data_tlast,
    m_terminate_frame_reg_13,
    p_0_in_14);
  output int_axis_data_tvalid;
  output int_axis_data_tlast;
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[0] ;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg;
  output [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output \m_axis_tvalid_reg_reg[0]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  input [0:0]Q;
  input core_clk;
  input int_adp_grid_m_axis_tvalid;
  input temp_m_axis_tvalid_reg;
  input \m_axis_tvalid_reg_reg[0]_1 ;
  input \m_axis_tvalid_reg_reg[0]_2 ;
  input \m_axis_tvalid_reg_reg[0]_3 ;
  input \m_axis_tvalid_reg_reg[0]_4 ;
  input [0:0]temp_m_axis_tvalid_reg_reg;
  input [0:0]s_axis_grid_tlast_int;
  input [0:0]int_adp_data_m_axis_tvalid;
  input [0:0]s_axis_scle_tlast_int;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input int_adp_scle_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_0;
  input \m_axis_tvalid_reg_reg[0]_5 ;
  input \m_axis_tvalid_reg_reg[0]_6 ;
  input \m_axis_tvalid_reg_reg[0]_7 ;
  input \m_axis_tvalid_reg_reg[0]_8 ;
  input int_axis_data_tready;
  input stage_1_in_axis_data_tlast;
  input m_terminate_frame_reg_13;
  input p_0_in_14;

  wire [0:0]D;
  wire [0:0]Q;
  wire axis_alu_sub_inst_n_3;
  wire axis_register_data_inst_n_12;
  wire axis_register_data_inst_n_5;
  wire axis_register_grid_inst_n_3;
  wire axis_register_scale_inst_n_3;
  wire core_clk;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire int_adp_grid_m_axis_tvalid;
  wire int_adp_scle_m_axis_tvalid;
  wire int_axis_data_tlast;
  wire int_axis_data_tready;
  wire int_axis_data_tvalid;
  wire m_axis_tlast_reg_reg;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg_reg[0] ;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire \m_axis_tvalid_reg_reg[0]_1 ;
  wire \m_axis_tvalid_reg_reg[0]_2 ;
  wire \m_axis_tvalid_reg_reg[0]_3 ;
  wire \m_axis_tvalid_reg_reg[0]_4 ;
  wire \m_axis_tvalid_reg_reg[0]_5 ;
  wire \m_axis_tvalid_reg_reg[0]_6 ;
  wire \m_axis_tvalid_reg_reg[0]_7 ;
  wire \m_axis_tvalid_reg_reg[0]_8 ;
  wire m_terminate_frame_reg_13;
  wire p_0_in_14;
  wire p_6_in;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire [0:0]s_axis_grid_tlast_int;
  wire [0:0]s_axis_scle_tlast_int;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire stage_2_out_axis_data_tlast;
  wire stage_2_out_axis_data_tready;
  wire stage_2_out_axis_data_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  design_1_KanLayerInst_0_0_AxisALU__parameterized0 axis_alu_mlt_inst
       (.Q(Q),
        .core_clk(core_clk),
        .int_axis_data_tlast(int_axis_data_tlast),
        .int_axis_data_tready(int_axis_data_tready),
        .\register_genblock[0].skid_buffer_genblock.m_axis_tvalid_reg_reg_0 (int_axis_data_tvalid),
        .stage_2_out_axis_data_tlast(stage_2_out_axis_data_tlast),
        .stage_2_out_axis_data_tready(stage_2_out_axis_data_tready),
        .stage_2_out_axis_data_tvalid(stage_2_out_axis_data_tvalid));
  design_1_KanLayerInst_0_0_AxisALU axis_alu_sub_inst
       (.Q(Q),
        .core_clk(core_clk),
        .p_6_in(p_6_in),
        .\register_genblock[0].skid_buffer_genblock.s_axis_tready_reg_reg_0 (axis_alu_sub_inst_n_3),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .stage_2_out_axis_data_tlast(stage_2_out_axis_data_tlast),
        .stage_2_out_axis_data_tready(stage_2_out_axis_data_tready),
        .stage_2_out_axis_data_tvalid(stage_2_out_axis_data_tvalid));
  design_1_KanLayerInst_0_0_axis_register_30 axis_register_data_inst
       (.D(D),
        .Q(Q),
        .core_clk(core_clk),
        .int_adp_data_m_axis_tready(int_adp_data_m_axis_tready),
        .int_adp_data_m_axis_tvalid(int_adp_data_m_axis_tvalid),
        .int_adp_grid_m_axis_tvalid(int_adp_grid_m_axis_tvalid),
        .int_adp_scle_m_axis_tvalid(int_adp_scle_m_axis_tvalid),
        .m_axis_tlast_reg_reg_0(axis_register_data_inst_n_5),
        .m_axis_tlast_reg_reg_1(m_axis_tlast_reg_reg),
        .m_axis_tlast_reg_reg_2(axis_register_data_inst_n_12),
        .\m_axis_tvalid_pipe_reg_reg[1] (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_1 (\m_axis_tvalid_pipe_reg_reg[1]_1 ),
        .\m_axis_tvalid_reg_reg[0] (\m_axis_tvalid_reg_reg[0] ),
        .\m_axis_tvalid_reg_reg[0]_0 (\m_axis_tvalid_reg_reg[0]_0 ),
        .\m_axis_tvalid_reg_reg[0]_1 (\m_axis_tvalid_reg_reg[0]_1 ),
        .\m_axis_tvalid_reg_reg[0]_10 (temp_m_axis_tvalid_reg_reg_0),
        .\m_axis_tvalid_reg_reg[0]_2 (\m_axis_tvalid_reg_reg[0]_2 ),
        .\m_axis_tvalid_reg_reg[0]_3 (\m_axis_tvalid_reg_reg[0]_3 ),
        .\m_axis_tvalid_reg_reg[0]_4 (\m_axis_tvalid_reg_reg[0]_4 ),
        .\m_axis_tvalid_reg_reg[0]_5 (temp_m_axis_tvalid_reg_reg),
        .\m_axis_tvalid_reg_reg[0]_6 (\m_axis_tvalid_reg_reg[0]_5 ),
        .\m_axis_tvalid_reg_reg[0]_7 (\m_axis_tvalid_reg_reg[0]_6 ),
        .\m_axis_tvalid_reg_reg[0]_8 (\m_axis_tvalid_reg_reg[0]_7 ),
        .\m_axis_tvalid_reg_reg[0]_9 (\m_axis_tvalid_reg_reg[0]_8 ),
        .m_terminate_frame_reg_13(m_terminate_frame_reg_13),
        .p_0_in_14(p_0_in_14),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .stage_1_in_axis_data_tlast(stage_1_in_axis_data_tlast),
        .stage_1_in_axis_grid_tready(stage_1_in_axis_grid_tready),
        .stage_1_in_axis_scle_tready(stage_1_in_axis_scle_tready),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg(temp_m_axis_tvalid_reg),
        .temp_m_axis_tvalid_reg_0(temp_m_axis_tvalid_reg_0),
        .temp_m_axis_tvalid_reg_reg_0(axis_alu_sub_inst_n_3));
  design_1_KanLayerInst_0_0_axis_register_31 axis_register_grid_inst
       (.Q(Q),
        .core_clk(core_clk),
        .m_axis_tvalid_reg_reg_0(axis_register_grid_inst_n_3),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .s_axis_grid_tlast_int(s_axis_grid_tlast_int),
        .stage_1_in_axis_grid_tready(stage_1_in_axis_grid_tready),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg),
        .temp_m_axis_tvalid_reg_reg_1(axis_register_data_inst_n_5),
        .temp_m_axis_tvalid_reg_reg_2(axis_register_scale_inst_n_3));
  design_1_KanLayerInst_0_0_axis_register_32 axis_register_scale_inst
       (.Q(Q),
        .core_clk(core_clk),
        .m_axis_tvalid_reg_reg_0(axis_register_scale_inst_n_3),
        .p_6_in(p_6_in),
        .\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out (\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .s_axis_scle_tlast_int(s_axis_scle_tlast_int),
        .stage_1_in_axis_scle_tready(stage_1_in_axis_scle_tready),
        .stage_1_out_axis_data_tlast(stage_1_out_axis_data_tlast),
        .stage_1_out_axis_data_tvalid(stage_1_out_axis_data_tvalid),
        .stage_1_out_axis_grid_tlast(stage_1_out_axis_grid_tlast),
        .stage_1_out_axis_grid_tvalid(stage_1_out_axis_grid_tvalid),
        .stage_1_out_axis_scle_tlast(stage_1_out_axis_scle_tlast),
        .stage_1_out_axis_scle_tvalid(stage_1_out_axis_scle_tvalid),
        .stage_2_in_axis_data_tready(stage_2_in_axis_data_tready),
        .temp_m_axis_tvalid_reg_reg_0(temp_m_axis_tvalid_reg_reg_0),
        .temp_m_axis_tvalid_reg_reg_1(axis_register_data_inst_n_12),
        .temp_m_axis_tvalid_reg_reg_2(axis_register_grid_inst_n_3));
endmodule

(* ORIG_REF_NAME = "axi_fifo_rd" *) 
module design_1_KanLayerInst_0_0_axi_fifo_rd
   (mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    E,
    \wr_ptr_reg_reg[1]_0 ,
    \rd_ptr_reg_reg[1]_0 ,
    s_axil_b_rvalid_reg_reg,
    \s_axi_r_reg_reg[15]_0 ,
    \loc_counter_addr_reg_reg[2] ,
    s_axil_scle_aclk,
    fsm_rst,
    mem_read_data_valid_reg_reg_1,
    s_axi_rvalid_reg_reg_1,
    int_ram_scle_b_axil_arready,
    int_ram_scle_b_axil_rvalid,
    Q,
    \loc_counter_data_reg_reg[4] ,
    \loc_counter_data_reg_reg[4]_0 ,
    s_axil_b_rvalid_reg_5,
    \s_axi_r_reg_reg[15]_1 ,
    m_axi_r,
    ram_reg);
  output mem_read_data_valid_reg_reg_0;
  output s_axi_rvalid_reg_reg_0;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output [0:0]E;
  output [1:0]\wr_ptr_reg_reg[1]_0 ;
  output [1:0]\rd_ptr_reg_reg[1]_0 ;
  output s_axil_b_rvalid_reg_reg;
  output [3:0]\s_axi_r_reg_reg[15]_0 ;
  output [2:0]\loc_counter_addr_reg_reg[2] ;
  input s_axil_scle_aclk;
  input fsm_rst;
  input mem_read_data_valid_reg_reg_1;
  input s_axi_rvalid_reg_reg_1;
  input int_ram_scle_b_axil_arready;
  input int_ram_scle_b_axil_rvalid;
  input [1:0]Q;
  input \loc_counter_data_reg_reg[4] ;
  input [0:0]\loc_counter_data_reg_reg[4]_0 ;
  input s_axil_b_rvalid_reg_5;
  input \s_axi_r_reg_reg[15]_1 ;
  input [3:0]m_axi_r;
  input [2:0]ram_reg;

  wire [0:0]E;
  wire [1:0]Q;
  wire fsm_rst;
  wire int_ram_scle_b_axil_arready;
  wire int_ram_scle_b_axil_rvalid;
  wire [2:0]\loc_counter_addr_reg_reg[2] ;
  wire \loc_counter_data_reg_reg[4] ;
  wire [0:0]\loc_counter_data_reg_reg[4]_0 ;
  wire [3:0]m_axi_r;
  wire [15:12]mem_read_data_reg;
  wire [15:12]mem_read_data_reg0;
  wire mem_read_data_valid_reg_reg_0;
  wire mem_read_data_valid_reg_reg_1;
  wire [2:0]ram_reg;
  wire rd_addr_reg;
  wire [1:0]rd_ptr_next;
  wire [1:0]\rd_ptr_reg_reg[1]_0 ;
  wire read0_out;
  wire [3:0]\s_axi_r_reg_reg[15]_0 ;
  wire \s_axi_r_reg_reg[15]_1 ;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axi_rvalid_reg_reg_1;
  wire s_axil_b_arready_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire s_axil_b_rvalid_reg_5;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_scle_aclk;
  wire wr_addr_reg;
  wire [0:0]wr_ptr_next;
  wire \wr_ptr_reg[1]_i_1__0_n_0 ;
  wire [1:0]\wr_ptr_reg_reg[1]_0 ;
  wire write1_out;
  wire [1:0]NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'h8F)) 
    \loc_counter_data_reg[4]_i_1 
       (.I0(s_axi_rvalid_reg_reg_0),
        .I1(\loc_counter_data_reg_reg[4] ),
        .I2(\loc_counter_data_reg_reg[4]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0BB0BBBBBBBB0BB0)) 
    \mem_read_data_reg[15]_i_1 
       (.I0(\s_axi_r_reg_reg[15]_1 ),
        .I1(mem_read_data_valid_reg_reg_0),
        .I2(\wr_ptr_reg_reg[1]_0 [1]),
        .I3(\rd_ptr_reg_reg[1]_0 [1]),
        .I4(\wr_ptr_reg_reg[1]_0 [0]),
        .I5(\rd_ptr_reg_reg[1]_0 [0]),
        .O(read0_out));
  FDRE \mem_read_data_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0[12]),
        .Q(mem_read_data_reg[12]),
        .R(1'b0));
  FDRE \mem_read_data_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0[13]),
        .Q(mem_read_data_reg[13]),
        .R(1'b0));
  FDRE \mem_read_data_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0[14]),
        .Q(mem_read_data_reg[14]),
        .R(1'b0));
  FDRE \mem_read_data_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0[15]),
        .Q(mem_read_data_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mem_read_data_valid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(mem_read_data_valid_reg_reg_1),
        .Q(mem_read_data_valid_reg_reg_0),
        .R(fsm_rst));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "scle_share_genblock.MCULocalFSM_scle_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_addr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_addr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_addr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_reg}),
        .DIA(m_axi_r[1:0]),
        .DIB(m_axi_r[3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_read_data_reg0[13:12]),
        .DOB(mem_read_data_reg0[15:14]),
        .DOC(NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axil_scle_aclk),
        .WE(write1_out));
  LUT5 #(
    .INIT(32'hAA2828AA)) 
    mem_reg_0_1_12_17_i_1
       (.I0(int_ram_scle_b_axil_rvalid),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(\rd_ptr_reg_reg[1]_0 [1]),
        .O(write1_out));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__1
       (.I0(s_axil_b_arready_reg_reg),
        .I1(ram_reg[2]),
        .O(\loc_counter_addr_reg_reg[2] [2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__1
       (.I0(s_axil_b_arready_reg_reg),
        .I1(ram_reg[1]),
        .O(\loc_counter_addr_reg_reg[2] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__2
       (.I0(s_axil_b_arready_reg_reg),
        .I1(ram_reg[0]),
        .O(\loc_counter_addr_reg_reg[2] [0]));
  LUT6 #(
    .INIT(64'hC55CC55CAAAAC55C)) 
    \rd_addr_reg[0]_i_1 
       (.I0(\rd_ptr_reg_reg[1]_0 [0]),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [1]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(mem_read_data_valid_reg_reg_0),
        .I5(\s_axi_r_reg_reg[15]_1 ),
        .O(rd_ptr_next[0]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_next[0]),
        .Q(rd_addr_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4B044BBFF00FF00)) 
    \rd_ptr_reg[1]_i_1__0 
       (.I0(\s_axi_r_reg_reg[15]_1 ),
        .I1(mem_read_data_valid_reg_reg_0),
        .I2(\wr_ptr_reg_reg[1]_0 [1]),
        .I3(\rd_ptr_reg_reg[1]_0 [1]),
        .I4(\wr_ptr_reg_reg[1]_0 [0]),
        .I5(\rd_ptr_reg_reg[1]_0 [0]),
        .O(rd_ptr_next[1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_next[0]),
        .Q(\rd_ptr_reg_reg[1]_0 [0]),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_next[1]),
        .Q(\rd_ptr_reg_reg[1]_0 [1]),
        .R(fsm_rst));
  FDRE \s_axi_r_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(mem_read_data_reg[12]),
        .Q(\s_axi_r_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \s_axi_r_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(mem_read_data_reg[13]),
        .Q(\s_axi_r_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \s_axi_r_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(mem_read_data_reg[14]),
        .Q(\s_axi_r_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \s_axi_r_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(mem_read_data_reg[15]),
        .Q(\s_axi_r_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_reg_reg_1),
        .Q(s_axi_rvalid_reg_reg_0),
        .R(fsm_rst));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    s_axil_b_arready_reg_i_1__0
       (.I0(int_ram_scle_b_axil_arready),
        .I1(s_axil_b_rvalid_pipe_reg_reg),
        .I2(int_ram_scle_b_axil_rvalid),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fsm_rst),
        .O(s_axil_b_arready_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hFF7D7DFF)) 
    \s_axil_b_rdata_pipe_reg[15]_i_1 
       (.I0(int_ram_scle_b_axil_rvalid),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(\rd_ptr_reg_reg[1]_0 [1]),
        .O(s_axil_b_rvalid_pipe_reg_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    s_axil_b_rvalid_reg_i_1__0
       (.I0(s_axil_b_rvalid_pipe_reg_reg),
        .I1(s_axil_b_rvalid_reg_5),
        .I2(s_axil_b_arready_reg_reg),
        .O(s_axil_b_rvalid_reg_reg));
  LUT5 #(
    .INIT(32'h60F9FF00)) 
    \wr_addr_reg[0]_i_1 
       (.I0(\rd_ptr_reg_reg[1]_0 [1]),
        .I1(\wr_ptr_reg_reg[1]_0 [1]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [0]),
        .I4(int_ram_scle_b_axil_rvalid),
        .O(wr_ptr_next));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(wr_ptr_next),
        .Q(wr_addr_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h7708F788)) 
    \wr_ptr_reg[1]_i_1__0 
       (.I0(int_ram_scle_b_axil_rvalid),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(\rd_ptr_reg_reg[1]_0 [1]),
        .O(\wr_ptr_reg[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(wr_ptr_next),
        .Q(\wr_ptr_reg_reg[1]_0 [0]),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_reg[1]_i_1__0_n_0 ),
        .Q(\wr_ptr_reg_reg[1]_0 [1]),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "axi_fifo_rd" *) 
module design_1_KanLayerInst_0_0_axi_fifo_rd_5
   (mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    E,
    \wr_ptr_reg_reg[1]_0 ,
    \rd_ptr_reg_reg[1]_0 ,
    s_axil_b_rvalid_reg_reg,
    \s_axi_r_reg_reg[15]_0 ,
    ADDRARDADDR,
    s_axil_scle_aclk,
    fsm_rst,
    mem_read_data_valid_reg_reg_1,
    s_axi_rvalid_reg_reg_1,
    int_ram_grid_b_axil_arready,
    int_ram_grid_b_axil_rvalid,
    Q,
    \loc_counter_data_reg_reg[4] ,
    \loc_counter_data_reg_reg[4]_0 ,
    s_axil_b_rvalid_reg,
    \s_axi_r_reg_reg[15]_1 ,
    \mem_read_data_reg_reg[13]_0 ,
    ram_reg);
  output mem_read_data_valid_reg_reg_0;
  output s_axi_rvalid_reg_reg_0;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output [0:0]E;
  output [1:0]\wr_ptr_reg_reg[1]_0 ;
  output [1:0]\rd_ptr_reg_reg[1]_0 ;
  output s_axil_b_rvalid_reg_reg;
  output [3:0]\s_axi_r_reg_reg[15]_0 ;
  output [2:0]ADDRARDADDR;
  input s_axil_scle_aclk;
  input fsm_rst;
  input mem_read_data_valid_reg_reg_1;
  input s_axi_rvalid_reg_reg_1;
  input int_ram_grid_b_axil_arready;
  input int_ram_grid_b_axil_rvalid;
  input [1:0]Q;
  input \loc_counter_data_reg_reg[4] ;
  input [0:0]\loc_counter_data_reg_reg[4]_0 ;
  input s_axil_b_rvalid_reg;
  input \s_axi_r_reg_reg[15]_1 ;
  input [3:0]\mem_read_data_reg_reg[13]_0 ;
  input [2:0]ram_reg;

  wire [2:0]ADDRARDADDR;
  wire [0:0]E;
  wire [1:0]Q;
  wire fsm_rst;
  wire int_ram_grid_b_axil_arready;
  wire int_ram_grid_b_axil_rvalid;
  wire \loc_counter_data_reg_reg[4] ;
  wire [0:0]\loc_counter_data_reg_reg[4]_0 ;
  wire [15:12]mem_read_data_reg0__0;
  wire [3:0]\mem_read_data_reg_reg[13]_0 ;
  wire \mem_read_data_reg_reg_n_0_[12] ;
  wire \mem_read_data_reg_reg_n_0_[13] ;
  wire \mem_read_data_reg_reg_n_0_[14] ;
  wire \mem_read_data_reg_reg_n_0_[15] ;
  wire mem_read_data_valid_reg_reg_0;
  wire mem_read_data_valid_reg_reg_1;
  wire [2:0]ram_reg;
  wire rd_addr_reg;
  wire [1:0]rd_ptr_next;
  wire [1:0]\rd_ptr_reg_reg[1]_0 ;
  wire read0_out;
  wire [3:0]\s_axi_r_reg_reg[15]_0 ;
  wire \s_axi_r_reg_reg[15]_1 ;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axi_rvalid_reg_reg_1;
  wire s_axil_b_arready_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_scle_aclk;
  wire wr_addr_reg;
  wire [0:0]wr_ptr_next;
  wire \wr_ptr_reg[1]_i_1__1_n_0 ;
  wire [1:0]\wr_ptr_reg_reg[1]_0 ;
  wire write1_out__0;
  wire [1:0]NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED;

  LUT3 #(
    .INIT(8'h8F)) 
    \loc_counter_data_reg[4]_i_1__0 
       (.I0(s_axi_rvalid_reg_reg_0),
        .I1(\loc_counter_data_reg_reg[4] ),
        .I2(\loc_counter_data_reg_reg[4]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h0BB0BBBBBBBB0BB0)) 
    \mem_read_data_reg[15]_i_1__0 
       (.I0(\s_axi_r_reg_reg[15]_1 ),
        .I1(mem_read_data_valid_reg_reg_0),
        .I2(\wr_ptr_reg_reg[1]_0 [1]),
        .I3(\rd_ptr_reg_reg[1]_0 [1]),
        .I4(\wr_ptr_reg_reg[1]_0 [0]),
        .I5(\rd_ptr_reg_reg[1]_0 [0]),
        .O(read0_out));
  FDRE \mem_read_data_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0__0[12]),
        .Q(\mem_read_data_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \mem_read_data_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0__0[13]),
        .Q(\mem_read_data_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \mem_read_data_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0__0[14]),
        .Q(\mem_read_data_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \mem_read_data_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(read0_out),
        .D(mem_read_data_reg0__0[15]),
        .Q(\mem_read_data_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    mem_read_data_valid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(mem_read_data_valid_reg_reg_1),
        .Q(mem_read_data_valid_reg_reg_0),
        .R(fsm_rst));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "40" *) 
  (* RTL_RAM_NAME = "grid_share_genblock.MCULocalFSM_grid_pos_inst/axil_fifo_rd_inst/axi_fifo_rd_inst/mem_reg_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_addr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_addr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_addr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_addr_reg}),
        .DIA(\mem_read_data_reg_reg[13]_0 [1:0]),
        .DIB(\mem_read_data_reg_reg[13]_0 [3:2]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(mem_read_data_reg0__0[13:12]),
        .DOB(mem_read_data_reg0__0[15:14]),
        .DOC(NLW_mem_reg_0_1_12_17_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axil_scle_aclk),
        .WE(write1_out__0));
  LUT5 #(
    .INIT(32'hAA2828AA)) 
    mem_reg_0_1_12_17_i_1__0
       (.I0(int_ram_grid_b_axil_rvalid),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(\rd_ptr_reg_reg[1]_0 [1]),
        .O(write1_out__0));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_1__0
       (.I0(s_axil_b_arready_reg_reg),
        .I1(ram_reg[2]),
        .O(ADDRARDADDR[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(s_axil_b_arready_reg_reg),
        .I1(ram_reg[1]),
        .O(ADDRARDADDR[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_3__1
       (.I0(s_axil_b_arready_reg_reg),
        .I1(ram_reg[0]),
        .O(ADDRARDADDR[0]));
  LUT6 #(
    .INIT(64'hC55CC55CAAAAC55C)) 
    \rd_addr_reg[0]_i_1__0 
       (.I0(\rd_ptr_reg_reg[1]_0 [0]),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [1]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(mem_read_data_valid_reg_reg_0),
        .I5(\s_axi_r_reg_reg[15]_1 ),
        .O(rd_ptr_next[0]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_addr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_next[0]),
        .Q(rd_addr_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF4B044BBFF00FF00)) 
    \rd_ptr_reg[1]_i_1__1 
       (.I0(\s_axi_r_reg_reg[15]_1 ),
        .I1(mem_read_data_valid_reg_reg_0),
        .I2(\wr_ptr_reg_reg[1]_0 [1]),
        .I3(\rd_ptr_reg_reg[1]_0 [1]),
        .I4(\wr_ptr_reg_reg[1]_0 [0]),
        .I5(\rd_ptr_reg_reg[1]_0 [0]),
        .O(rd_ptr_next[1]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_next[0]),
        .Q(\rd_ptr_reg_reg[1]_0 [0]),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_next[1]),
        .Q(\rd_ptr_reg_reg[1]_0 [1]),
        .R(fsm_rst));
  FDRE \s_axi_r_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(\mem_read_data_reg_reg_n_0_[12] ),
        .Q(\s_axi_r_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \s_axi_r_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(\mem_read_data_reg_reg_n_0_[13] ),
        .Q(\s_axi_r_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \s_axi_r_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(\mem_read_data_reg_reg_n_0_[14] ),
        .Q(\s_axi_r_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \s_axi_r_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(\s_axi_r_reg_reg[15]_1 ),
        .D(\mem_read_data_reg_reg_n_0_[15] ),
        .Q(\s_axi_r_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_reg_reg_1),
        .Q(s_axi_rvalid_reg_reg_0),
        .R(fsm_rst));
  LUT6 #(
    .INIT(64'h0000000000450000)) 
    s_axil_b_arready_reg_i_1
       (.I0(int_ram_grid_b_axil_arready),
        .I1(s_axil_b_rvalid_pipe_reg_reg),
        .I2(int_ram_grid_b_axil_rvalid),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(fsm_rst),
        .O(s_axil_b_arready_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFF7D7DFF)) 
    \s_axil_b_rdata_pipe_reg[15]_i_1__0 
       (.I0(int_ram_grid_b_axil_rvalid),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(\rd_ptr_reg_reg[1]_0 [1]),
        .O(s_axil_b_rvalid_pipe_reg_reg));
  LUT3 #(
    .INIT(8'hF4)) 
    s_axil_b_rvalid_reg_i_1
       (.I0(s_axil_b_rvalid_pipe_reg_reg),
        .I1(s_axil_b_rvalid_reg),
        .I2(s_axil_b_arready_reg_reg),
        .O(s_axil_b_rvalid_reg_reg));
  LUT5 #(
    .INIT(32'h60F9FF00)) 
    \wr_addr_reg[0]_i_1__0 
       (.I0(\rd_ptr_reg_reg[1]_0 [1]),
        .I1(\wr_ptr_reg_reg[1]_0 [1]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [0]),
        .I4(int_ram_grid_b_axil_rvalid),
        .O(wr_ptr_next));
  FDRE #(
    .INIT(1'b0)) 
    \wr_addr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(wr_ptr_next),
        .Q(wr_addr_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h7708F788)) 
    \wr_ptr_reg[1]_i_1__1 
       (.I0(int_ram_grid_b_axil_rvalid),
        .I1(\wr_ptr_reg_reg[1]_0 [0]),
        .I2(\rd_ptr_reg_reg[1]_0 [0]),
        .I3(\wr_ptr_reg_reg[1]_0 [1]),
        .I4(\rd_ptr_reg_reg[1]_0 [1]),
        .O(\wr_ptr_reg[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(wr_ptr_next),
        .Q(\wr_ptr_reg_reg[1]_0 [0]),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_reg[1]_i_1__1_n_0 ),
        .Q(\wr_ptr_reg_reg[1]_0 [1]),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "axil_fifo_rd" *) 
module design_1_KanLayerInst_0_0_axil_fifo_rd
   (mem_read_data_valid_reg_reg,
    s_axi_rvalid_reg_reg,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    E,
    \wr_ptr_reg_reg[1] ,
    \rd_ptr_reg_reg[1] ,
    s_axil_b_rvalid_reg_reg,
    \s_axi_r_reg_reg[15] ,
    \loc_counter_addr_reg_reg[2] ,
    s_axil_scle_aclk,
    fsm_rst,
    mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    int_ram_scle_b_axil_arready,
    int_ram_scle_b_axil_rvalid,
    Q,
    \loc_counter_data_reg_reg[4] ,
    \loc_counter_data_reg_reg[4]_0 ,
    s_axil_b_rvalid_reg_5,
    \s_axi_r_reg_reg[15]_0 ,
    m_axi_r,
    ram_reg);
  output mem_read_data_valid_reg_reg;
  output s_axi_rvalid_reg_reg;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output [0:0]E;
  output [1:0]\wr_ptr_reg_reg[1] ;
  output [1:0]\rd_ptr_reg_reg[1] ;
  output s_axil_b_rvalid_reg_reg;
  output [3:0]\s_axi_r_reg_reg[15] ;
  output [2:0]\loc_counter_addr_reg_reg[2] ;
  input s_axil_scle_aclk;
  input fsm_rst;
  input mem_read_data_valid_reg_reg_0;
  input s_axi_rvalid_reg_reg_0;
  input int_ram_scle_b_axil_arready;
  input int_ram_scle_b_axil_rvalid;
  input [1:0]Q;
  input \loc_counter_data_reg_reg[4] ;
  input [0:0]\loc_counter_data_reg_reg[4]_0 ;
  input s_axil_b_rvalid_reg_5;
  input \s_axi_r_reg_reg[15]_0 ;
  input [3:0]m_axi_r;
  input [2:0]ram_reg;

  wire [0:0]E;
  wire [1:0]Q;
  wire fsm_rst;
  wire int_ram_scle_b_axil_arready;
  wire int_ram_scle_b_axil_rvalid;
  wire [2:0]\loc_counter_addr_reg_reg[2] ;
  wire \loc_counter_data_reg_reg[4] ;
  wire [0:0]\loc_counter_data_reg_reg[4]_0 ;
  wire [3:0]m_axi_r;
  wire mem_read_data_valid_reg_reg;
  wire mem_read_data_valid_reg_reg_0;
  wire [2:0]ram_reg;
  wire [1:0]\rd_ptr_reg_reg[1] ;
  wire [3:0]\s_axi_r_reg_reg[15] ;
  wire \s_axi_r_reg_reg[15]_0 ;
  wire s_axi_rvalid_reg_reg;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire s_axil_b_rvalid_reg_5;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_scle_aclk;
  wire [1:0]\wr_ptr_reg_reg[1] ;

  design_1_KanLayerInst_0_0_axi_fifo_rd axi_fifo_rd_inst
       (.E(E),
        .Q(Q),
        .fsm_rst(fsm_rst),
        .int_ram_scle_b_axil_arready(int_ram_scle_b_axil_arready),
        .int_ram_scle_b_axil_rvalid(int_ram_scle_b_axil_rvalid),
        .\loc_counter_addr_reg_reg[2] (\loc_counter_addr_reg_reg[2] ),
        .\loc_counter_data_reg_reg[4] (\loc_counter_data_reg_reg[4] ),
        .\loc_counter_data_reg_reg[4]_0 (\loc_counter_data_reg_reg[4]_0 ),
        .m_axi_r(m_axi_r),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_reg),
        .mem_read_data_valid_reg_reg_1(mem_read_data_valid_reg_reg_0),
        .ram_reg(ram_reg),
        .\rd_ptr_reg_reg[1]_0 (\rd_ptr_reg_reg[1] ),
        .\s_axi_r_reg_reg[15]_0 (\s_axi_r_reg_reg[15] ),
        .\s_axi_r_reg_reg[15]_1 (\s_axi_r_reg_reg[15]_0 ),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg),
        .s_axi_rvalid_reg_reg_1(s_axi_rvalid_reg_reg_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_rvalid_pipe_reg_reg(s_axil_b_rvalid_pipe_reg_reg),
        .s_axil_b_rvalid_reg_5(s_axil_b_rvalid_reg_5),
        .s_axil_b_rvalid_reg_reg(s_axil_b_rvalid_reg_reg),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .\wr_ptr_reg_reg[1]_0 (\wr_ptr_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axil_fifo_rd" *) 
module design_1_KanLayerInst_0_0_axil_fifo_rd_3
   (mem_read_data_valid_reg_reg,
    s_axi_rvalid_reg_reg,
    s_axil_b_arready_reg_reg,
    s_axil_b_rvalid_pipe_reg_reg,
    E,
    \wr_ptr_reg_reg[1] ,
    \rd_ptr_reg_reg[1] ,
    s_axil_b_rvalid_reg_reg,
    \s_axi_r_reg_reg[15] ,
    ADDRARDADDR,
    s_axil_scle_aclk,
    fsm_rst,
    mem_read_data_valid_reg_reg_0,
    s_axi_rvalid_reg_reg_0,
    int_ram_grid_b_axil_arready,
    int_ram_grid_b_axil_rvalid,
    Q,
    \loc_counter_data_reg_reg[4] ,
    \loc_counter_data_reg_reg[4]_0 ,
    s_axil_b_rvalid_reg,
    \s_axi_r_reg_reg[15]_0 ,
    \mem_read_data_reg_reg[13] ,
    ram_reg);
  output mem_read_data_valid_reg_reg;
  output s_axi_rvalid_reg_reg;
  output s_axil_b_arready_reg_reg;
  output [0:0]s_axil_b_rvalid_pipe_reg_reg;
  output [0:0]E;
  output [1:0]\wr_ptr_reg_reg[1] ;
  output [1:0]\rd_ptr_reg_reg[1] ;
  output s_axil_b_rvalid_reg_reg;
  output [3:0]\s_axi_r_reg_reg[15] ;
  output [2:0]ADDRARDADDR;
  input s_axil_scle_aclk;
  input fsm_rst;
  input mem_read_data_valid_reg_reg_0;
  input s_axi_rvalid_reg_reg_0;
  input int_ram_grid_b_axil_arready;
  input int_ram_grid_b_axil_rvalid;
  input [1:0]Q;
  input \loc_counter_data_reg_reg[4] ;
  input [0:0]\loc_counter_data_reg_reg[4]_0 ;
  input s_axil_b_rvalid_reg;
  input \s_axi_r_reg_reg[15]_0 ;
  input [3:0]\mem_read_data_reg_reg[13] ;
  input [2:0]ram_reg;

  wire [2:0]ADDRARDADDR;
  wire [0:0]E;
  wire [1:0]Q;
  wire fsm_rst;
  wire int_ram_grid_b_axil_arready;
  wire int_ram_grid_b_axil_rvalid;
  wire \loc_counter_data_reg_reg[4] ;
  wire [0:0]\loc_counter_data_reg_reg[4]_0 ;
  wire [3:0]\mem_read_data_reg_reg[13] ;
  wire mem_read_data_valid_reg_reg;
  wire mem_read_data_valid_reg_reg_0;
  wire [2:0]ram_reg;
  wire [1:0]\rd_ptr_reg_reg[1] ;
  wire [3:0]\s_axi_r_reg_reg[15] ;
  wire \s_axi_r_reg_reg[15]_0 ;
  wire s_axi_rvalid_reg_reg;
  wire s_axi_rvalid_reg_reg_0;
  wire s_axil_b_arready_reg_reg;
  wire [0:0]s_axil_b_rvalid_pipe_reg_reg;
  wire s_axil_b_rvalid_reg;
  wire s_axil_b_rvalid_reg_reg;
  wire s_axil_scle_aclk;
  wire [1:0]\wr_ptr_reg_reg[1] ;

  design_1_KanLayerInst_0_0_axi_fifo_rd_5 axi_fifo_rd_inst
       (.ADDRARDADDR(ADDRARDADDR),
        .E(E),
        .Q(Q),
        .fsm_rst(fsm_rst),
        .int_ram_grid_b_axil_arready(int_ram_grid_b_axil_arready),
        .int_ram_grid_b_axil_rvalid(int_ram_grid_b_axil_rvalid),
        .\loc_counter_data_reg_reg[4] (\loc_counter_data_reg_reg[4] ),
        .\loc_counter_data_reg_reg[4]_0 (\loc_counter_data_reg_reg[4]_0 ),
        .\mem_read_data_reg_reg[13]_0 (\mem_read_data_reg_reg[13] ),
        .mem_read_data_valid_reg_reg_0(mem_read_data_valid_reg_reg),
        .mem_read_data_valid_reg_reg_1(mem_read_data_valid_reg_reg_0),
        .ram_reg(ram_reg),
        .\rd_ptr_reg_reg[1]_0 (\rd_ptr_reg_reg[1] ),
        .\s_axi_r_reg_reg[15]_0 (\s_axi_r_reg_reg[15] ),
        .\s_axi_r_reg_reg[15]_1 (\s_axi_r_reg_reg[15]_0 ),
        .s_axi_rvalid_reg_reg_0(s_axi_rvalid_reg_reg),
        .s_axi_rvalid_reg_reg_1(s_axi_rvalid_reg_reg_0),
        .s_axil_b_arready_reg_reg(s_axil_b_arready_reg_reg),
        .s_axil_b_rvalid_pipe_reg_reg(s_axil_b_rvalid_pipe_reg_reg),
        .s_axil_b_rvalid_reg(s_axil_b_rvalid_reg),
        .s_axil_b_rvalid_reg_reg(s_axil_b_rvalid_reg_reg),
        .s_axil_scle_aclk(s_axil_scle_aclk),
        .\wr_ptr_reg_reg[1]_0 (\wr_ptr_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "axis_adapter" *) 
module design_1_KanLayerInst_0_0_axis_adapter
   (pre_fifo_axis_tvalid,
    \upsize.s_axis_tlast_reg ,
    pre_fifo_axis_tlast,
    \upsize.s_axis_tvalid_reg_reg_0 ,
    s_axis,
    Q,
    core_clk,
    int_buf_rslt_m_axis_tlast,
    \upsize.m_axis_tlast_reg_reg_0 ,
    int_buf_rslt_m_axis_tvalid,
    \upsize.m_axis_tdata_reg_reg[16]_0 ,
    \upsize.m_axis_tdata_reg_reg[47]_0 );
  output pre_fifo_axis_tvalid;
  output \upsize.s_axis_tlast_reg ;
  output pre_fifo_axis_tlast;
  output \upsize.s_axis_tvalid_reg_reg_0 ;
  output [67:0]s_axis;
  input [0:0]Q;
  input core_clk;
  input int_buf_rslt_m_axis_tlast;
  input \upsize.m_axis_tlast_reg_reg_0 ;
  input int_buf_rslt_m_axis_tvalid;
  input \upsize.m_axis_tdata_reg_reg[16]_0 ;
  input [15:0]\upsize.m_axis_tdata_reg_reg[47]_0 ;

  wire [0:0]Q;
  wire RSTB;
  wire core_clk;
  wire int_buf_rslt_m_axis_tlast;
  wire int_buf_rslt_m_axis_tvalid;
  wire [61:31]p_0_in;
  wire [15:0]p_1_in_0;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire [67:0]s_axis;
  wire \upsize.m_axis_tdata_reg[15]_i_1_n_0 ;
  wire \upsize.m_axis_tdata_reg_reg[16]_0 ;
  wire [15:0]\upsize.m_axis_tdata_reg_reg[47]_0 ;
  wire \upsize.m_axis_tkeep_reg[1]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[3]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[5]_i_1_n_0 ;
  wire \upsize.m_axis_tkeep_reg[7]_i_1_n_0 ;
  wire \upsize.m_axis_tlast_reg_reg_0 ;
  wire \upsize.m_axis_tvalid_reg4_out ;
  wire \upsize.m_axis_tvalid_reg_i_1_n_0 ;
  wire \upsize.m_axis_tvalid_reg_i_2_n_0 ;
  wire [15:0]\upsize.s_axis_tdata_reg ;
  wire \upsize.s_axis_tdata_reg[15]_i_1_n_0 ;
  wire [1:1]\upsize.s_axis_tkeep_reg ;
  wire \upsize.s_axis_tlast_reg ;
  wire \upsize.s_axis_tvalid_reg_i_1_n_0 ;
  wire \upsize.s_axis_tvalid_reg_reg_0 ;
  wire [1:0]\upsize.seg_reg ;
  wire \upsize.seg_reg[0]_i_1_n_0 ;
  wire \upsize.seg_reg[1]_i_1_n_0 ;

  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[0]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [0]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [0]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[10]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [10]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [10]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[11]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [11]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [11]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[12]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [12]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [12]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[13]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [13]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [13]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[14]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [14]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [14]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[14]));
  LUT3 #(
    .INIT(8'h02)) 
    \upsize.m_axis_tdata_reg[15]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [1]),
        .I2(\upsize.seg_reg [0]),
        .O(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[15]_i_2 
       (.I0(\upsize.s_axis_tdata_reg [15]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [15]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[1]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [1]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [1]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[2]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [2]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [2]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[2]));
  LUT3 #(
    .INIT(8'h08)) 
    \upsize.m_axis_tdata_reg[31]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .O(p_0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[3]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [3]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [3]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[3]));
  LUT3 #(
    .INIT(8'h20)) 
    \upsize.m_axis_tdata_reg[47]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .O(p_0_in[43]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[4]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [4]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [4]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[5]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [5]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [5]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[5]));
  LUT3 #(
    .INIT(8'h80)) 
    \upsize.m_axis_tdata_reg[63]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .O(p_0_in[61]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[6]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [6]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [6]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[7]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [7]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [7]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[8]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [8]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [8]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \upsize.m_axis_tdata_reg[9]_i_1 
       (.I0(\upsize.s_axis_tdata_reg [9]),
        .I1(\upsize.m_axis_tdata_reg_reg[47]_0 [9]),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(p_1_in_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[0]),
        .Q(s_axis[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[10]),
        .Q(s_axis[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[11]),
        .Q(s_axis[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[12]),
        .Q(s_axis[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[13]),
        .Q(s_axis[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[14]),
        .Q(s_axis[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[15]),
        .Q(s_axis[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [0]),
        .Q(s_axis[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [1]),
        .Q(s_axis[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [2]),
        .Q(s_axis[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [3]),
        .Q(s_axis[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[1]),
        .Q(s_axis[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [4]),
        .Q(s_axis[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [5]),
        .Q(s_axis[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [6]),
        .Q(s_axis[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [7]),
        .Q(s_axis[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [8]),
        .Q(s_axis[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [9]),
        .Q(s_axis[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [10]),
        .Q(s_axis[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [11]),
        .Q(s_axis[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [12]),
        .Q(s_axis[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [13]),
        .Q(s_axis[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[2]),
        .Q(s_axis[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [14]),
        .Q(s_axis[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(p_0_in[31]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [15]),
        .Q(s_axis[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [0]),
        .Q(s_axis[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[33] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [1]),
        .Q(s_axis[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[34] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [2]),
        .Q(s_axis[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[35] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [3]),
        .Q(s_axis[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[36] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [4]),
        .Q(s_axis[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[37] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [5]),
        .Q(s_axis[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[38] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [6]),
        .Q(s_axis[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[39] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [7]),
        .Q(s_axis[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[3]),
        .Q(s_axis[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[40] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [8]),
        .Q(s_axis[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[41] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [9]),
        .Q(s_axis[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[42] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [10]),
        .Q(s_axis[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[43] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [11]),
        .Q(s_axis[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[44] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [12]),
        .Q(s_axis[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[45] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [13]),
        .Q(s_axis[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[46] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [14]),
        .Q(s_axis[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[47] 
       (.C(core_clk),
        .CE(p_0_in[43]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [15]),
        .Q(s_axis[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[48] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [0]),
        .Q(s_axis[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[49] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [1]),
        .Q(s_axis[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[4]),
        .Q(s_axis[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[50] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [2]),
        .Q(s_axis[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[51] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [3]),
        .Q(s_axis[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[52] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [4]),
        .Q(s_axis[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[53] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [5]),
        .Q(s_axis[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[54] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [6]),
        .Q(s_axis[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[55] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [7]),
        .Q(s_axis[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[56] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [8]),
        .Q(s_axis[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[57] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [9]),
        .Q(s_axis[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[58] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [10]),
        .Q(s_axis[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[59] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [11]),
        .Q(s_axis[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[5]),
        .Q(s_axis[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[60] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [12]),
        .Q(s_axis[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[61] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [13]),
        .Q(s_axis[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[62] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [14]),
        .Q(s_axis[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[63] 
       (.C(core_clk),
        .CE(p_0_in[61]),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [15]),
        .Q(s_axis[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[6]),
        .Q(s_axis[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[7]),
        .Q(s_axis[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[8]),
        .Q(s_axis[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(p_1_in_0[9]),
        .Q(s_axis[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \upsize.m_axis_tkeep_reg[1]_i_1 
       (.I0(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I1(\upsize.s_axis_tkeep_reg ),
        .O(\upsize.m_axis_tkeep_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFD08)) 
    \upsize.m_axis_tkeep_reg[3]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .I3(s_axis[65]),
        .O(\upsize.m_axis_tkeep_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \upsize.m_axis_tkeep_reg[5]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .I3(s_axis[66]),
        .O(\upsize.m_axis_tkeep_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFD80)) 
    \upsize.m_axis_tkeep_reg[7]_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(\upsize.seg_reg [0]),
        .I2(\upsize.seg_reg [1]),
        .I3(s_axis[67]),
        .O(\upsize.m_axis_tkeep_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tkeep_reg[1]_i_1_n_0 ),
        .Q(s_axis[64]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tkeep_reg[3]_i_1_n_0 ),
        .Q(s_axis[65]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[5] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tkeep_reg[5]_i_1_n_0 ),
        .Q(s_axis[66]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tkeep_reg_reg[7] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tkeep_reg[7]_i_1_n_0 ),
        .Q(s_axis[67]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tlast_reg_reg_0 ),
        .Q(pre_fifo_axis_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFCB8FC88FFFFFFFF)) 
    \upsize.m_axis_tvalid_reg_i_1 
       (.I0(\upsize.s_axis_tlast_reg ),
        .I1(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(\upsize.m_axis_tvalid_reg_i_2_n_0 ),
        .I4(int_buf_rslt_m_axis_tlast),
        .I5(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .O(\upsize.m_axis_tvalid_reg_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \upsize.m_axis_tvalid_reg_i_2 
       (.I0(\upsize.seg_reg [0]),
        .I1(\upsize.seg_reg [1]),
        .O(\upsize.m_axis_tvalid_reg_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.m_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.m_axis_tvalid_reg_i_1_n_0 ),
        .Q(pre_fifo_axis_tvalid),
        .R(Q));
  LUT3 #(
    .INIT(8'h04)) 
    \upsize.s_axis_tdata_reg[15]_i_1 
       (.I0(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I1(int_buf_rslt_m_axis_tvalid),
        .I2(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .O(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [0]),
        .Q(\upsize.s_axis_tdata_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [10]),
        .Q(\upsize.s_axis_tdata_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [11]),
        .Q(\upsize.s_axis_tdata_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [12]),
        .Q(\upsize.s_axis_tdata_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [13]),
        .Q(\upsize.s_axis_tdata_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [14]),
        .Q(\upsize.s_axis_tdata_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [15]),
        .Q(\upsize.s_axis_tdata_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [1]),
        .Q(\upsize.s_axis_tdata_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [2]),
        .Q(\upsize.s_axis_tdata_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [3]),
        .Q(\upsize.s_axis_tdata_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [4]),
        .Q(\upsize.s_axis_tdata_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [5]),
        .Q(\upsize.s_axis_tdata_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [6]),
        .Q(\upsize.s_axis_tdata_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [7]),
        .Q(\upsize.s_axis_tdata_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [8]),
        .Q(\upsize.s_axis_tdata_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\upsize.m_axis_tdata_reg_reg[47]_0 [9]),
        .Q(\upsize.s_axis_tdata_reg [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(1'b1),
        .Q(\upsize.s_axis_tkeep_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tlast_reg_reg 
       (.C(core_clk),
        .CE(\upsize.s_axis_tdata_reg[15]_i_1_n_0 ),
        .D(int_buf_rslt_m_axis_tlast),
        .Q(\upsize.s_axis_tlast_reg ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h54)) 
    \upsize.s_axis_tvalid_reg_i_1 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(int_buf_rslt_m_axis_tvalid),
        .I2(\upsize.s_axis_tvalid_reg_reg_0 ),
        .O(\upsize.s_axis_tvalid_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.s_axis_tvalid_reg_reg 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.s_axis_tvalid_reg_i_1_n_0 ),
        .Q(\upsize.s_axis_tvalid_reg_reg_0 ),
        .R(Q));
  LUT6 #(
    .INIT(64'h000000000000666A)) 
    \upsize.seg_reg[0]_i_1 
       (.I0(\upsize.seg_reg [0]),
        .I1(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I4(Q),
        .I5(\upsize.m_axis_tvalid_reg4_out ),
        .O(\upsize.seg_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA800A0A0A800)) 
    \upsize.seg_reg[0]_i_2 
       (.I0(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I1(int_buf_rslt_m_axis_tlast),
        .I2(\upsize.m_axis_tvalid_reg_i_2_n_0 ),
        .I3(int_buf_rslt_m_axis_tvalid),
        .I4(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I5(\upsize.s_axis_tlast_reg ),
        .O(\upsize.m_axis_tvalid_reg4_out ));
  LUT6 #(
    .INIT(64'h0000000056AAAAAA)) 
    \upsize.seg_reg[1]_i_1 
       (.I0(\upsize.seg_reg [1]),
        .I1(\upsize.s_axis_tvalid_reg_reg_0 ),
        .I2(int_buf_rslt_m_axis_tvalid),
        .I3(\upsize.m_axis_tdata_reg_reg[16]_0 ),
        .I4(\upsize.seg_reg [0]),
        .I5(RSTB),
        .O(\upsize.seg_reg[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \upsize.seg_reg[1]_i_3 
       (.I0(\upsize.m_axis_tvalid_reg4_out ),
        .I1(Q),
        .O(RSTB));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.seg_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.seg_reg[0]_i_1_n_0 ),
        .Q(\upsize.seg_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \upsize.seg_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\upsize.seg_reg[1]_i_1_n_0 ),
        .Q(\upsize.seg_reg [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo
   (m_rst_sync3_reg,
    m_drop_frame_reg_reg_0,
    E,
    int_adp_data_m_axis_tvalid,
    m_terminate_frame_reg,
    p_0_in,
    p_1_in,
    s_rst_sync3_reg_reg_0,
    stage_1_in_axis_data_tlast,
    s_rst_sync1_reg,
    bram00_ctrl_data_clk,
    core_clk,
    Q,
    SR,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_terminate_frame_reg_reg_0,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    int_adp_data_m_axis_tready,
    \wr_ptr_reg_reg[2]_0 ,
    s_axis,
    m_axis_tlast_reg_reg);
  output m_rst_sync3_reg;
  output m_drop_frame_reg_reg_0;
  output [0:0]E;
  output [0:0]int_adp_data_m_axis_tvalid;
  output m_terminate_frame_reg;
  output p_0_in;
  output [0:0]p_1_in;
  output s_rst_sync3_reg_reg_0;
  output stage_1_in_axis_data_tlast;
  input s_rst_sync1_reg;
  input bram00_ctrl_data_clk;
  input core_clk;
  input [0:0]Q;
  input [0:0]SR;
  input \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  input m_terminate_frame_reg_reg_0;
  input \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  input [0:0]int_adp_data_m_axis_tready;
  input \wr_ptr_reg_reg[2]_0 ;
  input [4:0]s_axis;
  input m_axis_tlast_reg_reg;

  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]b;
  wire [3:3]b__0;
  wire [2:0]bin2gray_return;
  wire bram00_ctrl_data_clk;
  wire core_clk;
  wire drop_frame_reg;
  wire drop_frame_reg_i_1__0_n_0;
  wire [3:0]g;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire \m_axis_pipe_reg[0][16]_i_1_n_0 ;
  wire \m_axis_pipe_reg[1][16]_i_1_n_0 ;
  wire [16:16]\m_axis_pipe_reg_reg[0]_16 ;
  wire m_axis_tlast_reg_reg;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1__1_n_0;
  wire m_drop_frame_reg_reg_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1_n_0;
  wire m_rst_sync1_reg;
  wire m_rst_sync2_reg;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_reg_0;
  wire mem_reg_0_7_12_16_i_13_n_0;
  wire mem_reg_0_7_12_16_n_0;
  wire mem_reg_0_7_12_16_n_1;
  wire mem_reg_0_7_12_16_n_2;
  wire mem_reg_0_7_12_16_n_3;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire [16:16]p_3_out;
  wire [2:1]rd_ptr_gray_reg0;
  wire \rd_ptr_gray_reg[0]_i_1__0_n_0 ;
  wire \rd_ptr_gray_reg[2]_i_4_n_0 ;
  wire \rd_ptr_gray_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_reg_reg_n_0_[2] ;
  wire \rd_ptr_gray_reg_reg_n_0_[3] ;
  wire [3:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[1] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[2] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[3] ;
  wire [2:0]rd_ptr_reg0;
  wire [3:3]rd_ptr_reg0__0;
  wire \rd_ptr_reg_reg_n_0_[0] ;
  wire \rd_ptr_reg_reg_n_0_[1] ;
  wire \rd_ptr_reg_reg_n_0_[2] ;
  wire [4:0]s_axis;
  wire s_frame_reg;
  wire s_frame_reg_i_1__0_n_0;
  wire s_rst_sync1_reg;
  wire s_rst_sync2_reg;
  wire s_rst_sync3_reg;
  wire s_rst_sync3_reg_reg_0;
  wire stage_1_in_axis_data_tlast;
  wire \wr_ptr_gray_reg_reg_n_0_[0] ;
  wire \wr_ptr_gray_reg_reg_n_0_[1] ;
  wire \wr_ptr_gray_reg_reg_n_0_[2] ;
  wire \wr_ptr_gray_reg_reg_n_0_[3] ;
  wire [3:0]wr_ptr_gray_sync1_reg;
  wire wr_ptr_reg;
  wire \wr_ptr_reg_reg[2]_0 ;
  wire \wr_ptr_reg_reg_n_0_[0] ;
  wire \wr_ptr_reg_reg_n_0_[1] ;
  wire \wr_ptr_reg_reg_n_0_[2] ;
  wire [1:1]NLW_mem_reg_0_7_12_16_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_7_12_16_DOD_UNCONNECTED;

  LUT6 #(
    .INIT(64'hEEEEE000FFFFF000)) 
    drop_frame_reg_i_1__0
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(\wr_ptr_reg_reg[2]_0 ),
        .I2(s_rst_sync3_reg),
        .I3(s_frame_reg),
        .I4(drop_frame_reg),
        .I5(s_axis[4]),
        .O(drop_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(drop_frame_reg_i_1__0_n_0),
        .Q(drop_frame_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \m_axis_pipe_reg[0][16]_i_1 
       (.I0(int_adp_data_m_axis_tready),
        .I1(int_adp_data_m_axis_tvalid),
        .I2(p_1_in),
        .O(\m_axis_pipe_reg[0][16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF4B0)) 
    \m_axis_pipe_reg[1][16]_i_1 
       (.I0(int_adp_data_m_axis_tready),
        .I1(int_adp_data_m_axis_tvalid),
        .I2(\m_axis_pipe_reg_reg[0]_16 ),
        .I3(p_0_in),
        .O(\m_axis_pipe_reg[1][16]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][16] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][16]_i_1_n_0 ),
        .D(p_3_out),
        .Q(\m_axis_pipe_reg_reg[0]_16 ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_pipe_reg[1][16]_i_1_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    m_axis_tlast_reg_i_2__0
       (.I0(m_terminate_frame_reg),
        .I1(p_0_in),
        .I2(m_axis_tlast_reg_reg),
        .O(stage_1_in_axis_data_tlast));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[0]_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .Q(int_adp_data_m_axis_tvalid),
        .R(Q));
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1__1
       (.I0(int_adp_data_m_axis_tready),
        .I1(int_adp_data_m_axis_tvalid),
        .I2(m_drop_frame_reg_reg_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2
       (.I0(m_frame_reg),
        .I1(m_rst_sync3_reg),
        .I2(p_0_in),
        .I3(m_terminate_frame_reg),
        .I4(int_adp_data_m_axis_tvalid),
        .I5(m_drop_frame_reg_reg_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1__1_n_0),
        .Q(m_drop_frame_reg_reg_0),
        .R(Q));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1
       (.I0(m_frame_reg),
        .I1(int_adp_data_m_axis_tvalid),
        .I2(int_adp_data_m_axis_tready),
        .I3(p_0_in),
        .I4(m_terminate_frame_reg),
        .I5(Q),
        .O(m_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_frame_reg_i_1_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync1_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(m_rst_sync1_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync1_reg),
        .Q(m_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync2_reg),
        .Q(m_rst_sync3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_reg_0),
        .Q(m_terminate_frame_reg),
        .R(Q));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "136" *) 
  (* RTL_RAM_NAME = "mem_reg_0_7_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "7" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M mem_reg_0_7_12_16
       (.ADDRA({1'b0,1'b0,\rd_ptr_reg_reg_n_0_[2] ,\rd_ptr_reg_reg_n_0_[1] ,\rd_ptr_reg_reg_n_0_[0] }),
        .ADDRB({1'b0,1'b0,\rd_ptr_reg_reg_n_0_[2] ,\rd_ptr_reg_reg_n_0_[1] ,\rd_ptr_reg_reg_n_0_[0] }),
        .ADDRC({1'b0,1'b0,\rd_ptr_reg_reg_n_0_[2] ,\rd_ptr_reg_reg_n_0_[1] ,\rd_ptr_reg_reg_n_0_[0] }),
        .ADDRD({1'b0,1'b0,\wr_ptr_reg_reg_n_0_[2] ,\wr_ptr_reg_reg_n_0_[1] ,\wr_ptr_reg_reg_n_0_[0] }),
        .DIA(s_axis[1:0]),
        .DIB(s_axis[3:2]),
        .DIC({1'b0,s_axis[4]}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_7_12_16_n_0,mem_reg_0_7_12_16_n_1}),
        .DOB({mem_reg_0_7_12_16_n_2,mem_reg_0_7_12_16_n_3}),
        .DOC({NLW_mem_reg_0_7_12_16_DOC_UNCONNECTED[1],p_3_out}),
        .DOD(NLW_mem_reg_0_7_12_16_DOD_UNCONNECTED[1:0]),
        .WCLK(bram00_ctrl_data_clk),
        .WE(wr_ptr_reg));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_7_12_16_i_1
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(\wr_ptr_reg_reg[2]_0 ),
        .I2(drop_frame_reg),
        .O(wr_ptr_reg));
  LUT4 #(
    .INIT(16'hF99F)) 
    mem_reg_0_7_12_16_i_13
       (.I0(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .I1(\wr_ptr_gray_reg_reg_n_0_[2] ),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[3] ),
        .I3(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .O(mem_reg_0_7_12_16_i_13_n_0));
  LUT6 #(
    .INIT(64'hBAABAAAAAAAABAAB)) 
    mem_reg_0_7_12_16_i_7
       (.I0(s_rst_sync3_reg),
        .I1(mem_reg_0_7_12_16_i_13_n_0),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I3(\wr_ptr_gray_reg_reg_n_0_[0] ),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I5(\wr_ptr_gray_reg_reg_n_0_[1] ),
        .O(s_rst_sync3_reg_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_gray_reg[0]_i_1__0 
       (.I0(\rd_ptr_reg_reg_n_0_[1] ),
        .O(\rd_ptr_gray_reg[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \rd_ptr_gray_reg[1]_i_1__2 
       (.I0(\rd_ptr_reg_reg_n_0_[2] ),
        .I1(\rd_ptr_reg_reg_n_0_[1] ),
        .I2(\rd_ptr_reg_reg_n_0_[0] ),
        .O(rd_ptr_gray_reg0[1]));
  LUT6 #(
    .INIT(64'h00000000000028AA)) 
    \rd_ptr_gray_reg[2]_i_2 
       (.I0(\m_axis_pipe_reg[0][16]_i_1_n_0 ),
        .I1(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .I2(g[3]),
        .I3(\rd_ptr_gray_reg[2]_i_4_n_0 ),
        .I4(m_drop_frame_reg_reg_0),
        .I5(m_rst_sync3_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h5666)) 
    \rd_ptr_gray_reg[2]_i_3 
       (.I0(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .I1(\rd_ptr_reg_reg_n_0_[2] ),
        .I2(\rd_ptr_reg_reg_n_0_[1] ),
        .I3(\rd_ptr_reg_reg_n_0_[0] ),
        .O(rd_ptr_gray_reg0[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \rd_ptr_gray_reg[2]_i_4 
       (.I0(\rd_ptr_gray_reg_reg_n_0_[0] ),
        .I1(g[0]),
        .I2(g[2]),
        .I3(\rd_ptr_gray_reg_reg_n_0_[2] ),
        .I4(g[1]),
        .I5(\rd_ptr_gray_reg_reg_n_0_[1] ),
        .O(\rd_ptr_gray_reg[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rd_ptr_gray_reg[3]_i_1 
       (.I0(\rd_ptr_reg_reg_n_0_[1] ),
        .I1(\rd_ptr_reg_reg_n_0_[0] ),
        .I2(\rd_ptr_reg_reg_n_0_[2] ),
        .I3(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .O(rd_ptr_reg0__0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(\rd_ptr_gray_reg[0]_i_1__0_n_0 ),
        .Q(\rd_ptr_gray_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(rd_ptr_gray_reg0[1]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(rd_ptr_gray_reg0[2]),
        .Q(\rd_ptr_gray_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(rd_ptr_reg0__0),
        .Q(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .R(SR));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[0] ),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[1] ),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[2] ),
        .Q(rd_ptr_gray_sync1_reg[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[3] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg_n_0_[3] ),
        .Q(rd_ptr_gray_sync1_reg[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[2]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[3] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[3]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rd_ptr_reg[0]_i_1__2 
       (.I0(\rd_ptr_reg_reg_n_0_[0] ),
        .O(rd_ptr_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rd_ptr_reg[1]_i_1 
       (.I0(\rd_ptr_reg_reg_n_0_[0] ),
        .I1(\rd_ptr_reg_reg_n_0_[1] ),
        .O(rd_ptr_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rd_ptr_reg[2]_i_1 
       (.I0(\rd_ptr_reg_reg_n_0_[0] ),
        .I1(\rd_ptr_reg_reg_n_0_[1] ),
        .I2(\rd_ptr_reg_reg_n_0_[2] ),
        .O(rd_ptr_reg0[2]));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(rd_ptr_reg0[0]),
        .Q(\rd_ptr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(rd_ptr_reg0[1]),
        .Q(\rd_ptr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(rd_ptr_reg0[2]),
        .Q(\rd_ptr_reg_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hEF01)) 
    s_frame_reg_i_1__0
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(\wr_ptr_reg_reg[2]_0 ),
        .I2(s_axis[4]),
        .I3(s_frame_reg),
        .O(s_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(s_frame_reg_i_1__0_n_0),
        .Q(s_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync2_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(s_rst_sync1_reg),
        .Q(s_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync3_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(s_rst_sync2_reg),
        .Q(s_rst_sync3_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_gray_reg[0]_i_1__2 
       (.I0(\wr_ptr_reg_reg_n_0_[1] ),
        .O(bin2gray_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \wr_ptr_gray_reg[1]_i_1__2 
       (.I0(\wr_ptr_reg_reg_n_0_[1] ),
        .I1(\wr_ptr_reg_reg_n_0_[0] ),
        .I2(\wr_ptr_reg_reg_n_0_[2] ),
        .O(bin2gray_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h07F8)) 
    \wr_ptr_gray_reg[2]_i_1 
       (.I0(\wr_ptr_reg_reg_n_0_[0] ),
        .I1(\wr_ptr_reg_reg_n_0_[1] ),
        .I2(\wr_ptr_reg_reg_n_0_[2] ),
        .I3(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .O(bin2gray_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wr_ptr_gray_reg[3]_i_1 
       (.I0(\wr_ptr_reg_reg_n_0_[2] ),
        .I1(\wr_ptr_reg_reg_n_0_[0] ),
        .I2(\wr_ptr_reg_reg_n_0_[1] ),
        .I3(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .O(b__0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(bin2gray_return[0]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[0] ),
        .R(s_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(bin2gray_return[1]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[1] ),
        .R(s_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(bin2gray_return[2]),
        .Q(\wr_ptr_gray_reg_reg_n_0_[2] ),
        .R(s_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[3] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(b__0),
        .Q(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .R(s_rst_sync3_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg_n_0_[0] ),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg_n_0_[1] ),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg_n_0_[2] ),
        .Q(wr_ptr_gray_sync1_reg[2]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg_n_0_[3] ),
        .Q(wr_ptr_gray_sync1_reg[3]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[2]),
        .Q(g[2]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[3]),
        .Q(g[3]),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wr_ptr_reg[0]_i_1__2 
       (.I0(\wr_ptr_reg_reg_n_0_[0] ),
        .O(b[0]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wr_ptr_reg[1]_i_1 
       (.I0(\wr_ptr_reg_reg_n_0_[0] ),
        .I1(\wr_ptr_reg_reg_n_0_[1] ),
        .O(b[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wr_ptr_reg[2]_i_1 
       (.I0(\wr_ptr_reg_reg_n_0_[1] ),
        .I1(\wr_ptr_reg_reg_n_0_[0] ),
        .I2(\wr_ptr_reg_reg_n_0_[2] ),
        .O(b[2]));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(b[0]),
        .Q(\wr_ptr_reg_reg_n_0_[0] ),
        .R(s_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(b[1]),
        .Q(\wr_ptr_reg_reg_n_0_[1] ),
        .R(s_rst_sync3_reg));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(wr_ptr_reg),
        .D(b[2]),
        .Q(\wr_ptr_reg_reg_n_0_[2] ),
        .R(s_rst_sync3_reg));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo__parameterized0
   (m_rst_sync3_reg,
    s_rst_sync3_reg,
    Q,
    ADDRA,
    int_adp_grid_m_axis_tvalid,
    m_terminate_frame_reg,
    s_frame_reg,
    drop_frame_reg,
    p_0_in,
    wr_ptr_gray_reg__0,
    rd_ptr_gray_reg__0,
    p_1_in,
    shift1,
    \rd_ptr_gray_sync2_reg_reg[0]_0 ,
    \rd_ptr_gray_sync2_reg_reg[1]_0 ,
    \m_axis_pipe_reg_reg[0] ,
    m_drop_frame_reg_reg_0,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    core_clk,
    s_rst_sync1_reg,
    s_axil_scle_aclk,
    \wr_ptr_reg_reg[0]_0 ,
    \rd_ptr_reg_reg[0]_0 ,
    \wr_ptr_gray_sync1_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_terminate_frame_reg_reg_0,
    s_frame_reg_reg_0,
    drop_frame_reg_reg_0,
    \m_axis_pipe_reg_reg[1][16]_0 ,
    \wr_ptr_gray_reg_reg[0]_0 ,
    \rd_ptr_gray_reg_reg[0]_0 ,
    \wr_ptr_gray_reg_reg[1]_0 ,
    \rd_ptr_gray_reg_reg[1]_0 ,
    \m_axis_tvalid_pipe_reg_reg[0]_1 ,
    empty_reg_reg,
    s_axis,
    int_adp_grid_m_axis_tready);
  output m_rst_sync3_reg;
  output s_rst_sync3_reg;
  output [0:0]Q;
  output [0:0]ADDRA;
  output int_adp_grid_m_axis_tvalid;
  output m_terminate_frame_reg;
  output s_frame_reg;
  output drop_frame_reg;
  output p_0_in;
  output [1:0]wr_ptr_gray_reg__0;
  output [1:0]rd_ptr_gray_reg__0;
  output [0:0]p_1_in;
  output shift1;
  output \rd_ptr_gray_sync2_reg_reg[0]_0 ;
  output \rd_ptr_gray_sync2_reg_reg[1]_0 ;
  output [0:0]\m_axis_pipe_reg_reg[0] ;
  output m_drop_frame_reg_reg_0;
  output \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  input core_clk;
  input s_rst_sync1_reg;
  input s_axil_scle_aclk;
  input \wr_ptr_reg_reg[0]_0 ;
  input \rd_ptr_reg_reg[0]_0 ;
  input [0:0]\wr_ptr_gray_sync1_reg_reg[0]_0 ;
  input \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  input m_terminate_frame_reg_reg_0;
  input s_frame_reg_reg_0;
  input drop_frame_reg_reg_0;
  input \m_axis_pipe_reg_reg[1][16]_0 ;
  input \wr_ptr_gray_reg_reg[0]_0 ;
  input \rd_ptr_gray_reg_reg[0]_0 ;
  input \wr_ptr_gray_reg_reg[1]_0 ;
  input \rd_ptr_gray_reg_reg[1]_0 ;
  input \m_axis_tvalid_pipe_reg_reg[0]_1 ;
  input empty_reg_reg;
  input [4:0]s_axis;
  input int_adp_grid_m_axis_tready;

  wire [0:0]ADDRA;
  wire [0:0]Q;
  wire core_clk;
  wire drop_frame_reg;
  wire drop_frame_reg_reg_0;
  wire empty_reg_reg;
  wire [1:0]g;
  wire int_adp_grid_m_axis_tready;
  wire int_adp_grid_m_axis_tvalid;
  wire \m_axis_pipe_reg[0][16]_i_1__0_n_0 ;
  wire [0:0]\m_axis_pipe_reg_reg[0] ;
  wire \m_axis_pipe_reg_reg[1][16]_0 ;
  wire m_axis_tvalid_pipe_reg18_out;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[0]_1 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1_n_0;
  wire m_drop_frame_reg_reg_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1__0_n_0;
  wire m_rst_sync1_reg;
  wire m_rst_sync2_reg;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_reg_0;
  wire mem_reg_0_1_12_16_i_1_n_0;
  wire mem_reg_0_1_12_16_n_0;
  wire mem_reg_0_1_12_16_n_1;
  wire mem_reg_0_1_12_16_n_2;
  wire mem_reg_0_1_12_16_n_3;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire [16:16]p_3_out;
  wire [1:0]rd_ptr_gray_reg__0;
  wire \rd_ptr_gray_reg_reg[0]_0 ;
  wire \rd_ptr_gray_reg_reg[1]_0 ;
  wire [1:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg[0]_0 ;
  wire \rd_ptr_gray_sync2_reg_reg[1]_0 ;
  wire \rd_ptr_reg_reg[0]_0 ;
  wire s_axil_scle_aclk;
  wire [4:0]s_axis;
  wire s_frame_reg;
  wire s_frame_reg_reg_0;
  wire s_rst_sync1_reg;
  wire s_rst_sync2_reg;
  wire s_rst_sync3_reg;
  wire shift1;
  wire [1:0]wr_ptr_gray_reg__0;
  wire \wr_ptr_gray_reg_reg[0]_0 ;
  wire \wr_ptr_gray_reg_reg[1]_0 ;
  wire [1:0]wr_ptr_gray_sync1_reg;
  wire [0:0]\wr_ptr_gray_sync1_reg_reg[0]_0 ;
  wire \wr_ptr_reg_reg[0]_0 ;
  wire [1:1]NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(drop_frame_reg_reg_0),
        .Q(drop_frame_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \m_axis_pipe_reg[0][16]_i_1__0 
       (.I0(int_adp_grid_m_axis_tready),
        .I1(int_adp_grid_m_axis_tvalid),
        .I2(p_1_in),
        .O(\m_axis_pipe_reg[0][16]_i_1__0_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][16] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][16]_i_1__0_n_0 ),
        .D(p_3_out),
        .Q(\m_axis_pipe_reg_reg[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_pipe_reg_reg[1][16]_0 ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[0]_1 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .Q(int_adp_grid_m_axis_tvalid),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1
       (.I0(int_adp_grid_m_axis_tready),
        .I1(int_adp_grid_m_axis_tvalid),
        .I2(m_drop_frame_reg_reg_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2__0
       (.I0(m_frame_reg),
        .I1(m_rst_sync3_reg),
        .I2(p_0_in),
        .I3(m_terminate_frame_reg),
        .I4(int_adp_grid_m_axis_tvalid),
        .I5(m_drop_frame_reg_reg_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1_n_0),
        .Q(m_drop_frame_reg_reg_0),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1__0
       (.I0(m_frame_reg),
        .I1(int_adp_grid_m_axis_tvalid),
        .I2(int_adp_grid_m_axis_tready),
        .I3(p_0_in),
        .I4(m_terminate_frame_reg),
        .I5(\wr_ptr_gray_sync1_reg_reg[0]_0 ),
        .O(m_frame_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_frame_reg_i_1__0_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync1_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(m_rst_sync1_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync1_reg),
        .Q(m_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync2_reg),
        .Q(m_rst_sync3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_reg_0),
        .Q(m_terminate_frame_reg),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M mem_reg_0_1_12_16
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,Q}),
        .DIA(s_axis[1:0]),
        .DIB(s_axis[3:2]),
        .DIC({1'b0,s_axis[4]}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_1_12_16_n_0,mem_reg_0_1_12_16_n_1}),
        .DOB({mem_reg_0_1_12_16_n_2,mem_reg_0_1_12_16_n_3}),
        .DOC({NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED[1],p_3_out}),
        .DOD(NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axil_scle_aclk),
        .WE(mem_reg_0_1_12_16_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_1_12_16_i_1
       (.I0(shift1),
        .I1(drop_frame_reg),
        .O(mem_reg_0_1_12_16_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000055414155)) 
    mem_reg_0_1_12_16_i_7
       (.I0(s_rst_sync3_reg),
        .I1(wr_ptr_gray_reg__0[0]),
        .I2(\rd_ptr_gray_sync2_reg_reg[0]_0 ),
        .I3(wr_ptr_gray_reg__0[1]),
        .I4(\rd_ptr_gray_sync2_reg_reg[1]_0 ),
        .I5(empty_reg_reg),
        .O(shift1));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg[0]_0 ),
        .Q(rd_ptr_gray_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg[1]_0 ),
        .Q(rd_ptr_gray_reg__0[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg__0[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg__0[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg[0]_0 ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF700)) 
    \rd_ptr_reg[0]_i_2 
       (.I0(p_1_in),
        .I1(int_adp_grid_m_axis_tvalid),
        .I2(int_adp_grid_m_axis_tready),
        .I3(m_axis_tvalid_pipe_reg18_out),
        .O(\m_axis_tvalid_pipe_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0110111111110110)) 
    \rd_ptr_reg[0]_i_3 
       (.I0(m_rst_sync3_reg),
        .I1(m_drop_frame_reg_reg_0),
        .I2(g[1]),
        .I3(rd_ptr_gray_reg__0[1]),
        .I4(g[0]),
        .I5(rd_ptr_gray_reg__0[0]),
        .O(m_axis_tvalid_pipe_reg18_out));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_reg_reg[0]_0 ),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_frame_reg_reg_0),
        .Q(s_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync2_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_rst_sync1_reg),
        .Q(s_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync3_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_rst_sync2_reg),
        .Q(s_rst_sync3_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg[0]_0 ),
        .Q(wr_ptr_gray_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg[1]_0 ),
        .Q(wr_ptr_gray_reg__0[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg__0[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg__0[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(\wr_ptr_gray_sync1_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_reg_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo__parameterized0_1
   (Q,
    ADDRA,
    int_adp_scle_m_axis_tvalid,
    m_terminate_frame_reg,
    s_frame_reg,
    drop_frame_reg,
    p_0_in,
    wr_ptr_gray_reg__0,
    rd_ptr_gray_reg__0,
    p_1_in,
    shift1,
    \rd_ptr_gray_sync2_reg_reg[0]_0 ,
    \rd_ptr_gray_sync2_reg_reg[1]_0 ,
    \m_axis_pipe_reg_reg[0] ,
    m_drop_frame_reg_reg_0,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    \wr_ptr_reg_reg[0]_0 ,
    s_axil_scle_aclk,
    \rd_ptr_reg_reg[0]_0 ,
    core_clk,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_1 ,
    m_terminate_frame_reg_reg_0,
    s_frame_reg_reg_0,
    drop_frame_reg_reg_0,
    \m_axis_pipe_reg_reg[1][16]_0 ,
    \wr_ptr_gray_reg_reg[0]_0 ,
    \rd_ptr_gray_reg_reg[0]_0 ,
    \wr_ptr_gray_reg_reg[1]_0 ,
    \rd_ptr_gray_reg_reg[1]_0 ,
    \m_axis_tvalid_pipe_reg_reg[0]_1 ,
    s_rst_sync3_reg,
    empty_reg,
    s_axis,
    int_adp_scle_m_axis_tready,
    m_rst_sync3_reg);
  output [0:0]Q;
  output [0:0]ADDRA;
  output int_adp_scle_m_axis_tvalid;
  output m_terminate_frame_reg;
  output s_frame_reg;
  output drop_frame_reg;
  output p_0_in;
  output [1:0]wr_ptr_gray_reg__0;
  output [1:0]rd_ptr_gray_reg__0;
  output [0:0]p_1_in;
  output shift1;
  output \rd_ptr_gray_sync2_reg_reg[0]_0 ;
  output \rd_ptr_gray_sync2_reg_reg[1]_0 ;
  output [0:0]\m_axis_pipe_reg_reg[0] ;
  output m_drop_frame_reg_reg_0;
  output \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  input \wr_ptr_reg_reg[0]_0 ;
  input s_axil_scle_aclk;
  input \rd_ptr_reg_reg[0]_0 ;
  input core_clk;
  input [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  input \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  input m_terminate_frame_reg_reg_0;
  input s_frame_reg_reg_0;
  input drop_frame_reg_reg_0;
  input \m_axis_pipe_reg_reg[1][16]_0 ;
  input \wr_ptr_gray_reg_reg[0]_0 ;
  input \rd_ptr_gray_reg_reg[0]_0 ;
  input \wr_ptr_gray_reg_reg[1]_0 ;
  input \rd_ptr_gray_reg_reg[1]_0 ;
  input \m_axis_tvalid_pipe_reg_reg[0]_1 ;
  input s_rst_sync3_reg;
  input empty_reg;
  input [4:0]s_axis;
  input int_adp_scle_m_axis_tready;
  input m_rst_sync3_reg;

  wire [0:0]ADDRA;
  wire [0:0]Q;
  wire core_clk;
  wire drop_frame_reg;
  wire drop_frame_reg_reg_0;
  wire empty_reg;
  wire [1:0]g;
  wire int_adp_scle_m_axis_tready;
  wire int_adp_scle_m_axis_tvalid;
  wire \m_axis_pipe_reg[0][16]_i_1__1_n_0 ;
  wire [0:0]\m_axis_pipe_reg_reg[0] ;
  wire \m_axis_pipe_reg_reg[1][16]_0 ;
  wire m_axis_tvalid_pipe_reg18_out;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[0]_1 ;
  wire [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1__0_n_0;
  wire m_drop_frame_reg_reg_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1__1_n_0;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_reg_0;
  wire mem_reg_0_1_12_16_i_1__0_n_0;
  wire mem_reg_0_1_12_16_n_0;
  wire mem_reg_0_1_12_16_n_1;
  wire mem_reg_0_1_12_16_n_2;
  wire mem_reg_0_1_12_16_n_3;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire [16:16]p_3_out;
  wire [1:0]rd_ptr_gray_reg__0;
  wire \rd_ptr_gray_reg_reg[0]_0 ;
  wire \rd_ptr_gray_reg_reg[1]_0 ;
  wire [1:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg[0]_0 ;
  wire \rd_ptr_gray_sync2_reg_reg[1]_0 ;
  wire \rd_ptr_reg_reg[0]_0 ;
  wire s_axil_scle_aclk;
  wire [4:0]s_axis;
  wire s_frame_reg;
  wire s_frame_reg_reg_0;
  wire s_rst_sync3_reg;
  wire shift1;
  wire [1:0]wr_ptr_gray_reg__0;
  wire \wr_ptr_gray_reg_reg[0]_0 ;
  wire \wr_ptr_gray_reg_reg[1]_0 ;
  wire [1:0]wr_ptr_gray_sync1_reg;
  wire \wr_ptr_reg_reg[0]_0 ;
  wire [1:1]NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(drop_frame_reg_reg_0),
        .Q(drop_frame_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \m_axis_pipe_reg[0][16]_i_1__1 
       (.I0(int_adp_scle_m_axis_tready),
        .I1(int_adp_scle_m_axis_tvalid),
        .I2(p_1_in),
        .O(\m_axis_pipe_reg[0][16]_i_1__1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][16] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][16]_i_1__1_n_0 ),
        .D(p_3_out),
        .Q(\m_axis_pipe_reg_reg[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][16] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_pipe_reg_reg[1][16]_0 ),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[0]_1 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[1]_1 ),
        .Q(int_adp_scle_m_axis_tvalid),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1__0
       (.I0(int_adp_scle_m_axis_tready),
        .I1(int_adp_scle_m_axis_tvalid),
        .I2(m_drop_frame_reg_reg_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2__1
       (.I0(m_frame_reg),
        .I1(m_rst_sync3_reg),
        .I2(p_0_in),
        .I3(m_terminate_frame_reg),
        .I4(int_adp_scle_m_axis_tvalid),
        .I5(m_drop_frame_reg_reg_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1__0_n_0),
        .Q(m_drop_frame_reg_reg_0),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1__1
       (.I0(m_frame_reg),
        .I1(int_adp_scle_m_axis_tvalid),
        .I2(int_adp_scle_m_axis_tready),
        .I3(p_0_in),
        .I4(m_terminate_frame_reg),
        .I5(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(m_frame_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_frame_reg_i_1__1_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_reg_0),
        .Q(m_terminate_frame_reg),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "34" *) 
  (* RTL_RAM_NAME = "mem_reg_0_1_12_16" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "16" *) 
  RAM32M mem_reg_0_1_12_16
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRA}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,Q}),
        .DIA(s_axis[1:0]),
        .DIB(s_axis[3:2]),
        .DIC({1'b0,s_axis[4]}),
        .DID({1'b0,1'b0}),
        .DOA({mem_reg_0_1_12_16_n_0,mem_reg_0_1_12_16_n_1}),
        .DOB({mem_reg_0_1_12_16_n_2,mem_reg_0_1_12_16_n_3}),
        .DOC({NLW_mem_reg_0_1_12_16_DOC_UNCONNECTED[1],p_3_out}),
        .DOD(NLW_mem_reg_0_1_12_16_DOD_UNCONNECTED[1:0]),
        .WCLK(s_axil_scle_aclk),
        .WE(mem_reg_0_1_12_16_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_1_12_16_i_1__0
       (.I0(shift1),
        .I1(drop_frame_reg),
        .O(mem_reg_0_1_12_16_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000055414155)) 
    mem_reg_0_1_12_16_i_7__0
       (.I0(s_rst_sync3_reg),
        .I1(wr_ptr_gray_reg__0[0]),
        .I2(\rd_ptr_gray_sync2_reg_reg[0]_0 ),
        .I3(wr_ptr_gray_reg__0[1]),
        .I4(\rd_ptr_gray_sync2_reg_reg[1]_0 ),
        .I5(empty_reg),
        .O(shift1));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg[0]_0 ),
        .Q(rd_ptr_gray_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg[1]_0 ),
        .Q(rd_ptr_gray_reg__0[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg__0[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg__0[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg[0]_0 ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg[1]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF700)) 
    \rd_ptr_reg[0]_i_2__0 
       (.I0(p_1_in),
        .I1(int_adp_scle_m_axis_tvalid),
        .I2(int_adp_scle_m_axis_tready),
        .I3(m_axis_tvalid_pipe_reg18_out),
        .O(\m_axis_tvalid_pipe_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0110111111110110)) 
    \rd_ptr_reg[0]_i_3__0 
       (.I0(m_rst_sync3_reg),
        .I1(m_drop_frame_reg_reg_0),
        .I2(g[1]),
        .I3(rd_ptr_gray_reg__0[1]),
        .I4(g[0]),
        .I5(rd_ptr_gray_reg__0[0]),
        .O(m_axis_tvalid_pipe_reg18_out));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_reg_reg[0]_0 ),
        .Q(ADDRA),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_frame_reg_reg_0),
        .Q(s_frame_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg[0]_0 ),
        .Q(wr_ptr_gray_reg__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg_reg[1]_0 ),
        .Q(wr_ptr_gray_reg__0[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg__0[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg__0[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\wr_ptr_reg_reg[0]_0 ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo__parameterized1
   (s_rst_sync1_reg,
    m_rst_sync3_reg_reg_0,
    s_rst_sync3_reg_reg_0,
    \m_axis_pipe_reg_reg[1][72]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_terminate_frame_reg_reg_0,
    int_adp_wght_m_axis_tlast,
    s_axis_wght_tready,
    core_clk,
    Q,
    dma_clk,
    dma_rst,
    s_axis_wght_tlast,
    s_axis,
    E,
    s_axis_tready,
    s_axis_wght_tvalid);
  output s_rst_sync1_reg;
  output m_rst_sync3_reg_reg_0;
  output s_rst_sync3_reg_reg_0;
  output [68:0]\m_axis_pipe_reg_reg[1][72]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output m_terminate_frame_reg_reg_0;
  output int_adp_wght_m_axis_tlast;
  output s_axis_wght_tready;
  input core_clk;
  input [0:0]Q;
  input dma_clk;
  input dma_rst;
  input s_axis_wght_tlast;
  input [71:0]s_axis;
  input [0:0]E;
  input s_axis_tready;
  input s_axis_wght_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire dma_clk;
  wire dma_rst;
  wire drop_frame_reg;
  wire drop_frame_reg_i_1__2_n_0;
  wire [1:0]g;
  wire int_adp_wght_m_axis_tlast;
  wire \m_axis_pipe_reg[0][72]_i_1_n_0 ;
  wire [72:0]\m_axis_pipe_reg_reg[0]_15 ;
  wire [68:0]\m_axis_pipe_reg_reg[1][72]_0 ;
  wire m_axis_tvalid_pipe_reg18_out;
  wire \m_axis_tvalid_pipe_reg[0]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg[1]_i_1_n_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1_n_0;
  wire m_drop_frame_reg_reg_n_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1__2_n_0;
  wire m_rst_sync1_reg;
  wire m_rst_sync2_reg;
  wire m_rst_sync3_reg_reg_0;
  wire m_terminate_frame_reg_i_1_n_0;
  wire m_terminate_frame_reg_reg_0;
  wire mem_reg_0_1_0_5_i_1_n_0;
  wire mem_reg_0_1_66_71_n_2;
  wire mem_reg_0_1_66_71_n_3;
  wire mem_reg_0_1_66_71_n_4;
  wire mem_reg_0_1_66_71_n_5;
  wire overflow_reg1;
  wire [1:1]p_1_in;
  wire [72:0]p_3_out;
  wire [1:0]rd_ptr_gray_reg;
  wire \rd_ptr_gray_reg[0]_i_1__2_n_0 ;
  wire \rd_ptr_gray_reg[1]_i_1__0__0_n_0 ;
  wire [1:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[1] ;
  wire [0:0]rd_ptr_reg;
  wire \rd_ptr_reg[0]_i_1__0__0_n_0 ;
  wire rd_ptr_reg__0;
  wire [71:0]s_axis;
  wire s_axis_tready;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire s_frame_reg;
  wire s_frame_reg_i_1__2_n_0;
  wire s_rst_sync1_reg;
  wire s_rst_sync2_reg;
  wire s_rst_sync3_reg_reg_0;
  wire [0:0]wr_ptr_commit_reg;
  wire [1:0]wr_ptr_gray_reg;
  wire \wr_ptr_gray_reg[0]_i_1__0_n_0 ;
  wire \wr_ptr_gray_reg[1]_i_1__0_n_0 ;
  wire [1:0]wr_ptr_gray_sync1_reg;
  wire \wr_ptr_reg[0]_i_1__0_n_0 ;
  wire [1:0]NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_1_72_72_SPO_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h3222FAEA)) 
    drop_frame_reg_i_1__2
       (.I0(drop_frame_reg),
        .I1(overflow_reg1),
        .I2(s_rst_sync3_reg_reg_0),
        .I3(s_frame_reg),
        .I4(s_axis_wght_tlast),
        .O(drop_frame_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(drop_frame_reg_i_1__2_n_0),
        .Q(drop_frame_reg),
        .R(dma_rst));
  LUT3 #(
    .INIT(8'hBF)) 
    \m_axis_pipe_reg[0][72]_i_1 
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .O(\m_axis_pipe_reg[0][72]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][0] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[0]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][10] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[10]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][11] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[11]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][12] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[12]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][13] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[13]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][14] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[14]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][15] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[15]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][16] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[16]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][17] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[17]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][18] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[18]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][19] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[19]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][1] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[1]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][20] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[20]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][21] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[21]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][22] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[22]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][23] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[23]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][24] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[24]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][25] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[25]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][26] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[26]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][27] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[27]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][28] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[28]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][29] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[29]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][2] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[2]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][30] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[30]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][31] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[31]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][32] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[32]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][33] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[33]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][34] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[34]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][35] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[35]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][36] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[36]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][37] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[37]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][38] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[38]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][39] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[39]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][3] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[3]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][40] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[40]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][41] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[41]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][42] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[42]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][43] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[43]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][44] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[44]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][45] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[45]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][46] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[46]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][47] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[47]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][48] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[48]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][49] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[49]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][4] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[4]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][50] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[50]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][51] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[51]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][52] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[52]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][53] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[53]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][54] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[54]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][55] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[55]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][56] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[56]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][57] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[57]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][58] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[58]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][59] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[59]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][5] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[5]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][60] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[60]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][61] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[61]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][62] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[62]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][63] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[63]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][64] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[64]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][65] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[65]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][66] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[66]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][67] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[67]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][6] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[6]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][72] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[72]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [72]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][7] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[7]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][8] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[8]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][9] 
       (.C(core_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1_n_0 ),
        .D(p_3_out[9]),
        .Q(\m_axis_pipe_reg_reg[0]_15 [9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][0] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [0]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][10] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [10]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][11] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [11]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][12] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [12]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][13] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [13]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][14] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [14]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][15] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [15]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][16] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [16]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][17] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [17]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][18] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [18]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][19] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [19]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][1] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [1]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][20] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [20]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][21] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [21]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][22] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [22]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][23] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [23]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][24] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [24]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][25] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [25]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][26] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [26]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][27] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [27]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][28] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [28]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][29] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [29]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][2] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [2]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][30] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [30]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][31] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [31]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][32] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [32]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][33] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [33]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][34] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [34]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][35] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [35]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][36] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [36]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][37] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [37]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][38] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [38]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][39] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [39]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][3] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [3]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][40] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [40]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][41] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [41]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][42] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [42]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][43] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [43]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][44] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [44]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][45] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [45]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][46] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [46]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][47] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [47]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][48] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [48]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][49] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [49]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][4] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [4]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][50] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [50]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][51] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [51]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][52] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [52]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][53] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [53]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][54] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [54]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][55] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [55]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][56] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [56]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][57] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [57]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][58] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [58]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][59] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [59]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][5] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [5]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][60] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [60]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][61] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [61]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][62] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [62]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][63] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [63]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][64] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [64]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][65] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [65]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][66] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [66]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][67] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [67]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][6] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [6]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][72] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [72]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][7] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [7]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][8] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [8]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][9] 
       (.C(core_clk),
        .CE(E),
        .D(\m_axis_pipe_reg_reg[0]_15 [9]),
        .Q(\m_axis_pipe_reg_reg[1][72]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000FF40)) 
    \m_axis_tvalid_pipe_reg[0]_i_1 
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .I3(rd_ptr_reg__0),
        .I4(m_rst_sync3_reg_reg_0),
        .I5(Q),
        .O(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFBA)) 
    \m_axis_tvalid_pipe_reg[1]_i_1 
       (.I0(p_1_in),
        .I1(s_axis_tready),
        .I2(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I3(m_drop_frame_reg_reg_n_0),
        .O(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[0]_i_1_n_0 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg[1]_i_1_n_0 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1
       (.I0(s_axis_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_drop_frame_reg_reg_n_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2__2
       (.I0(m_frame_reg),
        .I1(m_rst_sync3_reg_reg_0),
        .I2(\m_axis_pipe_reg_reg[1][72]_0 [68]),
        .I3(m_terminate_frame_reg_reg_0),
        .I4(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I5(m_drop_frame_reg_reg_n_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1_n_0),
        .Q(m_drop_frame_reg_reg_n_0),
        .R(Q));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1__2
       (.I0(m_frame_reg),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(s_axis_tready),
        .I3(\m_axis_pipe_reg_reg[1][72]_0 [68]),
        .I4(m_terminate_frame_reg_reg_0),
        .I5(Q),
        .O(m_frame_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_frame_reg_i_1__2_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    m_rst_sync1_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(dma_rst),
        .Q(m_rst_sync1_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync2_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync1_reg),
        .Q(m_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    m_rst_sync3_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_rst_sync2_reg),
        .Q(m_rst_sync3_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hCFC4)) 
    m_terminate_frame_reg_i_1
       (.I0(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I1(m_drop_frame_reg_reg_n_0),
        .I2(s_axis_tready),
        .I3(m_terminate_frame_reg_reg_0),
        .O(m_terminate_frame_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_i_1_n_0),
        .Q(m_terminate_frame_reg_reg_0),
        .R(Q));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M mem_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[1:0]),
        .DIB(s_axis[3:2]),
        .DIC(s_axis[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[1:0]),
        .DOB(p_3_out[3:2]),
        .DOC(p_3_out[5:4]),
        .DOD(NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_1_0_5_i_1
       (.I0(overflow_reg1),
        .I1(drop_frame_reg),
        .O(mem_reg_0_1_0_5_i_1_n_0));
  LUT6 #(
    .INIT(64'h5541415500000000)) 
    mem_reg_0_1_0_5_i_2
       (.I0(s_rst_sync3_reg_reg_0),
        .I1(wr_ptr_gray_reg[0]),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I3(wr_ptr_gray_reg[1]),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I5(s_axis_wght_tvalid),
        .O(overflow_reg1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[13:12]),
        .DIB(s_axis[15:14]),
        .DIC(s_axis[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[13:12]),
        .DOB(p_3_out[15:14]),
        .DOC(p_3_out[17:16]),
        .DOD(NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M mem_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[19:18]),
        .DIB(s_axis[21:20]),
        .DIC(s_axis[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[19:18]),
        .DOB(p_3_out[21:20]),
        .DOC(p_3_out[23:22]),
        .DOD(NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M mem_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[25:24]),
        .DIB(s_axis[27:26]),
        .DIC(s_axis[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[25:24]),
        .DOB(p_3_out[27:26]),
        .DOC(p_3_out[29:28]),
        .DOD(NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M mem_reg_0_1_30_35
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[31:30]),
        .DIB(s_axis[33:32]),
        .DIC(s_axis[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[31:30]),
        .DOB(p_3_out[33:32]),
        .DOC(p_3_out[35:34]),
        .DOD(NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M mem_reg_0_1_36_41
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[37:36]),
        .DIB(s_axis[39:38]),
        .DIC(s_axis[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[37:36]),
        .DOB(p_3_out[39:38]),
        .DOC(p_3_out[41:40]),
        .DOD(NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M mem_reg_0_1_42_47
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[43:42]),
        .DIB(s_axis[45:44]),
        .DIC(s_axis[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[43:42]),
        .DOB(p_3_out[45:44]),
        .DOC(p_3_out[47:46]),
        .DOD(NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M mem_reg_0_1_48_53
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[49:48]),
        .DIB(s_axis[51:50]),
        .DIC(s_axis[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[49:48]),
        .DOB(p_3_out[51:50]),
        .DOC(p_3_out[53:52]),
        .DOD(NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M mem_reg_0_1_54_59
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[55:54]),
        .DIB(s_axis[57:56]),
        .DIC(s_axis[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[55:54]),
        .DOB(p_3_out[57:56]),
        .DOC(p_3_out[59:58]),
        .DOD(NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M mem_reg_0_1_60_65
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[61:60]),
        .DIB(s_axis[63:62]),
        .DIC(s_axis[65:64]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[61:60]),
        .DOB(p_3_out[63:62]),
        .DOC(p_3_out[65:64]),
        .DOD(NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M mem_reg_0_1_66_71
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[67:66]),
        .DIB(s_axis[69:68]),
        .DIC(s_axis[71:70]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[67:66]),
        .DOB({mem_reg_0_1_66_71_n_2,mem_reg_0_1_66_71_n_3}),
        .DOC({mem_reg_0_1_66_71_n_4,mem_reg_0_1_66_71_n_5}),
        .DOD(NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M mem_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,rd_ptr_reg}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[7:6]),
        .DIB(s_axis[9:8]),
        .DIC(s_axis[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[7:6]),
        .DOB(p_3_out[9:8]),
        .DOC(p_3_out[11:10]),
        .DOD(NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "146" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_wght_inst/fifo_inst/mem_reg_0_1_72_72" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "72" *) 
  RAM32X1D mem_reg_0_1_72_72
       (.A0(wr_ptr_commit_reg),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(s_axis_wght_tlast),
        .DPO(p_3_out[72]),
        .DPRA0(rd_ptr_reg),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_1_72_72_SPO_UNCONNECTED),
        .WCLK(dma_clk),
        .WE(mem_reg_0_1_0_5_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000002E)) 
    \rd_ptr_gray_reg[0]_i_1__2 
       (.I0(rd_ptr_gray_reg[0]),
        .I1(rd_ptr_reg__0),
        .I2(rd_ptr_gray_reg[1]),
        .I3(m_rst_sync3_reg_reg_0),
        .I4(Q),
        .O(\rd_ptr_gray_reg[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h0000006A)) 
    \rd_ptr_gray_reg[1]_i_1__0__0 
       (.I0(rd_ptr_gray_reg[1]),
        .I1(rd_ptr_reg__0),
        .I2(rd_ptr_reg),
        .I3(m_rst_sync3_reg_reg_0),
        .I4(Q),
        .O(\rd_ptr_gray_reg[1]_i_1__0__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg[0]_i_1__2_n_0 ),
        .Q(rd_ptr_gray_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg[1]_i_1__0__0_n_0 ),
        .Q(rd_ptr_gray_reg[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_reg[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .R(dma_rst));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h0006)) 
    \rd_ptr_reg[0]_i_1__0__0 
       (.I0(rd_ptr_reg),
        .I1(rd_ptr_reg__0),
        .I2(m_rst_sync3_reg_reg_0),
        .I3(Q),
        .O(\rd_ptr_reg[0]_i_1__0__0_n_0 ));
  LUT4 #(
    .INIT(16'hF700)) 
    \rd_ptr_reg[0]_i_2__1 
       (.I0(p_1_in),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(s_axis_tready),
        .I3(m_axis_tvalid_pipe_reg18_out),
        .O(rd_ptr_reg__0));
  LUT6 #(
    .INIT(64'h0110111111110110)) 
    \rd_ptr_reg[0]_i_3__1 
       (.I0(m_rst_sync3_reg_reg_0),
        .I1(m_drop_frame_reg_reg_n_0),
        .I2(g[1]),
        .I3(rd_ptr_gray_reg[1]),
        .I4(g[0]),
        .I5(rd_ptr_gray_reg[0]),
        .O(m_axis_tvalid_pipe_reg18_out));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\rd_ptr_reg[0]_i_1__0__0_n_0 ),
        .Q(rd_ptr_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F99F)) 
    s_axis_wght_tready_INST_0
       (.I0(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I1(wr_ptr_gray_reg[1]),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I3(wr_ptr_gray_reg[0]),
        .I4(s_rst_sync3_reg_reg_0),
        .O(s_axis_wght_tready));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h74)) 
    s_frame_reg_i_1__2
       (.I0(s_axis_wght_tlast),
        .I1(overflow_reg1),
        .I2(s_frame_reg),
        .O(s_frame_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(s_frame_reg_i_1__2_n_0),
        .Q(s_frame_reg),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    s_rst_sync1_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(Q),
        .Q(s_rst_sync1_reg));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync2_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(s_rst_sync1_reg),
        .Q(s_rst_sync2_reg),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    s_rst_sync3_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(s_rst_sync2_reg),
        .Q(s_rst_sync3_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'hE)) 
    temp_m_axis_tlast_reg_i_1__8
       (.I0(\m_axis_pipe_reg_reg[1][72]_0 [68]),
        .I1(m_terminate_frame_reg_reg_0),
        .O(int_adp_wght_m_axis_tlast));
  LUT6 #(
    .INIT(64'h000000000000D0F2)) 
    \wr_ptr_gray_reg[0]_i_1__0 
       (.I0(overflow_reg1),
        .I1(drop_frame_reg),
        .I2(wr_ptr_gray_reg[0]),
        .I3(wr_ptr_gray_reg[1]),
        .I4(s_rst_sync3_reg_reg_0),
        .I5(dma_rst),
        .O(\wr_ptr_gray_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000D2F0)) 
    \wr_ptr_gray_reg[1]_i_1__0 
       (.I0(overflow_reg1),
        .I1(drop_frame_reg),
        .I2(wr_ptr_gray_reg[1]),
        .I3(wr_ptr_commit_reg),
        .I4(s_rst_sync3_reg_reg_0),
        .I5(dma_rst),
        .O(\wr_ptr_gray_reg[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg[0]_i_1__0_n_0 ),
        .Q(wr_ptr_gray_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg[1]_i_1__0_n_0 ),
        .Q(wr_ptr_gray_reg[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(Q));
  LUT5 #(
    .INIT(32'h000000D2)) 
    \wr_ptr_reg[0]_i_1__0 
       (.I0(overflow_reg1),
        .I1(drop_frame_reg),
        .I2(wr_ptr_commit_reg),
        .I3(s_rst_sync3_reg_reg_0),
        .I4(dma_rst),
        .O(\wr_ptr_reg[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\wr_ptr_reg[0]_i_1__0_n_0 ),
        .Q(wr_ptr_commit_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo__parameterized2
   (ADDRC,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_terminate_frame_reg_reg_0,
    s_frame_reg,
    drop_frame_reg_reg_0,
    D,
    p_1_in,
    m_rst_sync3_reg_reg,
    m_rst_sync3_reg_reg_0,
    \m_axis_pipe_reg_reg[1][71]_0 ,
    m_drop_frame_reg_reg_0,
    m_axis_rslt_tlast,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    core_clk,
    pre_fifo_axis_tlast,
    \rd_ptr_reg_reg[0]_0 ,
    dma_clk,
    dma_rst,
    \m_axis_tvalid_pipe_reg_reg[1]_1 ,
    m_terminate_frame_reg_reg_1,
    Q,
    s_frame_reg_reg_0,
    drop_frame_reg_reg_1,
    \rd_ptr_gray_reg_reg[0]_0 ,
    \rd_ptr_gray_reg_reg[1]_0 ,
    \m_axis_tvalid_pipe_reg_reg[0]_1 ,
    m_axis_rslt_tready,
    m_rst_sync3_reg,
    pre_fifo_axis_tvalid,
    s_axis,
    s_rst_sync3_reg);
  output [0:0]ADDRC;
  output \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output m_terminate_frame_reg_reg_0;
  output s_frame_reg;
  output drop_frame_reg_reg_0;
  output [1:0]D;
  output [0:0]p_1_in;
  output m_rst_sync3_reg_reg;
  output m_rst_sync3_reg_reg_0;
  output [71:0]\m_axis_pipe_reg_reg[1][71]_0 ;
  output m_drop_frame_reg_reg_0;
  output m_axis_rslt_tlast;
  output \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  input core_clk;
  input pre_fifo_axis_tlast;
  input \rd_ptr_reg_reg[0]_0 ;
  input dma_clk;
  input dma_rst;
  input \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  input m_terminate_frame_reg_reg_1;
  input [0:0]Q;
  input s_frame_reg_reg_0;
  input drop_frame_reg_reg_1;
  input \rd_ptr_gray_reg_reg[0]_0 ;
  input \rd_ptr_gray_reg_reg[1]_0 ;
  input \m_axis_tvalid_pipe_reg_reg[0]_1 ;
  input m_axis_rslt_tready;
  input m_rst_sync3_reg;
  input pre_fifo_axis_tvalid;
  input [67:0]s_axis;
  input s_rst_sync3_reg;

  wire [0:0]ADDRC;
  wire [1:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire dma_clk;
  wire dma_rst;
  wire drop_frame_reg_reg_0;
  wire drop_frame_reg_reg_1;
  wire [1:0]g;
  wire \m_axis_pipe_reg[0][72]_i_1__0_n_0 ;
  wire \m_axis_pipe_reg[1][63]_i_1_n_0 ;
  wire [72:0]\m_axis_pipe_reg_reg[0]_3 ;
  wire [71:0]\m_axis_pipe_reg_reg[1][71]_0 ;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire m_axis_tvalid_pipe_reg18_out;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[0]_1 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  wire m_drop_frame_reg;
  wire m_drop_frame_reg_i_1__0_n_0;
  wire m_drop_frame_reg_reg_0;
  wire m_frame_reg;
  wire m_frame_reg_i_1__3_n_0;
  wire m_rst_sync3_reg;
  wire m_rst_sync3_reg_reg;
  wire m_rst_sync3_reg_reg_0;
  wire m_terminate_frame_reg_reg_0;
  wire m_terminate_frame_reg_reg_1;
  wire mem_reg_0_1_0_5_i_1__0_n_0;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire [72:0]p_3_out;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire \rd_ptr_gray_reg_reg[0]_0 ;
  wire \rd_ptr_gray_reg_reg[1]_0 ;
  wire [1:0]rd_ptr_gray_sync1_reg;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[0] ;
  wire \rd_ptr_gray_sync2_reg_reg_n_0_[1] ;
  wire \rd_ptr_reg_reg[0]_0 ;
  wire [67:0]s_axis;
  wire s_frame_reg;
  wire s_frame_reg_reg_0;
  wire s_rst_sync3_reg;
  wire [0:0]wr_ptr_commit_reg;
  wire [1:0]wr_ptr_gray_reg;
  wire \wr_ptr_gray_reg[0]_i_1__1_n_0 ;
  wire \wr_ptr_gray_reg[1]_i_1__1_n_0 ;
  wire [1:0]wr_ptr_gray_sync1_reg;
  wire \wr_ptr_reg[0]_i_1__1_n_0 ;
  wire [1:0]NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED;
  wire [1:0]NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED;
  wire NLW_mem_reg_0_1_72_73_SPO_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    drop_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(drop_frame_reg_reg_1),
        .Q(drop_frame_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'hBF)) 
    \m_axis_pipe_reg[0][72]_i_1__0 
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(p_1_in),
        .O(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \m_axis_pipe_reg[1][63]_i_1 
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .O(\m_axis_pipe_reg[1][63]_i_1_n_0 ));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][0] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[0]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][10] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[10]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][11] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[11]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][12] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[12]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][13] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[13]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][14] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[14]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][15] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[15]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][16] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[16]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][17] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[17]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][18] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[18]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][19] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[19]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][1] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[1]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][20] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[20]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][21] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[21]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][22] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[22]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][23] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[23]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][24] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[24]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][25] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[25]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][26] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[26]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][27] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[27]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][28] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[28]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][29] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[29]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][2] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[2]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][30] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[30]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][31] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[31]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][32] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[32]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][33] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[33]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][34] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[34]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][35] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[35]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][36] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[36]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][37] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[37]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][38] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[38]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][39] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[39]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][3] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[3]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][40] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[40]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][41] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[41]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][42] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[42]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][43] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[43]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][44] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[44]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][45] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[45]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][46] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[46]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][47] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[47]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][48] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[48]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][49] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[49]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][4] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[4]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][50] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[50]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][51] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[51]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][52] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[52]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][53] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[53]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][54] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[54]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][55] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[55]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][56] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[56]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][57] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[57]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][58] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[58]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][59] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[59]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][5] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[5]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][60] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[60]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][61] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[61]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][62] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[62]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][63] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[63]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][64] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[64]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][65] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[65]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][66] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[66]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][67] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[67]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][68] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[68]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][69] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[69]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [69]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][6] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[6]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][70] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[70]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [70]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][71] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[71]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [71]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][72] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[72]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [72]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][7] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[7]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][8] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[8]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[0][9] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[0][72]_i_1__0_n_0 ),
        .D(p_3_out[9]),
        .Q(\m_axis_pipe_reg_reg[0]_3 [9]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][0] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [0]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][10] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [10]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][11] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [11]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][12] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [12]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][13] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [13]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][14] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [14]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][15] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [15]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][16] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [16]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][17] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [17]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][18] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [18]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][19] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [19]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][1] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [1]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][20] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [20]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][21] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [21]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][22] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [22]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][23] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [23]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][24] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [24]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][25] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [25]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][26] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [26]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][27] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [27]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][28] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [28]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][29] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [29]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][2] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [2]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][30] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [30]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][31] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [31]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][32] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [32]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][33] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [33]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][34] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [34]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][35] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [35]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][36] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [36]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][37] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [37]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][38] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [38]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][39] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [39]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][3] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [3]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][40] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [40]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][41] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [41]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][42] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [42]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][43] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [43]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][44] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [44]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][45] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [45]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][46] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [46]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][47] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [47]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][48] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [48]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][49] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [49]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][4] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [4]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][50] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [50]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][51] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [51]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][52] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [52]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][53] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [53]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][54] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [54]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][55] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [55]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][56] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [56]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][57] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [57]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][58] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [58]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][59] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [59]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][5] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [5]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][60] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [60]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][61] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [61]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][62] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [62]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][63] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [63]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][64] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [64]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [64]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][65] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [65]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [65]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][66] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [66]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [66]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][67] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [67]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [67]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][68] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [68]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [68]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][69] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [69]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [69]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][6] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [6]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][70] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [70]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [70]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][71] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [71]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [71]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][72] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [72]),
        .Q(p_0_in),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][7] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [7]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][8] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [8]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \m_axis_pipe_reg_reg[1][9] 
       (.C(dma_clk),
        .CE(\m_axis_pipe_reg[1][63]_i_1_n_0 ),
        .D(\m_axis_pipe_reg_reg[0]_3 [9]),
        .Q(\m_axis_pipe_reg_reg[1][71]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    m_axis_rslt_tlast_INST_0
       (.I0(p_0_in),
        .I1(m_terminate_frame_reg_reg_0),
        .O(m_axis_rslt_tlast));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[0]_1 ),
        .Q(p_1_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_pipe_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\m_axis_tvalid_pipe_reg_reg[1]_1 ),
        .Q(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .R(dma_rst));
  LUT4 #(
    .INIT(16'hFF40)) 
    m_drop_frame_reg_i_1__0
       (.I0(m_axis_rslt_tready),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_drop_frame_reg_reg_0),
        .I3(m_drop_frame_reg),
        .O(m_drop_frame_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000080088)) 
    m_drop_frame_reg_i_2__3
       (.I0(m_frame_reg),
        .I1(s_rst_sync3_reg),
        .I2(p_0_in),
        .I3(m_terminate_frame_reg_reg_0),
        .I4(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I5(m_drop_frame_reg_reg_0),
        .O(m_drop_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    m_drop_frame_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(m_drop_frame_reg_i_1__0_n_0),
        .Q(m_drop_frame_reg_reg_0),
        .R(dma_rst));
  LUT6 #(
    .INIT(64'h000000002E2E2EEE)) 
    m_frame_reg_i_1__3
       (.I0(m_frame_reg),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_axis_rslt_tready),
        .I3(p_0_in),
        .I4(m_terminate_frame_reg_reg_0),
        .I5(dma_rst),
        .O(m_frame_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_frame_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(m_frame_reg_i_1__3_n_0),
        .Q(m_frame_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_terminate_frame_reg_reg
       (.C(dma_clk),
        .CE(1'b1),
        .D(m_terminate_frame_reg_reg_1),
        .Q(m_terminate_frame_reg_reg_0),
        .R(dma_rst));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M mem_reg_0_1_0_5
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[1:0]),
        .DIB(s_axis[3:2]),
        .DIC(s_axis[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[1:0]),
        .DOB(p_3_out[3:2]),
        .DOC(p_3_out[5:4]),
        .DOD(NLW_mem_reg_0_1_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    mem_reg_0_1_0_5_i_1__0
       (.I0(m_rst_sync3_reg_reg),
        .I1(drop_frame_reg_reg_0),
        .O(mem_reg_0_1_0_5_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h5541415500000000)) 
    mem_reg_0_1_0_5_i_2__0
       (.I0(m_rst_sync3_reg),
        .I1(wr_ptr_gray_reg[0]),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I3(wr_ptr_gray_reg[1]),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I5(pre_fifo_axis_tvalid),
        .O(m_rst_sync3_reg_reg));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M mem_reg_0_1_12_17
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[13:12]),
        .DIB(s_axis[15:14]),
        .DIC(s_axis[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[13:12]),
        .DOB(p_3_out[15:14]),
        .DOC(p_3_out[17:16]),
        .DOD(NLW_mem_reg_0_1_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M mem_reg_0_1_18_23
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[19:18]),
        .DIB(s_axis[21:20]),
        .DIC(s_axis[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[19:18]),
        .DOB(p_3_out[21:20]),
        .DOC(p_3_out[23:22]),
        .DOD(NLW_mem_reg_0_1_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M mem_reg_0_1_24_29
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[25:24]),
        .DIB(s_axis[27:26]),
        .DIC(s_axis[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[25:24]),
        .DOB(p_3_out[27:26]),
        .DOC(p_3_out[29:28]),
        .DOD(NLW_mem_reg_0_1_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_30_35" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "35" *) 
  RAM32M mem_reg_0_1_30_35
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[31:30]),
        .DIB(s_axis[33:32]),
        .DIC(s_axis[35:34]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[31:30]),
        .DOB(p_3_out[33:32]),
        .DOC(p_3_out[35:34]),
        .DOD(NLW_mem_reg_0_1_30_35_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_36_41" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "36" *) 
  (* ram_slice_end = "41" *) 
  RAM32M mem_reg_0_1_36_41
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[37:36]),
        .DIB(s_axis[39:38]),
        .DIC(s_axis[41:40]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[37:36]),
        .DOB(p_3_out[39:38]),
        .DOC(p_3_out[41:40]),
        .DOD(NLW_mem_reg_0_1_36_41_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_42_47" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "47" *) 
  RAM32M mem_reg_0_1_42_47
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[43:42]),
        .DIB(s_axis[45:44]),
        .DIC(s_axis[47:46]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[43:42]),
        .DOB(p_3_out[45:44]),
        .DOC(p_3_out[47:46]),
        .DOD(NLW_mem_reg_0_1_42_47_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_48_53" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "48" *) 
  (* ram_slice_end = "53" *) 
  RAM32M mem_reg_0_1_48_53
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[49:48]),
        .DIB(s_axis[51:50]),
        .DIC(s_axis[53:52]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[49:48]),
        .DOB(p_3_out[51:50]),
        .DOC(p_3_out[53:52]),
        .DOD(NLW_mem_reg_0_1_48_53_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_54_59" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "54" *) 
  (* ram_slice_end = "59" *) 
  RAM32M mem_reg_0_1_54_59
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[55:54]),
        .DIB(s_axis[57:56]),
        .DIC(s_axis[59:58]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[55:54]),
        .DOB(p_3_out[57:56]),
        .DOC(p_3_out[59:58]),
        .DOD(NLW_mem_reg_0_1_54_59_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_60_65" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "60" *) 
  (* ram_slice_end = "65" *) 
  RAM32M mem_reg_0_1_60_65
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[61:60]),
        .DIB(s_axis[63:62]),
        .DIC({s_axis[64],s_axis[64]}),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[61:60]),
        .DOB(p_3_out[63:62]),
        .DOC(p_3_out[65:64]),
        .DOD(NLW_mem_reg_0_1_60_65_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_66_71" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "66" *) 
  (* ram_slice_end = "71" *) 
  RAM32M mem_reg_0_1_66_71
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA({s_axis[65],s_axis[65]}),
        .DIB({s_axis[66],s_axis[66]}),
        .DIC({s_axis[67],s_axis[67]}),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[67:66]),
        .DOB(p_3_out[69:68]),
        .DOC(p_3_out[71:70]),
        .DOD(NLW_mem_reg_0_1_66_71_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "fifo_inst/mem_reg_0_1_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M mem_reg_0_1_6_11
       (.ADDRA({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRB({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRC({1'b0,1'b0,1'b0,1'b0,ADDRC}),
        .ADDRD({1'b0,1'b0,1'b0,1'b0,wr_ptr_commit_reg}),
        .DIA(s_axis[7:6]),
        .DIB(s_axis[9:8]),
        .DIC(s_axis[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_3_out[7:6]),
        .DOB(p_3_out[9:8]),
        .DOC(p_3_out[11:10]),
        .DOD(NLW_mem_reg_0_1_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "148" *) 
  (* RTL_RAM_NAME = "inst/wrapper/axis_adp_rslt_inst/fifo_inst/mem_reg_0_1_72_73" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAM32X1D mem_reg_0_1_72_73
       (.A0(wr_ptr_commit_reg),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .A4(1'b0),
        .D(pre_fifo_axis_tlast),
        .DPO(p_3_out[72]),
        .DPRA0(ADDRC),
        .DPRA1(1'b0),
        .DPRA2(1'b0),
        .DPRA3(1'b0),
        .DPRA4(1'b0),
        .SPO(NLW_mem_reg_0_1_72_73_SPO_UNCONNECTED),
        .WCLK(core_clk),
        .WE(mem_reg_0_1_0_5_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg[0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\rd_ptr_gray_reg_reg[1]_0 ),
        .Q(D[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(rd_ptr_gray_sync1_reg[0]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync1_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(rd_ptr_gray_sync1_reg[1]),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[0]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .R(Q));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_gray_sync2_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(rd_ptr_gray_sync1_reg[1]),
        .Q(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .R(Q));
  LUT4 #(
    .INIT(16'hF700)) 
    \rd_ptr_reg[0]_i_2__2 
       (.I0(p_1_in),
        .I1(\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .I2(m_axis_rslt_tready),
        .I3(m_axis_tvalid_pipe_reg18_out),
        .O(\m_axis_tvalid_pipe_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0110111111110110)) 
    \rd_ptr_reg[0]_i_3__2 
       (.I0(s_rst_sync3_reg),
        .I1(m_drop_frame_reg_reg_0),
        .I2(g[1]),
        .I3(D[1]),
        .I4(g[0]),
        .I5(D[0]),
        .O(m_axis_tvalid_pipe_reg18_out));
  FDRE #(
    .INIT(1'b0)) 
    \rd_ptr_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(\rd_ptr_reg_reg[0]_0 ),
        .Q(ADDRC),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_frame_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_frame_reg_reg_0),
        .Q(s_frame_reg),
        .R(Q));
  LUT6 #(
    .INIT(64'h55414155FFFFFFFF)) 
    \upsize.seg_reg[1]_i_2 
       (.I0(m_rst_sync3_reg),
        .I1(wr_ptr_gray_reg[0]),
        .I2(\rd_ptr_gray_sync2_reg_reg_n_0_[0] ),
        .I3(wr_ptr_gray_reg[1]),
        .I4(\rd_ptr_gray_sync2_reg_reg_n_0_[1] ),
        .I5(pre_fifo_axis_tvalid),
        .O(m_rst_sync3_reg_reg_0));
  LUT6 #(
    .INIT(64'h000000000000D0F2)) 
    \wr_ptr_gray_reg[0]_i_1__1 
       (.I0(m_rst_sync3_reg_reg),
        .I1(drop_frame_reg_reg_0),
        .I2(wr_ptr_gray_reg[0]),
        .I3(wr_ptr_gray_reg[1]),
        .I4(m_rst_sync3_reg),
        .I5(Q),
        .O(\wr_ptr_gray_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000D2F0)) 
    \wr_ptr_gray_reg[1]_i_1__1 
       (.I0(m_rst_sync3_reg_reg),
        .I1(drop_frame_reg_reg_0),
        .I2(wr_ptr_gray_reg[1]),
        .I3(wr_ptr_commit_reg),
        .I4(m_rst_sync3_reg),
        .I5(Q),
        .O(\wr_ptr_gray_reg[1]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg[0]_i_1__1_n_0 ),
        .Q(wr_ptr_gray_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_gray_reg[1]_i_1__1_n_0 ),
        .Q(wr_ptr_gray_reg[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[0]),
        .Q(wr_ptr_gray_sync1_reg[0]),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync1_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_reg[1]),
        .Q(wr_ptr_gray_sync1_reg[1]),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[0] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[0]),
        .Q(g[0]),
        .R(dma_rst));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_gray_sync2_reg_reg[1] 
       (.C(dma_clk),
        .CE(1'b1),
        .D(wr_ptr_gray_sync1_reg[1]),
        .Q(g[1]),
        .R(dma_rst));
  LUT5 #(
    .INIT(32'h000000D2)) 
    \wr_ptr_reg[0]_i_1__1 
       (.I0(m_rst_sync3_reg_reg),
        .I1(drop_frame_reg_reg_0),
        .I2(wr_ptr_commit_reg),
        .I3(m_rst_sync3_reg),
        .I4(Q),
        .O(\wr_ptr_reg[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_ptr_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(\wr_ptr_reg[0]_i_1__1_n_0 ),
        .Q(wr_ptr_commit_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo_adapter" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo_adapter
   (s_rst_sync1_reg,
    m_rst_sync3_reg,
    s_rst_sync3_reg,
    \m_axis_pipe_reg_reg[1][72] ,
    int_adp_wght_m_axis_tvalid,
    m_terminate_frame_reg,
    int_adp_wght_m_axis_tlast,
    s_axis_wght_tready,
    core_clk,
    Q,
    dma_clk,
    dma_rst,
    s_axis_wght_tlast,
    s_axis,
    E,
    s_axis_tready,
    s_axis_wght_tvalid);
  output s_rst_sync1_reg;
  output m_rst_sync3_reg;
  output s_rst_sync3_reg;
  output [68:0]\m_axis_pipe_reg_reg[1][72] ;
  output int_adp_wght_m_axis_tvalid;
  output m_terminate_frame_reg;
  output int_adp_wght_m_axis_tlast;
  output s_axis_wght_tready;
  input core_clk;
  input [0:0]Q;
  input dma_clk;
  input dma_rst;
  input s_axis_wght_tlast;
  input [71:0]s_axis;
  input [0:0]E;
  input s_axis_tready;
  input s_axis_wght_tvalid;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire dma_clk;
  wire dma_rst;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tvalid;
  wire [68:0]\m_axis_pipe_reg_reg[1][72] ;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire [71:0]s_axis;
  wire s_axis_tready;
  wire s_axis_wght_tlast;
  wire s_axis_wght_tready;
  wire s_axis_wght_tvalid;
  wire s_rst_sync1_reg;
  wire s_rst_sync3_reg;

  design_1_KanLayerInst_0_0_axis_async_fifo__parameterized1 fifo_inst
       (.E(E),
        .Q(Q),
        .core_clk(core_clk),
        .dma_clk(dma_clk),
        .dma_rst(dma_rst),
        .int_adp_wght_m_axis_tlast(int_adp_wght_m_axis_tlast),
        .\m_axis_pipe_reg_reg[1][72]_0 (\m_axis_pipe_reg_reg[1][72] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (int_adp_wght_m_axis_tvalid),
        .m_rst_sync3_reg_reg_0(m_rst_sync3_reg),
        .m_terminate_frame_reg_reg_0(m_terminate_frame_reg),
        .s_axis(s_axis),
        .s_axis_tready(s_axis_tready),
        .s_axis_wght_tlast(s_axis_wght_tlast),
        .s_axis_wght_tready(s_axis_wght_tready),
        .s_axis_wght_tvalid(s_axis_wght_tvalid),
        .s_rst_sync1_reg(s_rst_sync1_reg),
        .s_rst_sync3_reg_reg_0(s_rst_sync3_reg));
endmodule

(* ORIG_REF_NAME = "axis_async_fifo_adapter" *) 
module design_1_KanLayerInst_0_0_axis_async_fifo_adapter__parameterized0
   (pre_fifo_axis_tlast,
    rd_ptr_reg,
    \upsize.s_axis_tlast_reg ,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    m_terminate_frame_reg,
    s_frame_reg,
    drop_frame_reg,
    D,
    p_1_in,
    \upsize.s_axis_tvalid_reg ,
    \upsize.m_axis_tvalid_reg11_out ,
    overflow_reg1,
    \m_axis_pipe_reg_reg[1][71] ,
    m_drop_frame_reg_reg,
    m_axis_rslt_tlast,
    \m_axis_tvalid_pipe_reg_reg[0] ,
    core_clk,
    Q,
    int_buf_rslt_m_axis_tlast,
    \rd_ptr_reg_reg[0] ,
    dma_clk,
    \upsize.m_axis_tlast_reg_reg ,
    dma_rst,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    m_terminate_frame_reg_reg,
    s_frame_reg_reg,
    drop_frame_reg_reg,
    \rd_ptr_gray_reg_reg[0] ,
    \rd_ptr_gray_reg_reg[1] ,
    \m_axis_tvalid_pipe_reg_reg[0]_0 ,
    int_buf_rslt_m_axis_tvalid,
    m_axis_rslt_tready,
    m_rst_sync3_reg,
    \upsize.m_axis_tdata_reg_reg[47] ,
    s_rst_sync3_reg);
  output pre_fifo_axis_tlast;
  output [0:0]rd_ptr_reg;
  output \upsize.s_axis_tlast_reg ;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output m_terminate_frame_reg;
  output s_frame_reg;
  output drop_frame_reg;
  output [1:0]D;
  output [0:0]p_1_in;
  output \upsize.s_axis_tvalid_reg ;
  output \upsize.m_axis_tvalid_reg11_out ;
  output overflow_reg1;
  output [71:0]\m_axis_pipe_reg_reg[1][71] ;
  output m_drop_frame_reg_reg;
  output m_axis_rslt_tlast;
  output \m_axis_tvalid_pipe_reg_reg[0] ;
  input core_clk;
  input [0:0]Q;
  input int_buf_rslt_m_axis_tlast;
  input \rd_ptr_reg_reg[0] ;
  input dma_clk;
  input \upsize.m_axis_tlast_reg_reg ;
  input dma_rst;
  input \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  input m_terminate_frame_reg_reg;
  input s_frame_reg_reg;
  input drop_frame_reg_reg;
  input \rd_ptr_gray_reg_reg[0] ;
  input \rd_ptr_gray_reg_reg[1] ;
  input \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  input int_buf_rslt_m_axis_tvalid;
  input m_axis_rslt_tready;
  input m_rst_sync3_reg;
  input [15:0]\upsize.m_axis_tdata_reg_reg[47] ;
  input s_rst_sync3_reg;

  wire [1:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire dma_clk;
  wire dma_rst;
  wire drop_frame_reg;
  wire drop_frame_reg_reg;
  wire int_buf_rslt_m_axis_tlast;
  wire int_buf_rslt_m_axis_tvalid;
  wire [71:0]\m_axis_pipe_reg_reg[1][71] ;
  wire m_axis_rslt_tlast;
  wire m_axis_rslt_tready;
  wire \m_axis_tvalid_pipe_reg_reg[0] ;
  wire \m_axis_tvalid_pipe_reg_reg[0]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire m_drop_frame_reg_reg;
  wire m_rst_sync3_reg;
  wire m_terminate_frame_reg;
  wire m_terminate_frame_reg_reg;
  wire overflow_reg1;
  wire [0:0]p_1_in;
  wire [63:0]pre_fifo_axis_tdata;
  wire [7:1]pre_fifo_axis_tkeep;
  wire pre_fifo_axis_tlast;
  wire pre_fifo_axis_tvalid;
  wire \rd_ptr_gray_reg_reg[0] ;
  wire \rd_ptr_gray_reg_reg[1] ;
  wire [0:0]rd_ptr_reg;
  wire \rd_ptr_reg_reg[0] ;
  wire s_frame_reg;
  wire s_frame_reg_reg;
  wire s_rst_sync3_reg;
  wire [15:0]\upsize.m_axis_tdata_reg_reg[47] ;
  wire \upsize.m_axis_tlast_reg_reg ;
  wire \upsize.m_axis_tvalid_reg11_out ;
  wire \upsize.s_axis_tlast_reg ;
  wire \upsize.s_axis_tvalid_reg ;

  design_1_KanLayerInst_0_0_axis_async_fifo__parameterized2 fifo_inst
       (.ADDRC(rd_ptr_reg),
        .D(D),
        .Q(Q),
        .core_clk(core_clk),
        .dma_clk(dma_clk),
        .dma_rst(dma_rst),
        .drop_frame_reg_reg_0(drop_frame_reg),
        .drop_frame_reg_reg_1(drop_frame_reg_reg),
        .\m_axis_pipe_reg_reg[1][71]_0 (\m_axis_pipe_reg_reg[1][71] ),
        .m_axis_rslt_tlast(m_axis_rslt_tlast),
        .m_axis_rslt_tready(m_axis_rslt_tready),
        .\m_axis_tvalid_pipe_reg_reg[0]_0 (\m_axis_tvalid_pipe_reg_reg[0] ),
        .\m_axis_tvalid_pipe_reg_reg[0]_1 (\m_axis_tvalid_pipe_reg_reg[0]_0 ),
        .\m_axis_tvalid_pipe_reg_reg[1]_0 (\m_axis_tvalid_pipe_reg_reg[1] ),
        .\m_axis_tvalid_pipe_reg_reg[1]_1 (\m_axis_tvalid_pipe_reg_reg[1]_0 ),
        .m_drop_frame_reg_reg_0(m_drop_frame_reg_reg),
        .m_rst_sync3_reg(m_rst_sync3_reg),
        .m_rst_sync3_reg_reg(overflow_reg1),
        .m_rst_sync3_reg_reg_0(\upsize.m_axis_tvalid_reg11_out ),
        .m_terminate_frame_reg_reg_0(m_terminate_frame_reg),
        .m_terminate_frame_reg_reg_1(m_terminate_frame_reg_reg),
        .p_1_in(p_1_in),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .pre_fifo_axis_tvalid(pre_fifo_axis_tvalid),
        .\rd_ptr_gray_reg_reg[0]_0 (\rd_ptr_gray_reg_reg[0] ),
        .\rd_ptr_gray_reg_reg[1]_0 (\rd_ptr_gray_reg_reg[1] ),
        .\rd_ptr_reg_reg[0]_0 (\rd_ptr_reg_reg[0] ),
        .s_axis({pre_fifo_axis_tkeep[7],pre_fifo_axis_tkeep[5],pre_fifo_axis_tkeep[3],pre_fifo_axis_tkeep[1],pre_fifo_axis_tdata}),
        .s_frame_reg(s_frame_reg),
        .s_frame_reg_reg_0(s_frame_reg_reg),
        .s_rst_sync3_reg(s_rst_sync3_reg));
  design_1_KanLayerInst_0_0_axis_adapter \upsize_pre.adapter_inst 
       (.Q(Q),
        .core_clk(core_clk),
        .int_buf_rslt_m_axis_tlast(int_buf_rslt_m_axis_tlast),
        .int_buf_rslt_m_axis_tvalid(int_buf_rslt_m_axis_tvalid),
        .pre_fifo_axis_tlast(pre_fifo_axis_tlast),
        .pre_fifo_axis_tvalid(pre_fifo_axis_tvalid),
        .s_axis({pre_fifo_axis_tkeep[7],pre_fifo_axis_tkeep[5],pre_fifo_axis_tkeep[3],pre_fifo_axis_tkeep[1],pre_fifo_axis_tdata}),
        .\upsize.m_axis_tdata_reg_reg[16]_0 (\upsize.m_axis_tvalid_reg11_out ),
        .\upsize.m_axis_tdata_reg_reg[47]_0 (\upsize.m_axis_tdata_reg_reg[47] ),
        .\upsize.m_axis_tlast_reg_reg_0 (\upsize.m_axis_tlast_reg_reg ),
        .\upsize.s_axis_tlast_reg (\upsize.s_axis_tlast_reg ),
        .\upsize.s_axis_tvalid_reg_reg_0 (\upsize.s_axis_tvalid_reg ));
endmodule

(* ORIG_REF_NAME = "axis_broadcast" *) 
module design_1_KanLayerInst_0_0_axis_broadcast
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg,
    s_axis_grid_tlast_int,
    temp_m_axis_tvalid_reg_reg_0,
    \m_axis_tvalid_reg_reg[3]_0 ,
    Q,
    core_clk,
    temp_m_axis_tvalid_reg_reg_1,
    int_adp_grid_m_axis_tvalid,
    p_0_in_10,
    m_terminate_frame_reg,
    D);
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output [0:0]s_axis_grid_tlast_int;
  output temp_m_axis_tvalid_reg_reg_0;
  output [3:0]\m_axis_tvalid_reg_reg[3]_0 ;
  input [0:0]Q;
  input core_clk;
  input temp_m_axis_tvalid_reg_reg_1;
  input int_adp_grid_m_axis_tvalid;
  input p_0_in_10;
  input m_terminate_frame_reg;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_adp_grid_m_axis_tvalid;
  wire m_axis_tlast_reg_i_1_n_0;
  wire [3:0]\m_axis_tvalid_reg_reg[3]_0 ;
  wire m_terminate_frame_reg;
  wire p_0_in_10;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT6 #(
    .INIT(64'hEEE2FFFFEEE20000)) 
    m_axis_tlast_reg_i_1
       (.I0(temp_m_axis_tlast_reg),
        .I1(s_axis_tready_reg_reg_0),
        .I2(p_0_in_10),
        .I3(m_terminate_frame_reg),
        .I4(temp_m_axis_tvalid_reg_reg_1),
        .I5(s_axis_grid_tlast_int),
        .O(m_axis_tlast_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1_n_0),
        .Q(s_axis_grid_tlast_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axis_tvalid_reg[3]_i_3 
       (.I0(temp_m_axis_tvalid_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg),
        .I2(s_axis_tready_reg_reg_0),
        .O(temp_m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [3]),
        .R(Q));
  LUT3 #(
    .INIT(8'hCD)) 
    s_axis_tready_reg_i_1
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(int_adp_grid_m_axis_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    temp_m_axis_tlast_reg_i_1
       (.I0(p_0_in_10),
        .I1(m_terminate_frame_reg),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg_reg_1),
        .I4(temp_m_axis_tlast_reg),
        .O(temp_m_axis_tlast_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tlast_reg_i_1_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hCB08)) 
    temp_m_axis_tvalid_reg_i_1
       (.I0(int_adp_grid_m_axis_tvalid),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_broadcast" *) 
module design_1_KanLayerInst_0_0_axis_broadcast_17
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg,
    s_axis_scle_tlast_int,
    temp_m_axis_tvalid_reg_reg_0,
    \m_axis_tvalid_reg_reg[3]_0 ,
    Q,
    core_clk,
    temp_m_axis_tvalid_reg_reg_1,
    int_adp_scle_m_axis_tvalid,
    p_0_in_11,
    m_terminate_frame_reg_12,
    D);
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output [0:0]s_axis_scle_tlast_int;
  output temp_m_axis_tvalid_reg_reg_0;
  output [3:0]\m_axis_tvalid_reg_reg[3]_0 ;
  input [0:0]Q;
  input core_clk;
  input temp_m_axis_tvalid_reg_reg_1;
  input int_adp_scle_m_axis_tvalid;
  input p_0_in_11;
  input m_terminate_frame_reg_12;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire int_adp_scle_m_axis_tvalid;
  wire m_axis_tlast_reg_i_1__0_n_0;
  wire [3:0]\m_axis_tvalid_reg_reg[3]_0 ;
  wire m_terminate_frame_reg_12;
  wire p_0_in_11;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__3_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__0_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;

  LUT6 #(
    .INIT(64'hEEE2FFFFEEE20000)) 
    m_axis_tlast_reg_i_1__0
       (.I0(temp_m_axis_tlast_reg),
        .I1(s_axis_tready_reg_reg_0),
        .I2(p_0_in_11),
        .I3(m_terminate_frame_reg_12),
        .I4(temp_m_axis_tvalid_reg_reg_1),
        .I5(s_axis_scle_tlast_int),
        .O(m_axis_tlast_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__0_n_0),
        .Q(s_axis_scle_tlast_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \m_axis_tvalid_reg[3]_i_3__0 
       (.I0(temp_m_axis_tvalid_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg),
        .I2(s_axis_tready_reg_reg_0),
        .O(temp_m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[0] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [0]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[1] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[2] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tvalid_reg_reg[3] 
       (.C(core_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\m_axis_tvalid_reg_reg[3]_0 [3]),
        .R(Q));
  LUT3 #(
    .INIT(8'hCD)) 
    s_axis_tready_reg_i_1__4
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(int_adp_scle_m_axis_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'hFFEF00E0)) 
    temp_m_axis_tlast_reg_i_1__3
       (.I0(p_0_in_11),
        .I1(m_terminate_frame_reg_12),
        .I2(s_axis_tready_reg_reg_0),
        .I3(temp_m_axis_tvalid_reg_reg_1),
        .I4(temp_m_axis_tlast_reg),
        .O(temp_m_axis_tlast_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tlast_reg_i_1__3_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hCB08)) 
    temp_m_axis_tvalid_reg_i_1__0
       (.I0(int_adp_scle_m_axis_tvalid),
        .I1(s_axis_tready_reg_reg_0),
        .I2(temp_m_axis_tvalid_reg_reg_1),
        .I3(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__0_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    full_reg_reg,
    E,
    \scle_size_reg_reg[4] ,
    s_axis_tready_reg_reg_1,
    m_axis_tlast_reg_reg_0,
    fsm_rst,
    s_axil_scle_aclk,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    \intra_counter_reg_reg[0] ,
    \intra_counter_reg_reg[0]_0 ,
    s_axis_tready_reg_reg_2,
    D,
    data_inter_counter_reg,
    temp_m_axis_tlast_reg_reg_0,
    Q);
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output full_reg_reg;
  output [0:0]E;
  output \scle_size_reg_reg[4] ;
  output [0:0]s_axis_tready_reg_reg_1;
  output [4:0]m_axis_tlast_reg_reg_0;
  input fsm_rst;
  input s_axil_scle_aclk;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input \intra_counter_reg_reg[0] ;
  input \intra_counter_reg_reg[0]_0 ;
  input s_axis_tready_reg_reg_2;
  input [3:0]D;
  input data_inter_counter_reg;
  input [5:0]temp_m_axis_tlast_reg_reg_0;
  input [4:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire data_inter_counter_reg;
  wire fsm_rst;
  wire full_reg_reg;
  wire \intra_counter_reg_reg[0] ;
  wire \intra_counter_reg_reg[0]_0 ;
  wire last_flag;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[12]_i_1_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2_n_0 ;
  wire m_axis_tlast_reg_i_1__11_n_0;
  wire [4:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axil_scle_aclk;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire [0:0]s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire \scle_size_reg_reg[4] ;
  wire store_axis_input_to_temp;
  wire [15:12]temp_m_axis_tdata_reg;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_3_n_0;
  wire temp_m_axis_tlast_reg_i_4_n_0;
  wire temp_m_axis_tlast_reg_i_5_n_0;
  wire [5:0]temp_m_axis_tlast_reg_reg_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\intra_counter_reg_reg[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_2 
       (.I0(loc_out_axis_tlast),
        .I1(\intra_counter_reg_reg[0]_0 ),
        .O(m_axis_tlast_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \intra_counter_reg[0]_i_1 
       (.I0(\intra_counter_reg_reg[0] ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(fsm_rst),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[12]_i_1 
       (.I0(D[0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[12]),
        .O(\m_axis_tdata_reg[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[13]_i_1 
       (.I0(D[1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[13]),
        .O(\m_axis_tdata_reg[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[14]_i_1 
       (.I0(D[2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[14]),
        .O(\m_axis_tdata_reg[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5703)) 
    \m_axis_tdata_reg[15]_i_1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\intra_counter_reg_reg[0]_0 ),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[15]_i_2 
       (.I0(D[3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[15]),
        .O(\m_axis_tdata_reg[15]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    m_axis_tlast_reg_i_1__11
       (.I0(last_flag),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1_n_0 ),
        .D(m_axis_tlast_reg_i_1__11_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(fsm_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axi_r_reg[15]_i_1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h111F1F1F)) 
    s_axis_tready_reg_i_1__10
       (.I0(\intra_counter_reg_reg[0]_0 ),
        .I1(\intra_counter_reg_reg[0] ),
        .I2(temp_m_axis_tvalid_reg),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(fsm_rst));
  LUT4 #(
    .INIT(16'hA800)) 
    \temp_m_axis_tdata_reg[15]_i_1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(\intra_counter_reg_reg[0] ),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    temp_m_axis_tlast_reg_i_1__5
       (.I0(\scle_size_reg_reg[4] ),
        .I1(data_inter_counter_reg),
        .O(last_flag));
  LUT6 #(
    .INIT(64'h0000000010000221)) 
    temp_m_axis_tlast_reg_i_2__2
       (.I0(temp_m_axis_tlast_reg_reg_0[4]),
        .I1(temp_m_axis_tlast_reg_i_3_n_0),
        .I2(Q[4]),
        .I3(temp_m_axis_tlast_reg_i_4_n_0),
        .I4(temp_m_axis_tlast_reg_reg_0[5]),
        .I5(temp_m_axis_tlast_reg_i_5_n_0),
        .O(\scle_size_reg_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFF6FF6F96FFFFF)) 
    temp_m_axis_tlast_reg_i_3
       (.I0(Q[2]),
        .I1(temp_m_axis_tlast_reg_reg_0[2]),
        .I2(temp_m_axis_tlast_reg_reg_0[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(temp_m_axis_tlast_reg_reg_0[0]),
        .O(temp_m_axis_tlast_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    temp_m_axis_tlast_reg_i_4
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(temp_m_axis_tlast_reg_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    temp_m_axis_tlast_reg_i_5
       (.I0(temp_m_axis_tlast_reg_reg_0[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(temp_m_axis_tlast_reg_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(last_flag),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_11
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg_0,
    m_axis_tvalid_reg_reg_0,
    op1,
    s_axis_tready_early_7,
    Q,
    s_axis_tready_early_1,
    core_clk,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    s_axis_tready_reg_reg_1,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_16,
    s_axis_tready_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[0]_0 );
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op1;
  output s_axis_tready_early_7;
  input [0:0]Q;
  input s_axis_tready_early_1;
  input core_clk;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tready_reg_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_16;
  input s_axis_tready_reg_reg_2;
  input [0:0]\temp_m_axis_tdata_reg_reg[0]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire m_axis_tvalid_reg_i_1__11_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_7;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire [0:0]\temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_16;
  wire temp_m_axis_tvalid_reg_i_1__13_n_0;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_10__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[8]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_11__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[7]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_12__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[6]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_13__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[5]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_14__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[4]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_15__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[3]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_16__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[2]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_17__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[1]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_18 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[0]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op1[0]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_3__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[15]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_4__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[14]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_5__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[13]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_6__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[12]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_7__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[11]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_8__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[10]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_9__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[9]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op1[9]));
  LUT6 #(
    .INIT(64'h8888F0F0FF88FF00)) 
    m_axis_tvalid_reg_i_1__11
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(s_axis_tready_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(int_axis_t_tready__0),
        .O(m_axis_tvalid_reg_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__11_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'h88FF888F)) 
    s_axis_tready_reg_i_1__15
       (.I0(s_axis_tready_reg_reg_0),
        .I1(s_axis_tready_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(temp_m_axis_tvalid_reg_16),
        .I4(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_early_7));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_1),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF008FFF00008000)) 
    temp_m_axis_tvalid_reg_i_1__13
       (.I0(s_axis_tready_reg_reg_1),
        .I1(int_aps_wght_m_axis_tvalid),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_t_tready__0),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(temp_m_axis_tvalid_reg_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__13_n_0),
        .Q(temp_m_axis_tvalid_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_14
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    err_unalligned_data_reg_reg,
    samples_in_0,
    Q,
    s_axis_tready_early,
    core_clk,
    err_unalligned_data_reg,
    \samples_out_reg[0] ,
    \samples_out_reg[0]_0 ,
    switch,
    m_axis_tvalid_reg_reg_1,
    int_axis_act_func_tvalid,
    int_axis_l_tready__0,
    int_axis_act_func_tlast);
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output err_unalligned_data_reg_reg;
  output samples_in_0;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input err_unalligned_data_reg;
  input \samples_out_reg[0] ;
  input \samples_out_reg[0]_0 ;
  input switch;
  input m_axis_tvalid_reg_reg_1;
  input [0:0]int_axis_act_func_tvalid;
  input int_axis_l_tready__0;
  input [0:0]int_axis_act_func_tlast;

  wire [0:0]Q;
  wire core_clk;
  wire err_unalligned_data_reg;
  wire err_unalligned_data_reg_reg;
  wire [0:0]int_axis_act_func_tlast;
  wire [0:0]int_axis_act_func_tvalid;
  wire int_axis_l_tready__0;
  wire m_axis_tlast_reg_i_1__10_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__8_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire samples_in_0;
  wire \samples_out_reg[0] ;
  wire \samples_out_reg[0]_0 ;
  wire switch;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__4_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__10_n_0;

  LUT6 #(
    .INIT(64'hAFAACFCFA0AAC0C0)) 
    m_axis_tlast_reg_i_1__10
       (.I0(int_axis_act_func_tlast),
        .I1(temp_m_axis_tlast_reg),
        .I2(int_axis_l_tready__0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(m_axis_tlast_reg_reg_0),
        .O(m_axis_tlast_reg_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__10_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888F0F0FF88FF00)) 
    m_axis_tvalid_reg_i_1__8
       (.I0(int_axis_act_func_tvalid),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(int_axis_l_tready__0),
        .O(m_axis_tvalid_reg_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__8_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT6 #(
    .INIT(64'hAAEAEAAA00000000)) 
    \samples_out[0]_i_1__0 
       (.I0(err_unalligned_data_reg),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\samples_out_reg[0] ),
        .I3(\samples_out_reg[0]_0 ),
        .I4(m_axis_tlast_reg_reg_0),
        .I5(switch),
        .O(samples_in_0));
  LUT6 #(
    .INIT(64'h00000000AAEAEAAA)) 
    \samples_out[1]_i_1 
       (.I0(err_unalligned_data_reg),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\samples_out_reg[0] ),
        .I3(\samples_out_reg[0]_0 ),
        .I4(m_axis_tlast_reg_reg_0),
        .I5(switch),
        .O(err_unalligned_data_reg_reg));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    temp_m_axis_tlast_reg_i_1__4
       (.I0(int_axis_act_func_tlast),
        .I1(s_axis_tready_reg_reg_0),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(int_axis_l_tready__0),
        .I4(temp_m_axis_tlast_reg),
        .O(temp_m_axis_tlast_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tlast_reg_i_1__4_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF008FFF00008000)) 
    temp_m_axis_tvalid_reg_i_1__10
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(int_axis_act_func_tvalid),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_l_tready__0),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__10_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_15
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg_0,
    m_axis_tvalid_reg_reg_0,
    op1,
    s_axis_tready_early_8,
    Q,
    s_axis_tready_early_1,
    core_clk,
    E,
    int_aps_wght_m_axis_tlast,
    m_axis_tlast_reg_reg_1,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    s_axis_tready_reg_reg_1,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_17,
    s_axis_tready_reg_reg_2);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output temp_m_axis_tvalid_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op1;
  output s_axis_tready_early_8;
  input [0:0]Q;
  input s_axis_tready_early_1;
  input core_clk;
  input [0:0]E;
  input [0:0]int_aps_wght_m_axis_tlast;
  input m_axis_tlast_reg_reg_1;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tready_reg_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_17;
  input s_axis_tready_reg_reg_2;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire m_axis_tlast_reg_i_1__15_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tvalid_reg_i_1__9_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_8;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_17;
  wire temp_m_axis_tvalid_reg_i_1__11_n_0;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_10 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[7]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_11 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[6]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_12 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[5]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_13 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[4]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_14 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[3]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_15 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[2]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_16 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[1]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_17 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[0]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op1[0]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[15]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_3 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[14]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_4 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[13]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_5 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[12]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_6 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[11]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_7 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[10]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_8 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[9]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op1[9]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_9 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[8]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    m_axis_tlast_reg_i_1__15
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tlast),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_1),
        .D(m_axis_tlast_reg_i_1__15_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888F0F0FF88FF00)) 
    m_axis_tvalid_reg_i_1__9
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(s_axis_tready_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(int_axis_t_tready__0),
        .O(m_axis_tvalid_reg_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__9_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'h88FF888F)) 
    s_axis_tready_reg_i_1__16
       (.I0(s_axis_tready_reg_reg_0),
        .I1(s_axis_tready_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(temp_m_axis_tvalid_reg_17),
        .I4(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_early_8));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_1),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_aps_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF008FFF00008000)) 
    temp_m_axis_tvalid_reg_i_1__11
       (.I0(s_axis_tready_reg_reg_1),
        .I1(int_aps_wght_m_axis_tvalid),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_t_tready__0),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(temp_m_axis_tvalid_reg_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__11_n_0),
        .Q(temp_m_axis_tvalid_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_21
   (D,
    \m_axis_tvalid_reg_reg[3] ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[3]_0 ,
    \m_axis_tvalid_reg_reg[3]_1 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int);
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[3] ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[3]_0 ;
  input \m_axis_tvalid_reg_reg[3]_1 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__6_n_0;
  wire m_axis_tvalid_reg_i_1__4_n_0;
  wire \m_axis_tvalid_reg_reg[3] ;
  wire \m_axis_tvalid_reg_reg[3]_0 ;
  wire \m_axis_tvalid_reg_reg[3]_1 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__8_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFB08)) 
    m_axis_tlast_reg_i_1__6
       (.I0(s_axis_grid_tlast_int),
        .I1(stage_1_in_axis_grid_tready),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_out_axis_grid_tlast),
        .O(m_axis_tlast_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__6_n_0),
        .Q(stage_1_out_axis_grid_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \m_axis_tvalid_reg[0]_i_6 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_in_axis_grid_tready),
        .O(\m_axis_tvalid_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \m_axis_tvalid_reg[3]_i_1 
       (.I0(\m_axis_tvalid_reg_reg[3]_0 ),
        .I1(\m_axis_tvalid_reg_reg[3]_1 ),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_grid_tvalid),
        .I5(stage_1_in_axis_grid_tready),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    m_axis_tvalid_reg_i_1__4
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_grid_tready),
        .I2(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tvalid_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__4_n_0),
        .Q(stage_1_out_axis_grid_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    s_axis_tready_reg_i_1__0
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_out_axis_grid_tlast),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_grid_tready),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tvalid_reg_i_1__8
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_in_axis_grid_tready),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__8_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_22
   (\m_axis_tvalid_reg_reg[3] ,
    \m_axis_tvalid_reg_reg[3]_0 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[3]_1 ,
    \m_axis_tvalid_reg_reg[3]_2 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_scle_tlast_int);
  output [0:0]\m_axis_tvalid_reg_reg[3] ;
  output \m_axis_tvalid_reg_reg[3]_0 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[3]_1 ;
  input \m_axis_tvalid_reg_reg[3]_2 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__9_n_0;
  wire m_axis_tvalid_reg_i_1__7_n_0;
  wire [0:0]\m_axis_tvalid_reg_reg[3] ;
  wire \m_axis_tvalid_reg_reg[3]_0 ;
  wire \m_axis_tvalid_reg_reg[3]_1 ;
  wire \m_axis_tvalid_reg_reg[3]_2 ;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__9_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFB08)) 
    m_axis_tlast_reg_i_1__9
       (.I0(s_axis_scle_tlast_int),
        .I1(stage_1_in_axis_scle_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_scle_tlast),
        .O(m_axis_tlast_reg_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__9_n_0),
        .Q(stage_1_out_axis_scle_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \m_axis_tvalid_reg[0]_i_6__0 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \m_axis_tvalid_reg[3]_i_1__0 
       (.I0(\m_axis_tvalid_reg_reg[3]_1 ),
        .I1(\m_axis_tvalid_reg_reg[3]_2 ),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(stage_1_out_axis_scle_tlast),
        .I4(stage_1_out_axis_scle_tvalid),
        .I5(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    m_axis_tvalid_reg_i_1__7
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_scle_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tvalid_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__7_n_0),
        .Q(stage_1_out_axis_scle_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    s_axis_tready_reg_i_1__7
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_scle_tlast),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_scle_tready),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tvalid_reg_i_1__9
       (.I0(stage_1_out_axis_scle_tlast),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_in_axis_scle_tready),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__9_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_24
   (D,
    \m_axis_tvalid_reg_reg[2] ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[2]_0 ,
    \m_axis_tvalid_reg_reg[2]_1 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int);
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[2] ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[2]_0 ;
  input \m_axis_tvalid_reg_reg[2]_1 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__4_n_0;
  wire m_axis_tvalid_reg_i_1__2_n_0;
  wire \m_axis_tvalid_reg_reg[2] ;
  wire \m_axis_tvalid_reg_reg[2]_0 ;
  wire \m_axis_tvalid_reg_reg[2]_1 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__6_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFB08)) 
    m_axis_tlast_reg_i_1__4
       (.I0(s_axis_grid_tlast_int),
        .I1(stage_1_in_axis_grid_tready),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_out_axis_grid_tlast),
        .O(m_axis_tlast_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__4_n_0),
        .Q(stage_1_out_axis_grid_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \m_axis_tvalid_reg[0]_i_4 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_in_axis_grid_tready),
        .O(\m_axis_tvalid_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \m_axis_tvalid_reg[2]_i_1 
       (.I0(\m_axis_tvalid_reg_reg[2]_0 ),
        .I1(\m_axis_tvalid_reg_reg[2]_1 ),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_grid_tvalid),
        .I5(stage_1_in_axis_grid_tready),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    m_axis_tvalid_reg_i_1__2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_grid_tready),
        .I2(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tvalid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__2_n_0),
        .Q(stage_1_out_axis_grid_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    s_axis_tready_reg_i_1__5
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_out_axis_grid_tlast),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_grid_tready),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tvalid_reg_i_1__6
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_in_axis_grid_tready),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__6_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_25
   (\m_axis_tvalid_reg_reg[2] ,
    \m_axis_tvalid_reg_reg[2]_0 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[2]_1 ,
    \m_axis_tvalid_reg_reg[2]_2 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_scle_tlast_int);
  output [0:0]\m_axis_tvalid_reg_reg[2] ;
  output \m_axis_tvalid_reg_reg[2]_0 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[2]_1 ;
  input \m_axis_tvalid_reg_reg[2]_2 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__7_n_0;
  wire m_axis_tvalid_reg_i_1__5_n_0;
  wire [0:0]\m_axis_tvalid_reg_reg[2] ;
  wire \m_axis_tvalid_reg_reg[2]_0 ;
  wire \m_axis_tvalid_reg_reg[2]_1 ;
  wire \m_axis_tvalid_reg_reg[2]_2 ;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__7_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFB08)) 
    m_axis_tlast_reg_i_1__7
       (.I0(s_axis_scle_tlast_int),
        .I1(stage_1_in_axis_scle_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_scle_tlast),
        .O(m_axis_tlast_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__7_n_0),
        .Q(stage_1_out_axis_scle_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \m_axis_tvalid_reg[0]_i_4__0 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \m_axis_tvalid_reg[2]_i_1__0 
       (.I0(\m_axis_tvalid_reg_reg[2]_1 ),
        .I1(\m_axis_tvalid_reg_reg[2]_2 ),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(stage_1_out_axis_scle_tlast),
        .I4(stage_1_out_axis_scle_tvalid),
        .I5(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    m_axis_tvalid_reg_i_1__5
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_scle_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tvalid_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__5_n_0),
        .Q(stage_1_out_axis_scle_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    s_axis_tready_reg_i_1__8
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_scle_tlast),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_scle_tready),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tvalid_reg_i_1__7
       (.I0(stage_1_out_axis_scle_tlast),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_in_axis_scle_tready),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__7_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_27
   (D,
    \m_axis_tvalid_reg_reg[1] ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[1]_1 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_grid_tlast_int);
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[1] ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[1]_0 ;
  input \m_axis_tvalid_reg_reg[1]_1 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_grid_tlast_int;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__5_n_0;
  wire m_axis_tvalid_reg_i_1__3_n_0;
  wire \m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__4_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFB08)) 
    m_axis_tlast_reg_i_1__5
       (.I0(s_axis_grid_tlast_int),
        .I1(stage_1_in_axis_grid_tready),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_out_axis_grid_tlast),
        .O(m_axis_tlast_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__5_n_0),
        .Q(stage_1_out_axis_grid_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \m_axis_tvalid_reg[0]_i_5 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_in_axis_grid_tready),
        .O(\m_axis_tvalid_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \m_axis_tvalid_reg[1]_i_1 
       (.I0(\m_axis_tvalid_reg_reg[1]_0 ),
        .I1(\m_axis_tvalid_reg_reg[1]_1 ),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_grid_tvalid),
        .I5(stage_1_in_axis_grid_tready),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    m_axis_tvalid_reg_i_1__3
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_grid_tready),
        .I2(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tvalid_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__3_n_0),
        .Q(stage_1_out_axis_grid_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    s_axis_tready_reg_i_1__6
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_out_axis_grid_tlast),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_grid_tready),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tvalid_reg_i_1__4
       (.I0(stage_1_out_axis_grid_tlast),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_in_axis_grid_tready),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__4_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_28
   (\m_axis_tvalid_reg_reg[1] ,
    \m_axis_tvalid_reg_reg[1]_0 ,
    Q,
    core_clk,
    \m_axis_tvalid_reg_reg[1]_1 ,
    \m_axis_tvalid_reg_reg[1]_2 ,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_scle_tlast_int);
  output [0:0]\m_axis_tvalid_reg_reg[1] ;
  output \m_axis_tvalid_reg_reg[1]_0 ;
  input [0:0]Q;
  input core_clk;
  input \m_axis_tvalid_reg_reg[1]_1 ;
  input \m_axis_tvalid_reg_reg[1]_2 ;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input [0:0]s_axis_scle_tlast_int;

  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__8_n_0;
  wire m_axis_tvalid_reg_i_1__6_n_0;
  wire [0:0]\m_axis_tvalid_reg_reg[1] ;
  wire \m_axis_tvalid_reg_reg[1]_0 ;
  wire \m_axis_tvalid_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg_reg[1]_2 ;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__5_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;

  LUT4 #(
    .INIT(16'hFB08)) 
    m_axis_tlast_reg_i_1__8
       (.I0(s_axis_scle_tlast_int),
        .I1(stage_1_in_axis_scle_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_scle_tlast),
        .O(m_axis_tlast_reg_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__8_n_0),
        .Q(stage_1_out_axis_scle_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \m_axis_tvalid_reg[0]_i_5__0 
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFEEEEEEEFEFEFEFE)) 
    \m_axis_tvalid_reg[1]_i_1__0 
       (.I0(\m_axis_tvalid_reg_reg[1]_1 ),
        .I1(\m_axis_tvalid_reg_reg[1]_2 ),
        .I2(temp_m_axis_tvalid_reg_reg_0),
        .I3(stage_1_out_axis_scle_tlast),
        .I4(stage_1_out_axis_scle_tvalid),
        .I5(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    m_axis_tvalid_reg_i_1__6
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_in_axis_scle_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tvalid_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__6_n_0),
        .Q(stage_1_out_axis_scle_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0515)) 
    s_axis_tready_reg_i_1__9
       (.I0(temp_m_axis_tvalid_reg),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_scle_tlast),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_scle_tready),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tvalid_reg_i_1__5
       (.I0(stage_1_out_axis_scle_tlast),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_in_axis_scle_tready),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__5_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_30
   (stage_1_out_axis_data_tvalid,
    stage_1_out_axis_data_tlast,
    D,
    \m_axis_tvalid_reg_reg[0] ,
    \m_axis_tvalid_pipe_reg_reg[1] ,
    m_axis_tlast_reg_reg_0,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    int_adp_data_m_axis_tready,
    m_axis_tlast_reg_reg_1,
    \m_axis_tvalid_pipe_reg_reg[1]_0 ,
    \m_axis_tvalid_reg_reg[0]_0 ,
    \m_axis_tvalid_pipe_reg_reg[1]_1 ,
    m_axis_tlast_reg_reg_2,
    Q,
    core_clk,
    int_adp_grid_m_axis_tvalid,
    temp_m_axis_tvalid_reg,
    \m_axis_tvalid_reg_reg[0]_1 ,
    \m_axis_tvalid_reg_reg[0]_2 ,
    \m_axis_tvalid_reg_reg[0]_3 ,
    \m_axis_tvalid_reg_reg[0]_4 ,
    \m_axis_tvalid_reg_reg[0]_5 ,
    stage_1_in_axis_grid_tready,
    stage_1_out_axis_scle_tlast,
    stage_1_out_axis_grid_tlast,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_scle_tvalid,
    stage_2_in_axis_data_tready,
    int_adp_data_m_axis_tvalid,
    int_adp_scle_m_axis_tvalid,
    temp_m_axis_tvalid_reg_0,
    \m_axis_tvalid_reg_reg[0]_6 ,
    \m_axis_tvalid_reg_reg[0]_7 ,
    \m_axis_tvalid_reg_reg[0]_8 ,
    \m_axis_tvalid_reg_reg[0]_9 ,
    \m_axis_tvalid_reg_reg[0]_10 ,
    stage_1_in_axis_scle_tready,
    temp_m_axis_tvalid_reg_reg_0,
    stage_1_in_axis_data_tlast,
    m_terminate_frame_reg_13,
    p_0_in_14);
  output stage_1_out_axis_data_tvalid;
  output stage_1_out_axis_data_tlast;
  output [0:0]D;
  output \m_axis_tvalid_reg_reg[0] ;
  output \m_axis_tvalid_pipe_reg_reg[1] ;
  output m_axis_tlast_reg_reg_0;
  output \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  output [0:0]int_adp_data_m_axis_tready;
  output m_axis_tlast_reg_reg_1;
  output [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  output \m_axis_tvalid_reg_reg[0]_0 ;
  output \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  output m_axis_tlast_reg_reg_2;
  input [0:0]Q;
  input core_clk;
  input int_adp_grid_m_axis_tvalid;
  input temp_m_axis_tvalid_reg;
  input \m_axis_tvalid_reg_reg[0]_1 ;
  input \m_axis_tvalid_reg_reg[0]_2 ;
  input \m_axis_tvalid_reg_reg[0]_3 ;
  input \m_axis_tvalid_reg_reg[0]_4 ;
  input [0:0]\m_axis_tvalid_reg_reg[0]_5 ;
  input stage_1_in_axis_grid_tready;
  input stage_1_out_axis_scle_tlast;
  input stage_1_out_axis_grid_tlast;
  input stage_1_out_axis_grid_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input stage_2_in_axis_data_tready;
  input [0:0]int_adp_data_m_axis_tvalid;
  input int_adp_scle_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_0;
  input \m_axis_tvalid_reg_reg[0]_6 ;
  input \m_axis_tvalid_reg_reg[0]_7 ;
  input \m_axis_tvalid_reg_reg[0]_8 ;
  input \m_axis_tvalid_reg_reg[0]_9 ;
  input [0:0]\m_axis_tvalid_reg_reg[0]_10 ;
  input stage_1_in_axis_scle_tready;
  input temp_m_axis_tvalid_reg_reg_0;
  input stage_1_in_axis_data_tlast;
  input m_terminate_frame_reg_13;
  input p_0_in_14;

  wire [0:0]D;
  wire [0:0]Q;
  wire core_clk;
  wire [0:0]int_adp_data_m_axis_tready;
  wire [0:0]int_adp_data_m_axis_tvalid;
  wire int_adp_grid_m_axis_tvalid;
  wire int_adp_scle_m_axis_tvalid;
  wire m_axis_tlast_reg_i_1__1_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tlast_reg_reg_2;
  wire \m_axis_tvalid_pipe_reg_reg[1] ;
  wire [0:0]\m_axis_tvalid_pipe_reg_reg[1]_0 ;
  wire \m_axis_tvalid_pipe_reg_reg[1]_1 ;
  wire \m_axis_tvalid_reg[0]_i_3__0_n_0 ;
  wire \m_axis_tvalid_reg[0]_i_3_n_0 ;
  wire m_axis_tvalid_reg_i_1_n_0;
  wire \m_axis_tvalid_reg_reg[0] ;
  wire \m_axis_tvalid_reg_reg[0]_0 ;
  wire \m_axis_tvalid_reg_reg[0]_1 ;
  wire [0:0]\m_axis_tvalid_reg_reg[0]_10 ;
  wire \m_axis_tvalid_reg_reg[0]_2 ;
  wire \m_axis_tvalid_reg_reg[0]_3 ;
  wire \m_axis_tvalid_reg_reg[0]_4 ;
  wire [0:0]\m_axis_tvalid_reg_reg[0]_5 ;
  wire \m_axis_tvalid_reg_reg[0]_6 ;
  wire \m_axis_tvalid_reg_reg[0]_7 ;
  wire \m_axis_tvalid_reg_reg[0]_8 ;
  wire \m_axis_tvalid_reg_reg[0]_9 ;
  wire m_terminate_frame_reg_13;
  wire p_0_in_14;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_i_2__0_n_0;
  wire stage_1_in_axis_data_tlast;
  wire stage_1_in_axis_data_tready;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__1_n_0;
  wire temp_m_axis_tlast_reg_i_2_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_i_1__1_n_0;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT6 #(
    .INIT(64'hAA2A2A2A2A2A2A2A)) 
    \m_axis_pipe_reg[0][16]_i_2 
       (.I0(stage_1_in_axis_data_tready),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_scle_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(int_adp_data_m_axis_tready));
  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    m_axis_tlast_reg_i_1__1
       (.I0(stage_1_in_axis_data_tlast),
        .I1(temp_m_axis_tlast_reg),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_in_axis_data_tready),
        .I4(temp_m_axis_tvalid_reg_reg_0),
        .I5(stage_1_out_axis_data_tlast),
        .O(m_axis_tlast_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__1_n_0),
        .Q(stage_1_out_axis_data_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFF88C0)) 
    \m_axis_tvalid_reg[0]_i_1 
       (.I0(int_adp_grid_m_axis_tvalid),
        .I1(\m_axis_tvalid_reg_reg[0] ),
        .I2(temp_m_axis_tvalid_reg),
        .I3(\m_axis_tvalid_reg_reg[0]_1 ),
        .I4(\m_axis_tvalid_reg[0]_i_3_n_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFF88C0)) 
    \m_axis_tvalid_reg[0]_i_1__0 
       (.I0(int_adp_scle_m_axis_tvalid),
        .I1(\m_axis_tvalid_reg_reg[0]_0 ),
        .I2(temp_m_axis_tvalid_reg_0),
        .I3(\m_axis_tvalid_reg_reg[0]_6 ),
        .I4(\m_axis_tvalid_reg[0]_i_3__0_n_0 ),
        .O(\m_axis_tvalid_pipe_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0001010100010001)) 
    \m_axis_tvalid_reg[0]_i_2 
       (.I0(\m_axis_tvalid_reg_reg[0]_2 ),
        .I1(\m_axis_tvalid_reg_reg[0]_3 ),
        .I2(\m_axis_tvalid_reg_reg[0]_4 ),
        .I3(\m_axis_tvalid_reg_reg[0]_5 ),
        .I4(m_axis_tlast_reg_reg_0),
        .I5(stage_1_in_axis_grid_tready),
        .O(\m_axis_tvalid_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h0001010100010001)) 
    \m_axis_tvalid_reg[0]_i_2__0 
       (.I0(\m_axis_tvalid_reg_reg[0]_7 ),
        .I1(\m_axis_tvalid_reg_reg[0]_8 ),
        .I2(\m_axis_tvalid_reg_reg[0]_9 ),
        .I3(\m_axis_tvalid_reg_reg[0]_10 ),
        .I4(m_axis_tlast_reg_reg_2),
        .I5(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_tvalid_reg[0]_i_3 
       (.I0(\m_axis_tvalid_reg_reg[0]_5 ),
        .I1(m_axis_tlast_reg_reg_0),
        .I2(stage_1_in_axis_grid_tready),
        .O(\m_axis_tvalid_reg[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \m_axis_tvalid_reg[0]_i_3__0 
       (.I0(\m_axis_tvalid_reg_reg[0]_10 ),
        .I1(m_axis_tlast_reg_reg_2),
        .I2(stage_1_in_axis_scle_tready),
        .O(\m_axis_tvalid_reg[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axis_tvalid_reg[3]_i_2 
       (.I0(\m_axis_tvalid_reg_reg[0] ),
        .I1(int_adp_grid_m_axis_tvalid),
        .I2(\m_axis_tvalid_reg_reg[0]_1 ),
        .O(\m_axis_tvalid_pipe_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \m_axis_tvalid_reg[3]_i_2__0 
       (.I0(\m_axis_tvalid_reg_reg[0]_0 ),
        .I1(int_adp_scle_m_axis_tvalid),
        .I2(\m_axis_tvalid_reg_reg[0]_6 ),
        .O(\m_axis_tvalid_pipe_reg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hEEEEF0F0FFEEFF00)) 
    m_axis_tvalid_reg_i_1
       (.I0(int_adp_data_m_axis_tvalid),
        .I1(m_axis_tlast_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg_1),
        .I3(stage_1_out_axis_data_tvalid),
        .I4(stage_1_in_axis_data_tready),
        .I5(temp_m_axis_tvalid_reg_reg_0),
        .O(m_axis_tvalid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1_n_0),
        .Q(stage_1_out_axis_data_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_reg_i_2 
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .O(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__2
       (.I0(temp_m_axis_tvalid_reg_1),
        .I1(s_axis_tready_reg_i_2__0_n_0),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_out_axis_scle_tvalid),
        .I5(stage_2_in_axis_data_tready),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'h5515151515151515)) 
    s_axis_tready_reg_i_2__0
       (.I0(int_adp_data_m_axis_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_scle_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(s_axis_tready_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_data_tready),
        .R(Q));
  LUT6 #(
    .INIT(64'hFEFFFFFFFE000000)) 
    temp_m_axis_tlast_reg_i_1__1
       (.I0(m_terminate_frame_reg_13),
        .I1(p_0_in_14),
        .I2(m_axis_tlast_reg_reg_1),
        .I3(stage_1_in_axis_data_tready),
        .I4(temp_m_axis_tlast_reg_i_2_n_0),
        .I5(temp_m_axis_tlast_reg),
        .O(temp_m_axis_tlast_reg_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    temp_m_axis_tlast_reg_i_2
       (.I0(stage_1_out_axis_data_tvalid),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .O(temp_m_axis_tlast_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tlast_reg_i_1__1_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEF00FF00E00000)) 
    temp_m_axis_tvalid_reg_i_1__1
       (.I0(m_axis_tlast_reg_reg_1),
        .I1(int_adp_data_m_axis_tvalid),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_0),
        .I4(stage_1_in_axis_data_tready),
        .I5(temp_m_axis_tvalid_reg_1),
        .O(temp_m_axis_tvalid_reg_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tvalid_reg_i_2
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_grid_tlast),
        .I4(stage_1_out_axis_grid_tvalid),
        .O(m_axis_tlast_reg_reg_0));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tvalid_reg_i_2__0
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_scle_tlast),
        .I2(stage_1_out_axis_grid_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_data_tvalid),
        .O(m_axis_tlast_reg_reg_1));
  LUT5 #(
    .INIT(32'h7F000000)) 
    temp_m_axis_tvalid_reg_i_2__1
       (.I0(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .I3(stage_1_out_axis_scle_tlast),
        .I4(stage_1_out_axis_scle_tvalid),
        .O(m_axis_tlast_reg_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__1_n_0),
        .Q(temp_m_axis_tvalid_reg_1),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_31
   (stage_1_in_axis_grid_tready,
    stage_1_out_axis_grid_tvalid,
    stage_1_out_axis_grid_tlast,
    m_axis_tvalid_reg_reg_0,
    Q,
    core_clk,
    s_axis_grid_tlast_int,
    stage_1_out_axis_data_tlast,
    stage_1_out_axis_scle_tlast,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    stage_2_in_axis_data_tready,
    stage_1_out_axis_data_tvalid,
    stage_1_out_axis_scle_tvalid,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_2);
  output stage_1_in_axis_grid_tready;
  output stage_1_out_axis_grid_tvalid;
  output stage_1_out_axis_grid_tlast;
  output m_axis_tvalid_reg_reg_0;
  input [0:0]Q;
  input core_clk;
  input [0:0]s_axis_grid_tlast_int;
  input stage_1_out_axis_data_tlast;
  input stage_1_out_axis_scle_tlast;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  input stage_2_in_axis_data_tready;
  input stage_1_out_axis_data_tvalid;
  input stage_1_out_axis_scle_tvalid;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_2;

  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__2_n_0;
  wire m_axis_tvalid_reg_i_1__0_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire [0:0]s_axis_grid_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_i_2_n_0;
  wire stage_1_in_axis_grid_tlast;
  wire stage_1_in_axis_grid_tready;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__0_n_0;
  wire temp_m_axis_tlast_reg_i_2__1_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__2_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;
  wire temp_m_axis_tvalid_reg_reg_2;

  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    m_axis_tlast_reg_i_1__2
       (.I0(stage_1_in_axis_grid_tlast),
        .I1(temp_m_axis_tlast_reg),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_1_in_axis_grid_tready),
        .I4(temp_m_axis_tvalid_reg_reg_2),
        .I5(stage_1_out_axis_grid_tlast),
        .O(m_axis_tlast_reg_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAAEAEAEAEAEAEAEA)) 
    m_axis_tlast_reg_i_2
       (.I0(s_axis_grid_tlast_int),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_grid_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_scle_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(stage_1_in_axis_grid_tlast));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__2_n_0),
        .Q(stage_1_out_axis_grid_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEF0F0FFEEFF00)) 
    m_axis_tvalid_reg_i_1__0
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg),
        .I3(stage_1_out_axis_grid_tvalid),
        .I4(stage_1_in_axis_grid_tready),
        .I5(temp_m_axis_tvalid_reg_reg_2),
        .O(m_axis_tvalid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__0_n_0),
        .Q(stage_1_out_axis_grid_tvalid),
        .R(Q));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__1
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_i_2_n_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_data_tvalid),
        .I5(stage_1_out_axis_scle_tvalid),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'h5515151515151515)) 
    s_axis_tready_reg_i_2
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_grid_tvalid),
        .I2(stage_1_out_axis_grid_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_scle_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(s_axis_tready_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_grid_tready),
        .R(Q));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tlast_reg_i_1__0
       (.I0(s_axis_grid_tlast_int),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(stage_1_in_axis_grid_tready),
        .I3(temp_m_axis_tlast_reg_i_2__1_n_0),
        .I4(temp_m_axis_tlast_reg),
        .O(temp_m_axis_tlast_reg_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    temp_m_axis_tlast_reg_i_2__1
       (.I0(stage_1_out_axis_grid_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_scle_tvalid),
        .O(temp_m_axis_tlast_reg_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tlast_reg_i_1__0_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEF00FF00E00000)) 
    temp_m_axis_tvalid_reg_i_1__2
       (.I0(temp_m_axis_tvalid_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_grid_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_2),
        .I4(stage_1_in_axis_grid_tready),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_3__0
       (.I0(stage_1_out_axis_grid_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_2_in_axis_data_tready),
        .O(m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__2_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_32
   (stage_1_in_axis_scle_tready,
    stage_1_out_axis_scle_tvalid,
    stage_1_out_axis_scle_tlast,
    m_axis_tvalid_reg_reg_0,
    p_6_in,
    Q,
    core_clk,
    s_axis_scle_tlast_int,
    stage_1_out_axis_data_tlast,
    stage_1_out_axis_grid_tlast,
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ,
    stage_2_in_axis_data_tready,
    stage_1_out_axis_data_tvalid,
    stage_1_out_axis_grid_tvalid,
    temp_m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_2);
  output stage_1_in_axis_scle_tready;
  output stage_1_out_axis_scle_tvalid;
  output stage_1_out_axis_scle_tlast;
  output m_axis_tvalid_reg_reg_0;
  output p_6_in;
  input [0:0]Q;
  input core_clk;
  input [0:0]s_axis_scle_tlast_int;
  input stage_1_out_axis_data_tlast;
  input stage_1_out_axis_grid_tlast;
  input \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  input stage_2_in_axis_data_tready;
  input stage_1_out_axis_data_tvalid;
  input stage_1_out_axis_grid_tvalid;
  input [0:0]temp_m_axis_tvalid_reg_reg_0;
  input temp_m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_2;

  wire [0:0]Q;
  wire core_clk;
  wire m_axis_tlast_reg_i_1__3_n_0;
  wire m_axis_tvalid_reg_i_1__1_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire p_6_in;
  wire \register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ;
  wire [0:0]s_axis_scle_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_i_2__1_n_0;
  wire stage_1_in_axis_scle_tlast;
  wire stage_1_in_axis_scle_tready;
  wire stage_1_out_axis_data_tlast;
  wire stage_1_out_axis_data_tvalid;
  wire stage_1_out_axis_grid_tlast;
  wire stage_1_out_axis_grid_tvalid;
  wire stage_1_out_axis_scle_tlast;
  wire stage_1_out_axis_scle_tvalid;
  wire stage_2_in_axis_data_tready;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__2_n_0;
  wire temp_m_axis_tlast_reg_i_2__0_n_0;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__3_n_0;
  wire [0:0]temp_m_axis_tvalid_reg_reg_0;
  wire temp_m_axis_tvalid_reg_reg_1;
  wire temp_m_axis_tvalid_reg_reg_2;

  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    m_axis_tlast_reg_i_1__3
       (.I0(stage_1_in_axis_scle_tlast),
        .I1(temp_m_axis_tlast_reg),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_1_in_axis_scle_tready),
        .I4(temp_m_axis_tvalid_reg_reg_2),
        .I5(stage_1_out_axis_scle_tlast),
        .O(m_axis_tlast_reg_i_1__3_n_0));
  LUT6 #(
    .INIT(64'hAAEAEAEAEAEAEAEA)) 
    m_axis_tlast_reg_i_2__1
       (.I0(s_axis_scle_tlast_int),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_scle_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_grid_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(stage_1_in_axis_scle_tlast));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tlast_reg_i_1__3_n_0),
        .Q(stage_1_out_axis_scle_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEF0F0FFEEFF00)) 
    m_axis_tvalid_reg_i_1__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg),
        .I3(stage_1_out_axis_scle_tvalid),
        .I4(stage_1_in_axis_scle_tready),
        .I5(temp_m_axis_tvalid_reg_reg_2),
        .O(m_axis_tvalid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__1_n_0),
        .Q(stage_1_out_axis_scle_tvalid),
        .R(Q));
  LUT3 #(
    .INIT(8'h80)) 
    \register_genblock[0].skid_buffer_genblock.temp_m_axis_tlast_reg_i_2 
       (.I0(stage_1_out_axis_scle_tlast),
        .I1(stage_1_out_axis_grid_tlast),
        .I2(stage_1_out_axis_data_tlast),
        .O(p_6_in));
  LUT6 #(
    .INIT(64'hFF45454545454545)) 
    s_axis_tready_reg_i_1__3
       (.I0(temp_m_axis_tvalid_reg),
        .I1(s_axis_tready_reg_i_2__1_n_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(stage_2_in_axis_data_tready),
        .I4(stage_1_out_axis_data_tvalid),
        .I5(stage_1_out_axis_grid_tvalid),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'h5515151515151515)) 
    s_axis_tready_reg_i_2__1
       (.I0(temp_m_axis_tvalid_reg_reg_0),
        .I1(stage_1_out_axis_scle_tvalid),
        .I2(stage_1_out_axis_scle_tlast),
        .I3(stage_1_out_axis_data_tlast),
        .I4(stage_1_out_axis_grid_tlast),
        .I5(\register_genblock[0].skid_buffer_genblock.temp_m_axis_tvalid_next1_out ),
        .O(s_axis_tready_reg_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(stage_1_in_axis_scle_tready),
        .R(Q));
  LUT5 #(
    .INIT(32'hEFFFE000)) 
    temp_m_axis_tlast_reg_i_1__2
       (.I0(s_axis_scle_tlast_int),
        .I1(temp_m_axis_tvalid_reg_reg_1),
        .I2(stage_1_in_axis_scle_tready),
        .I3(temp_m_axis_tlast_reg_i_2__0_n_0),
        .I4(temp_m_axis_tlast_reg),
        .O(temp_m_axis_tlast_reg_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    temp_m_axis_tlast_reg_i_2__0
       (.I0(stage_1_out_axis_scle_tvalid),
        .I1(stage_2_in_axis_data_tready),
        .I2(stage_1_out_axis_data_tvalid),
        .I3(stage_1_out_axis_grid_tvalid),
        .O(temp_m_axis_tlast_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tlast_reg_i_1__2_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFEF00FF00E00000)) 
    temp_m_axis_tvalid_reg_i_1__3
       (.I0(temp_m_axis_tvalid_reg_reg_1),
        .I1(temp_m_axis_tvalid_reg_reg_0),
        .I2(stage_1_out_axis_scle_tvalid),
        .I3(temp_m_axis_tvalid_reg_reg_2),
        .I4(stage_1_in_axis_scle_tready),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h80)) 
    temp_m_axis_tvalid_reg_i_3__1
       (.I0(stage_1_out_axis_scle_tvalid),
        .I1(stage_1_out_axis_data_tvalid),
        .I2(stage_2_in_axis_data_tready),
        .O(m_axis_tvalid_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__3_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_4
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg_1,
    m_axis_tvalid_reg_reg_0,
    E,
    SR,
    \grid_size_reg_reg[5] ,
    s_axis_tready_reg_reg_1,
    m_axis_tlast_reg_reg_0,
    S,
    \intra_counter_reg_reg[5] ,
    \intra_counter_reg_reg[5]_0 ,
    fsm_rst,
    s_axil_scle_aclk,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    \intra_counter_reg_reg[8] ,
    CO,
    s_axis_tready_reg_reg_2,
    D,
    temp_m_axis_tlast_reg_reg_0,
    temp_m_axis_tlast_reg_reg_1,
    Q,
    forward_reg_next_carry_i_1_0,
    forward_reg_next_carry_i_1_1);
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg_1;
  output m_axis_tvalid_reg_reg_0;
  output [0:0]E;
  output [0:0]SR;
  output \grid_size_reg_reg[5] ;
  output [0:0]s_axis_tready_reg_reg_1;
  output [4:0]m_axis_tlast_reg_reg_0;
  output [2:0]S;
  output [2:0]\intra_counter_reg_reg[5] ;
  output \intra_counter_reg_reg[5]_0 ;
  input fsm_rst;
  input s_axil_scle_aclk;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input \intra_counter_reg_reg[8] ;
  input [0:0]CO;
  input s_axis_tready_reg_reg_2;
  input [3:0]D;
  input temp_m_axis_tlast_reg_reg_0;
  input [5:0]temp_m_axis_tlast_reg_reg_1;
  input [4:0]Q;
  input [8:0]forward_reg_next_carry_i_1_0;
  input [8:0]forward_reg_next_carry_i_1_1;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [8:0]forward_reg_next_carry_i_1_0;
  wire [8:0]forward_reg_next_carry_i_1_1;
  wire forward_reg_next_carry_i_4_n_0;
  wire fsm_rst;
  wire \grid_size_reg_reg[5] ;
  wire [2:0]\intra_counter_reg_reg[5] ;
  wire \intra_counter_reg_reg[5]_0 ;
  wire \intra_counter_reg_reg[8] ;
  wire last_flag;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[12]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__0_n_0 ;
  wire m_axis_tlast_reg_i_1__12_n_0;
  wire [4:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axil_scle_aclk;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire [0:0]s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_3__0_n_0;
  wire temp_m_axis_tlast_reg_i_4__0_n_0;
  wire temp_m_axis_tlast_reg_i_5__0_n_0;
  wire temp_m_axis_tlast_reg_reg_0;
  wire [5:0]temp_m_axis_tlast_reg_reg_1;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_1__0 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\intra_counter_reg_reg[8] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \data_reg[0][16]_i_2__0 
       (.I0(CO),
        .I1(loc_out_axis_tlast),
        .O(m_axis_tlast_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'h0000000028144281)) 
    forward_reg_next_carry_i_1
       (.I0(forward_reg_next_carry_i_1_0[7]),
        .I1(forward_reg_next_carry_i_1_1[6]),
        .I2(\intra_counter_reg_reg[5]_0 ),
        .I3(forward_reg_next_carry_i_1_1[7]),
        .I4(forward_reg_next_carry_i_1_0[6]),
        .I5(forward_reg_next_carry_i_4_n_0),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    forward_reg_next_carry_i_2
       (.I0(\intra_counter_reg_reg[5] [2]),
        .I1(forward_reg_next_carry_i_1_0[5]),
        .I2(forward_reg_next_carry_i_1_0[4]),
        .I3(\intra_counter_reg_reg[5] [1]),
        .I4(forward_reg_next_carry_i_1_0[3]),
        .I5(\intra_counter_reg_reg[5] [0]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0840021010084002)) 
    forward_reg_next_carry_i_3
       (.I0(forward_reg_next_carry_i_1_0[0]),
        .I1(forward_reg_next_carry_i_1_0[2]),
        .I2(forward_reg_next_carry_i_1_1[0]),
        .I3(forward_reg_next_carry_i_1_1[1]),
        .I4(forward_reg_next_carry_i_1_1[2]),
        .I5(forward_reg_next_carry_i_1_0[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    forward_reg_next_carry_i_4
       (.I0(forward_reg_next_carry_i_1_0[8]),
        .I1(forward_reg_next_carry_i_1_1[7]),
        .I2(\intra_counter_reg_reg[5]_0 ),
        .I3(forward_reg_next_carry_i_1_1[6]),
        .I4(forward_reg_next_carry_i_1_1[8]),
        .O(forward_reg_next_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \intra_counter_reg[3]_i_1 
       (.I0(forward_reg_next_carry_i_1_1[3]),
        .I1(forward_reg_next_carry_i_1_1[0]),
        .I2(forward_reg_next_carry_i_1_1[1]),
        .I3(forward_reg_next_carry_i_1_1[2]),
        .O(\intra_counter_reg_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \intra_counter_reg[4]_i_1 
       (.I0(forward_reg_next_carry_i_1_1[4]),
        .I1(forward_reg_next_carry_i_1_1[2]),
        .I2(forward_reg_next_carry_i_1_1[1]),
        .I3(forward_reg_next_carry_i_1_1[0]),
        .I4(forward_reg_next_carry_i_1_1[3]),
        .O(\intra_counter_reg_reg[5] [1]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \intra_counter_reg[5]_i_1 
       (.I0(forward_reg_next_carry_i_1_1[5]),
        .I1(forward_reg_next_carry_i_1_1[3]),
        .I2(forward_reg_next_carry_i_1_1[0]),
        .I3(forward_reg_next_carry_i_1_1[1]),
        .I4(forward_reg_next_carry_i_1_1[2]),
        .I5(forward_reg_next_carry_i_1_1[4]),
        .O(\intra_counter_reg_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hAEAA)) 
    \intra_counter_reg[8]_i_1 
       (.I0(fsm_rst),
        .I1(CO),
        .I2(\intra_counter_reg_reg[8] ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \intra_counter_reg[8]_i_3 
       (.I0(forward_reg_next_carry_i_1_1[5]),
        .I1(forward_reg_next_carry_i_1_1[3]),
        .I2(forward_reg_next_carry_i_1_1[0]),
        .I3(forward_reg_next_carry_i_1_1[1]),
        .I4(forward_reg_next_carry_i_1_1[2]),
        .I5(forward_reg_next_carry_i_1_1[4]),
        .O(\intra_counter_reg_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[12]_i_1__0 
       (.I0(D[0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(CO),
        .I3(\intra_counter_reg_reg[8] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[13]_i_1__0 
       (.I0(D[1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(CO),
        .I3(\intra_counter_reg_reg[8] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[14]_i_1__0 
       (.I0(D[2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(CO),
        .I3(\intra_counter_reg_reg[8] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7530)) 
    \m_axis_tdata_reg[15]_i_1__0 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\intra_counter_reg_reg[8] ),
        .I2(CO),
        .I3(s_axis_tready_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    \m_axis_tdata_reg[15]_i_2__0 
       (.I0(D[3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(CO),
        .I3(\intra_counter_reg_reg[8] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__0_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__0_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__0_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__0_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFBBBB00808888)) 
    m_axis_tlast_reg_i_1__12
       (.I0(last_flag),
        .I1(s_axis_tready_reg_reg_0),
        .I2(CO),
        .I3(\intra_counter_reg_reg[8] ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(\m_axis_tdata_reg[15]_i_1__0_n_0 ),
        .D(m_axis_tlast_reg_i_1__12_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(fsm_rst));
  LUT2 #(
    .INIT(4'hB)) 
    \s_axi_r_reg[15]_i_1__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h444F4F4F)) 
    s_axis_tready_reg_i_1__11
       (.I0(\intra_counter_reg_reg[8] ),
        .I1(CO),
        .I2(temp_m_axis_tvalid_reg_1),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(fsm_rst));
  LUT4 #(
    .INIT(16'hA200)) 
    \temp_m_axis_tdata_reg[15]_i_1__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(CO),
        .I2(\intra_counter_reg_reg[8] ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    temp_m_axis_tlast_reg_i_1__6
       (.I0(\grid_size_reg_reg[5] ),
        .I1(temp_m_axis_tlast_reg_reg_0),
        .O(last_flag));
  LUT6 #(
    .INIT(64'h0000000002208002)) 
    temp_m_axis_tlast_reg_i_2__3
       (.I0(temp_m_axis_tlast_reg_i_3__0_n_0),
        .I1(temp_m_axis_tlast_reg_reg_1[5]),
        .I2(Q[4]),
        .I3(temp_m_axis_tlast_reg_i_4__0_n_0),
        .I4(temp_m_axis_tlast_reg_reg_1[4]),
        .I5(temp_m_axis_tlast_reg_i_5__0_n_0),
        .O(\grid_size_reg_reg[5] ));
  LUT6 #(
    .INIT(64'h0000900906900000)) 
    temp_m_axis_tlast_reg_i_3__0
       (.I0(Q[2]),
        .I1(temp_m_axis_tlast_reg_reg_1[2]),
        .I2(temp_m_axis_tlast_reg_reg_1[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(temp_m_axis_tlast_reg_reg_1[0]),
        .O(temp_m_axis_tlast_reg_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    temp_m_axis_tlast_reg_i_4__0
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(temp_m_axis_tlast_reg_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    temp_m_axis_tlast_reg_i_5__0
       (.I0(temp_m_axis_tlast_reg_reg_1[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(temp_m_axis_tlast_reg_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(store_axis_input_to_temp),
        .D(last_flag),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg_1),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_41
   (s_axis_tready_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_5,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_8,
    core_clk,
    m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_t_tready_int,
    store_u,
    \temp_m_axis_tdata_reg_reg[15]_0 );
  output s_axis_tready_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_5;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_8;
  input core_clk;
  input m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_t_tready_int;
  input store_u;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire \m_axis_tdata_reg[0]_i_1_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__2_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1_n_0 ;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_t_tready_int;
  wire s_axis_tready_early_8;
  wire s_axis_tready_reg_reg_0;
  wire store_axis_input_to_temp;
  wire store_u;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tvalid_reg_5;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[0]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[10]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[11]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[12]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[13]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[14]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \m_axis_tdata_reg[15]_i_1__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(store_u),
        .I2(s_axis_t_tready_int),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[15]_i_2__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[1]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[2]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[3]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[4]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[5]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[6]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[7]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[8]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[9]_i_1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__2_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_8),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int),
        .I3(store_u),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg_5),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_42
   (s_axis_tready_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_4,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_7,
    core_clk,
    m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_t_tready_int_12,
    store_u_13,
    \temp_m_axis_tdata_reg_reg[15]_0 );
  output s_axis_tready_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_4;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_7;
  input core_clk;
  input m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_t_tready_int_12;
  input store_u_13;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire \m_axis_tdata_reg[0]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__3_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__0_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__0_n_0 ;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_t_tready_int_12;
  wire s_axis_tready_early_7;
  wire s_axis_tready_reg_reg_0;
  wire store_axis_input_to_temp;
  wire store_u_13;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tvalid_reg_4;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[0]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[10]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[11]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[12]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[13]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[14]_i_1__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \m_axis_tdata_reg[15]_i_1__3 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(store_u_13),
        .I2(s_axis_t_tready_int_12),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[15]_i_2__3 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[1]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[2]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[3]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[4]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[5]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[6]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[7]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[8]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[9]_i_1__0 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__3_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__3_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__0_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_7),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__3 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_12),
        .I3(store_u_13),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg_4),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_43
   (s_axis_tready_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    temp_m_axis_tvalid_reg_3,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early_6,
    core_clk,
    m_axis_tvalid_reg_reg_1,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_t_tready_int_14,
    store_u_15,
    \temp_m_axis_tdata_reg_reg[15]_0 );
  output s_axis_tready_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output temp_m_axis_tvalid_reg_3;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early_6;
  input core_clk;
  input m_axis_tvalid_reg_reg_1;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_t_tready_int_14;
  input store_u_15;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire \m_axis_tdata_reg[0]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__4_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__4_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__1_n_0 ;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_t_tready_int_14;
  wire s_axis_tready_early_6;
  wire s_axis_tready_reg_reg_0;
  wire store_axis_input_to_temp;
  wire store_u_15;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tvalid_reg_3;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[0]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(\m_axis_tdata_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[10]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(\m_axis_tdata_reg[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[11]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(\m_axis_tdata_reg[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[12]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[13]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[14]_i_1__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \m_axis_tdata_reg[15]_i_1__4 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(store_u_15),
        .I2(s_axis_t_tready_int_14),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[15]_i_2__4 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[1]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(\m_axis_tdata_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[2]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(\m_axis_tdata_reg[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[3]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(\m_axis_tdata_reg[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[4]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(\m_axis_tdata_reg[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[5]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(\m_axis_tdata_reg[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[6]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(\m_axis_tdata_reg[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[7]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(\m_axis_tdata_reg[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[8]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(\m_axis_tdata_reg[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[9]_i_1__1 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .I4(s_axis_tready_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(\m_axis_tdata_reg[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__4_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__4_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__1_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_6),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__4 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_14),
        .I3(store_u_15),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg_3),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_44
   (s_axis_tready_reg_reg_0,
    int_aps_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    S,
    int_aps_wght_m_axis_tdata,
    Q,
    s_axis_tready_early,
    core_clk,
    s_axis_tlast_int,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    generate_tlast0_carry__0,
    generate_tlast0_carry__0_0,
    s_axis_t_tready_int_16,
    store_t,
    \temp_m_axis_tdata_reg_reg[15]_0 ,
    CO,
    temp_m_axis_tvalid_next1_out,
    int_spl_wght_m_axis_tlast);
  output s_axis_tready_reg_reg_0;
  output [0:0]int_aps_wght_m_axis_tlast;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [0:0]S;
  output [15:0]int_aps_wght_m_axis_tdata;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input s_axis_tlast_int;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input [0:0]generate_tlast0_carry__0;
  input [0:0]generate_tlast0_carry__0_0;
  input s_axis_t_tready_int_16;
  input store_t;
  input [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]CO;
  input temp_m_axis_tvalid_next1_out;
  input [0:0]int_spl_wght_m_axis_tlast;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]S;
  wire core_clk;
  wire [0:0]generate_tlast0_carry__0;
  wire [0:0]generate_tlast0_carry__0_0;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tlast;
  wire [0:0]int_spl_wght_m_axis_tlast;
  wire \m_axis_tdata_reg[0]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__5_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__5_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__2_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__2_n_0 ;
  wire m_axis_tlast_reg_i_1__14_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_t_tready_int_16;
  wire s_axis_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire store_axis_input_to_output;
  wire store_axis_input_to_temp;
  wire store_t;
  wire [15:0]temp_m_axis_tdata_reg;
  wire [15:0]\temp_m_axis_tdata_reg_reg[15]_0 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT2 #(
    .INIT(4'h9)) 
    generate_tlast0_carry__0_i_1
       (.I0(generate_tlast0_carry__0),
        .I1(generate_tlast0_carry__0_0),
        .O(S));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[0]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[0]),
        .O(\m_axis_tdata_reg[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[10]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[10]),
        .O(\m_axis_tdata_reg[10]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[11]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[11]),
        .O(\m_axis_tdata_reg[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[12]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[12]),
        .O(\m_axis_tdata_reg[12]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[13]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[13]),
        .O(\m_axis_tdata_reg[13]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[14]_i_1__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[14]),
        .O(\m_axis_tdata_reg[14]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hC0EA)) 
    \m_axis_tdata_reg[15]_i_1__5 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(store_t),
        .I2(s_axis_t_tready_int_16),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(\m_axis_tdata_reg[15]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[15]_i_2__5 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[15]),
        .O(\m_axis_tdata_reg[15]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[1]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[1]),
        .O(\m_axis_tdata_reg[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[2]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[2]),
        .O(\m_axis_tdata_reg[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[3]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[3]),
        .O(\m_axis_tdata_reg[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[4]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[4]),
        .O(\m_axis_tdata_reg[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[5]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[5]),
        .O(\m_axis_tdata_reg[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[6]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[6]),
        .O(\m_axis_tdata_reg[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[7]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[7]),
        .O(\m_axis_tdata_reg[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[8]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[8]),
        .O(\m_axis_tdata_reg[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEFFFFA2220000)) 
    \m_axis_tdata_reg[9]_i_1__2 
       (.I0(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .I4(s_axis_tready_reg_reg_0),
        .I5(temp_m_axis_tdata_reg[9]),
        .O(\m_axis_tdata_reg[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[0]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[10]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[11]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[12]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[13]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[14]_i_1__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[15]_i_2__5_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[1]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[2]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[3]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[4]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[5]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[6]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[7]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[8]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(\m_axis_tdata_reg[9]_i_1__2_n_0 ),
        .Q(int_aps_wght_m_axis_tdata[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    m_axis_tlast_reg_i_1__14
       (.I0(CO),
        .I1(temp_m_axis_tvalid_next1_out),
        .I2(int_spl_wght_m_axis_tlast),
        .I3(store_axis_input_to_output),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__14_n_0));
  LUT4 #(
    .INIT(16'hD500)) 
    m_axis_tlast_reg_i_2__3
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(s_axis_t_tready_int_16),
        .I2(store_t),
        .I3(s_axis_tready_reg_reg_0),
        .O(store_axis_input_to_output));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\m_axis_tdata_reg[15]_i_1__5_n_0 ),
        .D(m_axis_tlast_reg_i_1__14_n_0),
        .Q(int_aps_wght_m_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT4 #(
    .INIT(16'h0888)) 
    \temp_m_axis_tdata_reg[15]_i_1__5 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_t_tready_int_16),
        .I3(store_t),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [11]),
        .Q(temp_m_axis_tdata_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [12]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [13]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [14]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [15]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[15]_0 [9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(s_axis_tlast_int),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_6
   (E,
    temp_m_axis_tvalid_reg_4,
    s_axis_tready_reg_reg_0,
    m_axis_tvalid_reg_reg_0,
    full_reg_reg,
    intra_counter_reg0,
    m_axis_tlast_reg_reg_0,
    rst0,
    bram00_ctrl_data_clk,
    temp_m_axis_tvalid_reg_reg_0,
    s_axis_tready_reg_reg_1,
    m_axis_tvalid_reg_reg_1,
    \intra_counter_reg_reg[0] ,
    \intra_counter_reg_reg[0]_0 ,
    fsm_rst,
    D,
    Q);
  output [0:0]E;
  output temp_m_axis_tvalid_reg_4;
  output s_axis_tready_reg_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output full_reg_reg;
  output intra_counter_reg0;
  output [4:0]m_axis_tlast_reg_reg_0;
  output rst0;
  input bram00_ctrl_data_clk;
  input temp_m_axis_tvalid_reg_reg_0;
  input s_axis_tready_reg_reg_1;
  input m_axis_tvalid_reg_reg_1;
  input \intra_counter_reg_reg[0] ;
  input \intra_counter_reg_reg[0]_0 ;
  input fsm_rst;
  input [3:0]D;
  input [1:0]Q;

  wire [3:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire bram00_ctrl_data_clk;
  wire fsm_rst;
  wire full_reg_reg;
  wire intra_counter_reg0;
  wire \intra_counter_reg_reg[0] ;
  wire \intra_counter_reg_reg[0]_0 ;
  wire loc_out_axis_tlast;
  wire \m_axis_tdata_reg[12]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__1_n_0 ;
  wire \m_axis_tdata_reg[15]_i_2__1_n_0 ;
  wire m_axis_tlast_reg_i_1__13_n_0;
  wire m_axis_tlast_reg_i_2__2_n_0;
  wire [4:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire rst0;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire store_axis_input_to_temp;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tlast_reg_i_1__7_n_0;
  wire temp_m_axis_tvalid_reg_4;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_1__1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\intra_counter_reg_reg[0] ),
        .O(intra_counter_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_reg[0][16]_i_2__1 
       (.I0(loc_out_axis_tlast),
        .I1(\intra_counter_reg_reg[0]_0 ),
        .O(m_axis_tlast_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \intra_counter_reg[0]_i_1__0 
       (.I0(\intra_counter_reg_reg[0] ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(fsm_rst),
        .O(full_reg_reg));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[12]_i_1__1 
       (.I0(D[0]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(\m_axis_tdata_reg[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[13]_i_1__1 
       (.I0(D[1]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(\m_axis_tdata_reg[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[14]_i_1__1 
       (.I0(D[2]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(\m_axis_tdata_reg[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h5703)) 
    \m_axis_tdata_reg[15]_i_1__1 
       (.I0(m_axis_tvalid_reg_reg_0),
        .I1(\intra_counter_reg_reg[0]_0 ),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(s_axis_tready_reg_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFBBBBB00088888)) 
    \m_axis_tdata_reg[15]_i_2__1 
       (.I0(D[3]),
        .I1(s_axis_tready_reg_reg_0),
        .I2(\intra_counter_reg_reg[0] ),
        .I3(\intra_counter_reg_reg[0]_0 ),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(\m_axis_tdata_reg[15]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(bram00_ctrl_data_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[12]_i_1__1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(bram00_ctrl_data_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[13]_i_1__1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(bram00_ctrl_data_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[14]_i_1__1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(bram00_ctrl_data_clk),
        .CE(E),
        .D(\m_axis_tdata_reg[15]_i_2__1_n_0 ),
        .Q(m_axis_tlast_reg_reg_0[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h8F80)) 
    m_axis_tlast_reg_i_1__13
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(m_axis_tlast_reg_i_2__2_n_0),
        .I3(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h02AA)) 
    m_axis_tlast_reg_i_2__2
       (.I0(s_axis_tready_reg_reg_0),
        .I1(\intra_counter_reg_reg[0] ),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(m_axis_tlast_reg_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(E),
        .D(m_axis_tlast_reg_i_1__13_n_0),
        .Q(loc_out_axis_tlast),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(s_axis_tready_reg_reg_1),
        .Q(s_axis_tready_reg_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hA800)) 
    \temp_m_axis_tdata_reg[15]_i_1__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(\intra_counter_reg_reg[0] ),
        .I2(\intra_counter_reg_reg[0]_0 ),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(bram00_ctrl_data_clk),
        .CE(store_axis_input_to_temp),
        .D(D[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(bram00_ctrl_data_clk),
        .CE(store_axis_input_to_temp),
        .D(D[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(bram00_ctrl_data_clk),
        .CE(store_axis_input_to_temp),
        .D(D[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(bram00_ctrl_data_clk),
        .CE(store_axis_input_to_temp),
        .D(D[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    temp_m_axis_tlast_reg_i_1__7
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(temp_m_axis_tlast_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(store_axis_input_to_temp),
        .D(temp_m_axis_tlast_reg_i_1__7_n_0),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    temp_m_axis_tvalid_reg_i_2__2
       (.I0(fsm_rst),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(rst0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg_4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_7
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg_1,
    m_axis_tvalid_reg_reg_0,
    op1,
    s_axis_tready_early,
    Q,
    s_axis_tready_early_3,
    core_clk,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    s_axis_tready_reg_reg_1,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg,
    s_axis_tready_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[0]_0 );
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg_1;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op1;
  output s_axis_tready_early;
  input [0:0]Q;
  input s_axis_tready_early_3;
  input core_clk;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tready_reg_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg;
  input s_axis_tready_reg_reg_2;
  input [0:0]\temp_m_axis_tdata_reg_reg[0]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire m_axis_tvalid_reg_i_1__15_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_tready_early;
  wire s_axis_tready_early_3;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire [0:0]\temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_1;
  wire temp_m_axis_tvalid_reg_i_1__17_n_0;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_10__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[8]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_11__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[7]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_12__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[6]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_13__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[5]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_14__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[4]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_15__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[3]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_16__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[2]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_17__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[1]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_18__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[0]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op1[0]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_3__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[15]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_4__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[14]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_5__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[13]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_6__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[12]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_7__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[11]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_8__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[10]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_9__2 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[9]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op1[9]));
  LUT6 #(
    .INIT(64'h8888F0F0FF88FF00)) 
    m_axis_tvalid_reg_i_1__15
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(s_axis_tready_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg_1),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(int_axis_t_tready__0),
        .O(m_axis_tvalid_reg_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__15_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'h88FF888F)) 
    s_axis_tready_reg_i_1__13__0
       (.I0(s_axis_tready_reg_reg_0),
        .I1(s_axis_tready_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(temp_m_axis_tvalid_reg),
        .I4(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_3),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF008FFF00008000)) 
    temp_m_axis_tvalid_reg_i_1__17
       (.I0(s_axis_tready_reg_reg_1),
        .I1(int_aps_wght_m_axis_tvalid),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_t_tready__0),
        .I5(temp_m_axis_tvalid_reg_1),
        .O(temp_m_axis_tvalid_reg_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__17_n_0),
        .Q(temp_m_axis_tvalid_reg_1),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register_8
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tvalid_reg_0,
    m_axis_tvalid_reg_reg_0,
    op1,
    s_axis_tready_early_6,
    Q,
    s_axis_tready_early_1,
    core_clk,
    int_axis_t_tready__0,
    int_aps_wght_m_axis_tdata,
    s_axis_tready_reg_reg_1,
    int_aps_wght_m_axis_tvalid,
    temp_m_axis_tvalid_reg_15,
    s_axis_tready_reg_reg_2,
    \temp_m_axis_tdata_reg_reg[0]_0 );
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tvalid_reg_0;
  output m_axis_tvalid_reg_reg_0;
  output [15:0]op1;
  output s_axis_tready_early_6;
  input [0:0]Q;
  input s_axis_tready_early_1;
  input core_clk;
  input int_axis_t_tready__0;
  input [15:0]int_aps_wght_m_axis_tdata;
  input s_axis_tready_reg_reg_1;
  input [0:0]int_aps_wght_m_axis_tvalid;
  input temp_m_axis_tvalid_reg_15;
  input s_axis_tready_reg_reg_2;
  input [0:0]\temp_m_axis_tdata_reg_reg[0]_0 ;

  wire [0:0]Q;
  wire core_clk;
  wire [15:0]int_aps_wght_m_axis_tdata;
  wire [0:0]int_aps_wght_m_axis_tvalid;
  wire int_axis_t_tready__0;
  wire m_axis_tvalid_reg_i_1__13_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [15:0]op1;
  wire s_axis_tready_early_1;
  wire s_axis_tready_early_6;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tready_reg_reg_1;
  wire s_axis_tready_reg_reg_2;
  wire [0:0]\temp_m_axis_tdata_reg_reg[0]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_15;
  wire temp_m_axis_tvalid_reg_i_1__15_n_0;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_10__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[8]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(op1[8]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_11__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[7]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(op1[7]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_12__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[6]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(op1[6]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_13__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[5]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(op1[5]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_14__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[4]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(op1[4]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_15__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[3]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(op1[3]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_16__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[2]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(op1[2]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_17__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[1]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(op1[1]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_18__0 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[0]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(op1[0]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_3__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[15]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(op1[15]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_4__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[14]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(op1[14]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_5__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[13]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(op1[13]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_6__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[12]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(op1[12]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_7__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[11]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(op1[11]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_8__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[10]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(op1[10]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_9__1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_t_tready__0),
        .I3(int_aps_wght_m_axis_tdata[9]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(op1[9]));
  LUT6 #(
    .INIT(64'h8888F0F0FF88FF00)) 
    m_axis_tvalid_reg_i_1__13
       (.I0(int_aps_wght_m_axis_tvalid),
        .I1(s_axis_tready_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg_0),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(int_axis_t_tready__0),
        .O(m_axis_tvalid_reg_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__13_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  LUT5 #(
    .INIT(32'h88FF888F)) 
    s_axis_tready_reg_i_1__14
       (.I0(s_axis_tready_reg_reg_0),
        .I1(s_axis_tready_reg_reg_1),
        .I2(int_aps_wght_m_axis_tvalid),
        .I3(temp_m_axis_tvalid_reg_15),
        .I4(s_axis_tready_reg_reg_2),
        .O(s_axis_tready_early_6));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_1),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg_reg[0]_0 ),
        .D(int_aps_wght_m_axis_tdata[9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF008FFF00008000)) 
    temp_m_axis_tvalid_reg_i_1__15
       (.I0(s_axis_tready_reg_reg_1),
        .I1(int_aps_wght_m_axis_tvalid),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_t_tready__0),
        .I5(temp_m_axis_tvalid_reg_0),
        .O(temp_m_axis_tvalid_reg_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__15_n_0),
        .Q(temp_m_axis_tvalid_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register__parameterized0
   (s_axis_tready_reg_reg_0,
    m_axis_tlast_reg_reg_0,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    E,
    \m_axis_tkeep_reg_reg[1]_0 ,
    D,
    s_axis_tlast_int,
    temp_m_axis_tvalid_next1_out,
    m_axis_tlast_reg_reg_1,
    operation_busy_reg,
    \m_axis_tkeep_reg_reg[1]_1 ,
    temp_m_axis_tvalid_next1_out_0,
    \m_axis_tkeep_reg_reg[1]_2 ,
    \m_axis_tkeep_reg_reg[2]_0 ,
    temp_m_axis_tvalid_next1_out_1,
    \m_axis_tkeep_reg_reg[2]_1 ,
    \m_axis_tkeep_reg_reg[3]_0 ,
    temp_m_axis_tvalid_next1_out_2,
    \m_axis_tkeep_reg_reg[3]_1 ,
    \m_axis_tdata_reg_reg[63]_0 ,
    Q,
    core_clk,
    int_adp_wght_m_axis_tlast,
    temp_m_axis_tvalid_reg_reg_0,
    m_axis_tvalid_reg_reg_1,
    int_adp_wght_m_axis_tvalid,
    m_axis_tlast_reg_reg_2,
    m_terminate_frame_reg,
    operation_busy_bus,
    s_axis_tready_int,
    \locked_channels_reg_reg[3] ,
    s_axis_tready_int_3,
    s_axis_tready_int_4,
    s_axis_tready_int_5,
    CO);
  output s_axis_tready_reg_reg_0;
  output m_axis_tlast_reg_reg_0;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [0:0]E;
  output \m_axis_tkeep_reg_reg[1]_0 ;
  output [3:0]D;
  output s_axis_tlast_int;
  output temp_m_axis_tvalid_next1_out;
  output m_axis_tlast_reg_reg_1;
  output operation_busy_reg;
  output \m_axis_tkeep_reg_reg[1]_1 ;
  output temp_m_axis_tvalid_next1_out_0;
  output \m_axis_tkeep_reg_reg[1]_2 ;
  output \m_axis_tkeep_reg_reg[2]_0 ;
  output temp_m_axis_tvalid_next1_out_1;
  output \m_axis_tkeep_reg_reg[2]_1 ;
  output \m_axis_tkeep_reg_reg[3]_0 ;
  output temp_m_axis_tvalid_next1_out_2;
  output \m_axis_tkeep_reg_reg[3]_1 ;
  output [63:0]\m_axis_tdata_reg_reg[63]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_adp_wght_m_axis_tlast;
  input temp_m_axis_tvalid_reg_reg_0;
  input m_axis_tvalid_reg_reg_1;
  input int_adp_wght_m_axis_tvalid;
  input [68:0]m_axis_tlast_reg_reg_2;
  input m_terminate_frame_reg;
  input [3:0]operation_busy_bus;
  input s_axis_tready_int;
  input [3:0]\locked_channels_reg_reg[3] ;
  input s_axis_tready_int_3;
  input s_axis_tready_int_4;
  input s_axis_tready_int_5;
  input [0:0]CO;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire int_adp_wght_m_axis_tlast;
  wire int_adp_wght_m_axis_tvalid;
  wire [3:0]int_axis_tkeep;
  wire [3:0]\locked_channels_reg_reg[3] ;
  wire \m_axis_tdata_reg[0]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[10]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[11]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[12]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[13]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[14]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[15]_i_1__6_n_0 ;
  wire \m_axis_tdata_reg[16]_i_1_n_0 ;
  wire \m_axis_tdata_reg[17]_i_1_n_0 ;
  wire \m_axis_tdata_reg[18]_i_1_n_0 ;
  wire \m_axis_tdata_reg[19]_i_1_n_0 ;
  wire \m_axis_tdata_reg[1]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[20]_i_1_n_0 ;
  wire \m_axis_tdata_reg[21]_i_1_n_0 ;
  wire \m_axis_tdata_reg[22]_i_1_n_0 ;
  wire \m_axis_tdata_reg[23]_i_1_n_0 ;
  wire \m_axis_tdata_reg[24]_i_1_n_0 ;
  wire \m_axis_tdata_reg[25]_i_1_n_0 ;
  wire \m_axis_tdata_reg[26]_i_1_n_0 ;
  wire \m_axis_tdata_reg[27]_i_1_n_0 ;
  wire \m_axis_tdata_reg[28]_i_1_n_0 ;
  wire \m_axis_tdata_reg[29]_i_1_n_0 ;
  wire \m_axis_tdata_reg[2]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[30]_i_1_n_0 ;
  wire \m_axis_tdata_reg[31]_i_1_n_0 ;
  wire \m_axis_tdata_reg[32]_i_1_n_0 ;
  wire \m_axis_tdata_reg[33]_i_1_n_0 ;
  wire \m_axis_tdata_reg[34]_i_1_n_0 ;
  wire \m_axis_tdata_reg[35]_i_1_n_0 ;
  wire \m_axis_tdata_reg[36]_i_1_n_0 ;
  wire \m_axis_tdata_reg[37]_i_1_n_0 ;
  wire \m_axis_tdata_reg[38]_i_1_n_0 ;
  wire \m_axis_tdata_reg[39]_i_1_n_0 ;
  wire \m_axis_tdata_reg[3]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[40]_i_1_n_0 ;
  wire \m_axis_tdata_reg[41]_i_1_n_0 ;
  wire \m_axis_tdata_reg[42]_i_1_n_0 ;
  wire \m_axis_tdata_reg[43]_i_1_n_0 ;
  wire \m_axis_tdata_reg[44]_i_1_n_0 ;
  wire \m_axis_tdata_reg[45]_i_1_n_0 ;
  wire \m_axis_tdata_reg[46]_i_1_n_0 ;
  wire \m_axis_tdata_reg[47]_i_1_n_0 ;
  wire \m_axis_tdata_reg[48]_i_1_n_0 ;
  wire \m_axis_tdata_reg[49]_i_1_n_0 ;
  wire \m_axis_tdata_reg[4]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[50]_i_1_n_0 ;
  wire \m_axis_tdata_reg[51]_i_1_n_0 ;
  wire \m_axis_tdata_reg[52]_i_1_n_0 ;
  wire \m_axis_tdata_reg[53]_i_1_n_0 ;
  wire \m_axis_tdata_reg[54]_i_1_n_0 ;
  wire \m_axis_tdata_reg[55]_i_1_n_0 ;
  wire \m_axis_tdata_reg[56]_i_1_n_0 ;
  wire \m_axis_tdata_reg[57]_i_1_n_0 ;
  wire \m_axis_tdata_reg[58]_i_1_n_0 ;
  wire \m_axis_tdata_reg[59]_i_1_n_0 ;
  wire \m_axis_tdata_reg[5]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[60]_i_1_n_0 ;
  wire \m_axis_tdata_reg[61]_i_1_n_0 ;
  wire \m_axis_tdata_reg[62]_i_1_n_0 ;
  wire \m_axis_tdata_reg[63]_i_2_n_0 ;
  wire \m_axis_tdata_reg[6]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[7]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[8]_i_1__3_n_0 ;
  wire \m_axis_tdata_reg[9]_i_1__3_n_0 ;
  wire [63:0]\m_axis_tdata_reg_reg[63]_0 ;
  wire m_axis_tkeep_reg;
  wire \m_axis_tkeep_reg[0]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[1]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[2]_i_1_n_0 ;
  wire \m_axis_tkeep_reg[3]_i_1_n_0 ;
  wire \m_axis_tkeep_reg_reg[1]_0 ;
  wire \m_axis_tkeep_reg_reg[1]_1 ;
  wire \m_axis_tkeep_reg_reg[1]_2 ;
  wire \m_axis_tkeep_reg_reg[2]_0 ;
  wire \m_axis_tkeep_reg_reg[2]_1 ;
  wire \m_axis_tkeep_reg_reg[3]_0 ;
  wire \m_axis_tkeep_reg_reg[3]_1 ;
  wire m_axis_tlast_reg_i_1__17_n_0;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire [68:0]m_axis_tlast_reg_reg_2;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire m_terminate_frame_reg;
  wire [3:2]new_transfer0;
  wire [3:0]operation_busy_bus;
  wire operation_busy_reg;
  wire s_axis_tlast_int;
  wire s_axis_tready_early;
  wire s_axis_tready_int;
  wire s_axis_tready_int_3;
  wire s_axis_tready_int_4;
  wire s_axis_tready_int_5;
  wire s_axis_tready_reg_reg_0;
  wire [63:0]temp_m_axis_tdata_reg;
  wire \temp_m_axis_tdata_reg[63]_i_1_n_0 ;
  wire [3:0]temp_m_axis_tkeep_reg;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_next1_out;
  wire temp_m_axis_tvalid_next1_out_0;
  wire temp_m_axis_tvalid_next1_out_1;
  wire temp_m_axis_tvalid_next1_out_2;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_reg_0;

  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \fsm_state[0]_i_2 
       (.I0(m_axis_tlast_reg_reg_0),
        .I1(operation_busy_bus[0]),
        .I2(int_axis_tkeep[0]),
        .I3(\locked_channels_reg_reg[3] [0]),
        .I4(m_axis_tvalid_reg_reg_0),
        .I5(s_axis_tready_int),
        .O(m_axis_tlast_reg_reg_1));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \fsm_state[0]_i_2__0 
       (.I0(int_axis_tkeep[1]),
        .I1(\locked_channels_reg_reg[3] [1]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(operation_busy_bus[1]),
        .I4(s_axis_tready_int_3),
        .I5(m_axis_tlast_reg_reg_0),
        .O(\m_axis_tkeep_reg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \fsm_state[0]_i_2__1 
       (.I0(int_axis_tkeep[2]),
        .I1(\locked_channels_reg_reg[3] [2]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(operation_busy_bus[2]),
        .I4(s_axis_tready_int_4),
        .I5(m_axis_tlast_reg_reg_0),
        .O(\m_axis_tkeep_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \fsm_state[0]_i_2__2 
       (.I0(int_axis_tkeep[3]),
        .I1(\locked_channels_reg_reg[3] [3]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(operation_busy_bus[3]),
        .I4(s_axis_tready_int_5),
        .I5(m_axis_tlast_reg_reg_0),
        .O(\m_axis_tkeep_reg_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \fsm_state[1]_i_2 
       (.I0(s_axis_tready_int_3),
        .I1(operation_busy_bus[1]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [1]),
        .I4(int_axis_tkeep[1]),
        .O(temp_m_axis_tvalid_next1_out_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \fsm_state[1]_i_2__0 
       (.I0(s_axis_tready_int_4),
        .I1(operation_busy_bus[2]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [2]),
        .I4(int_axis_tkeep[2]),
        .O(temp_m_axis_tvalid_next1_out_1));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \fsm_state[1]_i_2__1 
       (.I0(s_axis_tready_int_5),
        .I1(operation_busy_bus[3]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [3]),
        .I4(int_axis_tkeep[3]),
        .O(temp_m_axis_tvalid_next1_out_2));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[0]_i_1 
       (.I0(operation_busy_bus[0]),
        .I1(s_axis_tready_int),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [0]),
        .I4(int_axis_tkeep[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[1]_i_1 
       (.I0(operation_busy_bus[1]),
        .I1(s_axis_tready_int_3),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [1]),
        .I4(int_axis_tkeep[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[2]_i_1 
       (.I0(operation_busy_bus[2]),
        .I1(s_axis_tready_int_4),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [2]),
        .I4(int_axis_tkeep[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFF80FF00)) 
    \locked_channels_reg[3]_i_2 
       (.I0(operation_busy_bus[3]),
        .I1(s_axis_tready_int_5),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(\locked_channels_reg_reg[3] [3]),
        .I4(int_axis_tkeep[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \m_axis_pipe_reg[1][72]_i_1 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(int_adp_wght_m_axis_tvalid),
        .O(E));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[0]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[0]),
        .I4(temp_m_axis_tdata_reg[0]),
        .O(\m_axis_tdata_reg[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[10]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[10]),
        .I4(temp_m_axis_tdata_reg[10]),
        .O(\m_axis_tdata_reg[10]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[11]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[11]),
        .I4(temp_m_axis_tdata_reg[11]),
        .O(\m_axis_tdata_reg[11]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[12]_i_1__6 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[12]),
        .I4(temp_m_axis_tdata_reg[12]),
        .O(\m_axis_tdata_reg[12]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[13]_i_1__6 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[13]),
        .I4(temp_m_axis_tdata_reg[13]),
        .O(\m_axis_tdata_reg[13]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[14]_i_1__6 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[14]),
        .I4(temp_m_axis_tdata_reg[14]),
        .O(\m_axis_tdata_reg[14]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[15]_i_1__6 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[15]),
        .I4(temp_m_axis_tdata_reg[15]),
        .O(\m_axis_tdata_reg[15]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[16]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[16]),
        .I4(temp_m_axis_tdata_reg[16]),
        .O(\m_axis_tdata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[17]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[17]),
        .I4(temp_m_axis_tdata_reg[17]),
        .O(\m_axis_tdata_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[18]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[18]),
        .I4(temp_m_axis_tdata_reg[18]),
        .O(\m_axis_tdata_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[19]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[19]),
        .I4(temp_m_axis_tdata_reg[19]),
        .O(\m_axis_tdata_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[1]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[1]),
        .I4(temp_m_axis_tdata_reg[1]),
        .O(\m_axis_tdata_reg[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[20]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[20]),
        .I4(temp_m_axis_tdata_reg[20]),
        .O(\m_axis_tdata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[21]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[21]),
        .I4(temp_m_axis_tdata_reg[21]),
        .O(\m_axis_tdata_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[22]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[22]),
        .I4(temp_m_axis_tdata_reg[22]),
        .O(\m_axis_tdata_reg[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[23]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[23]),
        .I4(temp_m_axis_tdata_reg[23]),
        .O(\m_axis_tdata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[24]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[24]),
        .I4(temp_m_axis_tdata_reg[24]),
        .O(\m_axis_tdata_reg[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[25]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[25]),
        .I4(temp_m_axis_tdata_reg[25]),
        .O(\m_axis_tdata_reg[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[26]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[26]),
        .I4(temp_m_axis_tdata_reg[26]),
        .O(\m_axis_tdata_reg[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[27]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[27]),
        .I4(temp_m_axis_tdata_reg[27]),
        .O(\m_axis_tdata_reg[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[28]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[28]),
        .I4(temp_m_axis_tdata_reg[28]),
        .O(\m_axis_tdata_reg[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[29]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[29]),
        .I4(temp_m_axis_tdata_reg[29]),
        .O(\m_axis_tdata_reg[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[2]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[2]),
        .I4(temp_m_axis_tdata_reg[2]),
        .O(\m_axis_tdata_reg[2]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[30]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[30]),
        .I4(temp_m_axis_tdata_reg[30]),
        .O(\m_axis_tdata_reg[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[31]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[31]),
        .I4(temp_m_axis_tdata_reg[31]),
        .O(\m_axis_tdata_reg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[32]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[32]),
        .I4(temp_m_axis_tdata_reg[32]),
        .O(\m_axis_tdata_reg[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[33]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[33]),
        .I4(temp_m_axis_tdata_reg[33]),
        .O(\m_axis_tdata_reg[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[34]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[34]),
        .I4(temp_m_axis_tdata_reg[34]),
        .O(\m_axis_tdata_reg[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[35]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[35]),
        .I4(temp_m_axis_tdata_reg[35]),
        .O(\m_axis_tdata_reg[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[36]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[36]),
        .I4(temp_m_axis_tdata_reg[36]),
        .O(\m_axis_tdata_reg[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[37]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[37]),
        .I4(temp_m_axis_tdata_reg[37]),
        .O(\m_axis_tdata_reg[37]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[38]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[38]),
        .I4(temp_m_axis_tdata_reg[38]),
        .O(\m_axis_tdata_reg[38]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[39]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[39]),
        .I4(temp_m_axis_tdata_reg[39]),
        .O(\m_axis_tdata_reg[39]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[3]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[3]),
        .I4(temp_m_axis_tdata_reg[3]),
        .O(\m_axis_tdata_reg[3]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[40]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[40]),
        .I4(temp_m_axis_tdata_reg[40]),
        .O(\m_axis_tdata_reg[40]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[41]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[41]),
        .I4(temp_m_axis_tdata_reg[41]),
        .O(\m_axis_tdata_reg[41]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[42]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[42]),
        .I4(temp_m_axis_tdata_reg[42]),
        .O(\m_axis_tdata_reg[42]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[43]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[43]),
        .I4(temp_m_axis_tdata_reg[43]),
        .O(\m_axis_tdata_reg[43]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[44]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[44]),
        .I4(temp_m_axis_tdata_reg[44]),
        .O(\m_axis_tdata_reg[44]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[45]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[45]),
        .I4(temp_m_axis_tdata_reg[45]),
        .O(\m_axis_tdata_reg[45]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[46]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[46]),
        .I4(temp_m_axis_tdata_reg[46]),
        .O(\m_axis_tdata_reg[46]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[47]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[47]),
        .I4(temp_m_axis_tdata_reg[47]),
        .O(\m_axis_tdata_reg[47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[48]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[48]),
        .I4(temp_m_axis_tdata_reg[48]),
        .O(\m_axis_tdata_reg[48]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[49]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[49]),
        .I4(temp_m_axis_tdata_reg[49]),
        .O(\m_axis_tdata_reg[49]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[4]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[4]),
        .I4(temp_m_axis_tdata_reg[4]),
        .O(\m_axis_tdata_reg[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[50]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[50]),
        .I4(temp_m_axis_tdata_reg[50]),
        .O(\m_axis_tdata_reg[50]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[51]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[51]),
        .I4(temp_m_axis_tdata_reg[51]),
        .O(\m_axis_tdata_reg[51]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[52]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[52]),
        .I4(temp_m_axis_tdata_reg[52]),
        .O(\m_axis_tdata_reg[52]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[53]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[53]),
        .I4(temp_m_axis_tdata_reg[53]),
        .O(\m_axis_tdata_reg[53]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[54]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[54]),
        .I4(temp_m_axis_tdata_reg[54]),
        .O(\m_axis_tdata_reg[54]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[55]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[55]),
        .I4(temp_m_axis_tdata_reg[55]),
        .O(\m_axis_tdata_reg[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[56]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[56]),
        .I4(temp_m_axis_tdata_reg[56]),
        .O(\m_axis_tdata_reg[56]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[57]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[57]),
        .I4(temp_m_axis_tdata_reg[57]),
        .O(\m_axis_tdata_reg[57]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[58]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[58]),
        .I4(temp_m_axis_tdata_reg[58]),
        .O(\m_axis_tdata_reg[58]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[59]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[59]),
        .I4(temp_m_axis_tdata_reg[59]),
        .O(\m_axis_tdata_reg[59]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[5]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[5]),
        .I4(temp_m_axis_tdata_reg[5]),
        .O(\m_axis_tdata_reg[5]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[60]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[60]),
        .I4(temp_m_axis_tdata_reg[60]),
        .O(\m_axis_tdata_reg[60]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[61]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[61]),
        .I4(temp_m_axis_tdata_reg[61]),
        .O(\m_axis_tdata_reg[61]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[62]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[62]),
        .I4(temp_m_axis_tdata_reg[62]),
        .O(\m_axis_tdata_reg[62]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \m_axis_tdata_reg[63]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .O(m_axis_tkeep_reg));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[63]_i_2 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[63]),
        .I4(temp_m_axis_tdata_reg[63]),
        .O(\m_axis_tdata_reg[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[6]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[6]),
        .I4(temp_m_axis_tdata_reg[6]),
        .O(\m_axis_tdata_reg[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[7]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[7]),
        .I4(temp_m_axis_tdata_reg[7]),
        .O(\m_axis_tdata_reg[7]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[8]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[8]),
        .I4(temp_m_axis_tdata_reg[8]),
        .O(\m_axis_tdata_reg[8]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tdata_reg[9]_i_1__3 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[9]),
        .I4(temp_m_axis_tdata_reg[9]),
        .O(\m_axis_tdata_reg[9]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[0]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[10]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[11]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[12]_i_1__6_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[13]_i_1__6_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[14]_i_1__6_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[15]_i_1__6_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[16]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[17]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[18]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[19]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[1]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[20]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[21]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[22]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[23]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[24]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[25]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[26]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[27]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[28]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[29]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[2]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[30]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[31]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[32]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[33] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[33]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[34] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[34]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[35] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[35]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[36] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[36]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[37] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[37]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[38] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[38]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[39] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[39]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[3]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[40] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[40]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[41] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[41]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[42] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[42]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[43] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[43]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[44] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[44]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[45] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[45]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[46] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[46]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[47] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[47]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[48] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[48]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[49] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[49]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[4]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[50] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[50]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[51] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[51]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[52] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[52]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[53] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[53]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[54] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[54]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[55] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[55]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[56] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[56]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[57] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[57]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[58] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[58]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[59] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[59]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[5]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[60] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[60]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[61] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[61]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[62] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[62]_i_1_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[63] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[63]_i_2_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[6]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[7]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[8]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tdata_reg[9]_i_1__3_n_0 ),
        .Q(\m_axis_tdata_reg_reg[63]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[0]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[64]),
        .I4(temp_m_axis_tkeep_reg[0]),
        .O(\m_axis_tkeep_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[1]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[65]),
        .I4(temp_m_axis_tkeep_reg[1]),
        .O(\m_axis_tkeep_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[2]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[66]),
        .I4(temp_m_axis_tkeep_reg[2]),
        .O(\m_axis_tkeep_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF4FB000)) 
    \m_axis_tkeep_reg[3]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[67]),
        .I4(temp_m_axis_tkeep_reg[3]),
        .O(\m_axis_tkeep_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[0] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tkeep_reg[0]_i_1_n_0 ),
        .Q(int_axis_tkeep[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tkeep_reg[1]_i_1_n_0 ),
        .Q(int_axis_tkeep[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[2] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tkeep_reg[2]_i_1_n_0 ),
        .Q(int_axis_tkeep[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tkeep_reg_reg[3] 
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(\m_axis_tkeep_reg[3]_i_1_n_0 ),
        .Q(int_axis_tkeep[3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFF4FB0B0B000)) 
    m_axis_tlast_reg_i_1__17
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(m_axis_tlast_reg_reg_2[68]),
        .I4(m_terminate_frame_reg),
        .I5(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tkeep_reg),
        .D(m_axis_tlast_reg_i_1__17_n_0),
        .Q(m_axis_tlast_reg_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_reg_1),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    s_axis_tready_reg_i_1__12
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(int_adp_wght_m_axis_tvalid),
        .O(s_axis_tready_early));
  LUT6 #(
    .INIT(64'hB0BB000000000000)) 
    s_axis_tready_reg_i_2__2
       (.I0(D[1]),
        .I1(int_axis_tkeep[1]),
        .I2(D[0]),
        .I3(int_axis_tkeep[0]),
        .I4(new_transfer0[3]),
        .I5(new_transfer0[2]),
        .O(\m_axis_tkeep_reg_reg[1]_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    s_axis_tready_reg_i_2__3
       (.I0(operation_busy_bus[0]),
        .I1(int_axis_tkeep[0]),
        .I2(\locked_channels_reg_reg[3] [0]),
        .I3(m_axis_tvalid_reg_reg_0),
        .O(operation_busy_reg));
  LUT4 #(
    .INIT(16'hDFFF)) 
    s_axis_tready_reg_i_2__4
       (.I0(int_axis_tkeep[1]),
        .I1(\locked_channels_reg_reg[3] [1]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(operation_busy_bus[1]),
        .O(\m_axis_tkeep_reg_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    s_axis_tready_reg_i_2__5
       (.I0(int_axis_tkeep[2]),
        .I1(\locked_channels_reg_reg[3] [2]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(operation_busy_bus[2]),
        .O(\m_axis_tkeep_reg_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    s_axis_tready_reg_i_2__6
       (.I0(int_axis_tkeep[3]),
        .I1(\locked_channels_reg_reg[3] [3]),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(operation_busy_bus[3]),
        .O(\m_axis_tkeep_reg_reg[3]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hEAAAFFFF)) 
    s_axis_tready_reg_i_3
       (.I0(\locked_channels_reg_reg[3] [3]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_int_5),
        .I3(operation_busy_bus[3]),
        .I4(int_axis_tkeep[3]),
        .O(new_transfer0[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hEAAAFFFF)) 
    s_axis_tready_reg_i_4
       (.I0(\locked_channels_reg_reg[3] [2]),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_int_4),
        .I3(operation_busy_bus[2]),
        .I4(int_axis_tkeep[2]),
        .O(new_transfer0[2]));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[63]_i_1 
       (.I0(\m_axis_tkeep_reg_reg[1]_0 ),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .O(\temp_m_axis_tdata_reg[63]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[0]),
        .Q(temp_m_axis_tdata_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[10]),
        .Q(temp_m_axis_tdata_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[11]),
        .Q(temp_m_axis_tdata_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[12]),
        .Q(temp_m_axis_tdata_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[13]),
        .Q(temp_m_axis_tdata_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[14]),
        .Q(temp_m_axis_tdata_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[15]),
        .Q(temp_m_axis_tdata_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[16]),
        .Q(temp_m_axis_tdata_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[17]),
        .Q(temp_m_axis_tdata_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[18]),
        .Q(temp_m_axis_tdata_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[19]),
        .Q(temp_m_axis_tdata_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[1]),
        .Q(temp_m_axis_tdata_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[20]),
        .Q(temp_m_axis_tdata_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[21]),
        .Q(temp_m_axis_tdata_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[22]),
        .Q(temp_m_axis_tdata_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[23]),
        .Q(temp_m_axis_tdata_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[24]),
        .Q(temp_m_axis_tdata_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[25]),
        .Q(temp_m_axis_tdata_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[26]),
        .Q(temp_m_axis_tdata_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[27]),
        .Q(temp_m_axis_tdata_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[28]),
        .Q(temp_m_axis_tdata_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[29]),
        .Q(temp_m_axis_tdata_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[2]),
        .Q(temp_m_axis_tdata_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[30]),
        .Q(temp_m_axis_tdata_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[31]),
        .Q(temp_m_axis_tdata_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[32]),
        .Q(temp_m_axis_tdata_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[33] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[33]),
        .Q(temp_m_axis_tdata_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[34] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[34]),
        .Q(temp_m_axis_tdata_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[35] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[35]),
        .Q(temp_m_axis_tdata_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[36] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[36]),
        .Q(temp_m_axis_tdata_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[37] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[37]),
        .Q(temp_m_axis_tdata_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[38] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[38]),
        .Q(temp_m_axis_tdata_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[39] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[39]),
        .Q(temp_m_axis_tdata_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[3]),
        .Q(temp_m_axis_tdata_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[40] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[40]),
        .Q(temp_m_axis_tdata_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[41] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[41]),
        .Q(temp_m_axis_tdata_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[42] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[42]),
        .Q(temp_m_axis_tdata_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[43] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[43]),
        .Q(temp_m_axis_tdata_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[44] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[44]),
        .Q(temp_m_axis_tdata_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[45] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[45]),
        .Q(temp_m_axis_tdata_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[46] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[46]),
        .Q(temp_m_axis_tdata_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[47] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[47]),
        .Q(temp_m_axis_tdata_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[48] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[48]),
        .Q(temp_m_axis_tdata_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[49] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[49]),
        .Q(temp_m_axis_tdata_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[4]),
        .Q(temp_m_axis_tdata_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[50] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[50]),
        .Q(temp_m_axis_tdata_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[51] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[51]),
        .Q(temp_m_axis_tdata_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[52] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[52]),
        .Q(temp_m_axis_tdata_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[53] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[53]),
        .Q(temp_m_axis_tdata_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[54] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[54]),
        .Q(temp_m_axis_tdata_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[55] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[55]),
        .Q(temp_m_axis_tdata_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[56] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[56]),
        .Q(temp_m_axis_tdata_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[57] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[57]),
        .Q(temp_m_axis_tdata_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[58] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[58]),
        .Q(temp_m_axis_tdata_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[59] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[59]),
        .Q(temp_m_axis_tdata_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[5]),
        .Q(temp_m_axis_tdata_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[60] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[60]),
        .Q(temp_m_axis_tdata_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[61] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[61]),
        .Q(temp_m_axis_tdata_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[62] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[62]),
        .Q(temp_m_axis_tdata_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[63] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[63]),
        .Q(temp_m_axis_tdata_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[6]),
        .Q(temp_m_axis_tdata_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[7]),
        .Q(temp_m_axis_tdata_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[8]),
        .Q(temp_m_axis_tdata_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[9]),
        .Q(temp_m_axis_tdata_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[0] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[64]),
        .Q(temp_m_axis_tkeep_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[1] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[65]),
        .Q(temp_m_axis_tkeep_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[2] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[66]),
        .Q(temp_m_axis_tkeep_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tkeep_reg_reg[3] 
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(m_axis_tlast_reg_reg_2[67]),
        .Q(temp_m_axis_tkeep_reg[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF8)) 
    temp_m_axis_tlast_reg_i_1__9
       (.I0(CO),
        .I1(temp_m_axis_tvalid_next1_out),
        .I2(m_axis_tlast_reg_reg_0),
        .O(s_axis_tlast_int));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    temp_m_axis_tlast_reg_i_2__4
       (.I0(s_axis_tready_int),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(\locked_channels_reg_reg[3] [0]),
        .I3(int_axis_tkeep[0]),
        .I4(operation_busy_bus[0]),
        .O(temp_m_axis_tvalid_next1_out));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(\temp_m_axis_tdata_reg[63]_i_1_n_0 ),
        .D(int_adp_wght_m_axis_tlast),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_reg_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register__parameterized1
   (int_buf_rslt_m_axis_tvalid,
    E,
    int_buf_rslt_m_axis_tlast,
    \m_axis_tdata_reg_reg[15]_0 ,
    Q,
    core_clk,
    int_buf_rslt_s_axis_tvalid,
    D,
    \upsize.s_axis_tvalid_reg );
  output int_buf_rslt_m_axis_tvalid;
  output [0:0]E;
  output int_buf_rslt_m_axis_tlast;
  output [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  input [0:0]Q;
  input core_clk;
  input int_buf_rslt_s_axis_tvalid;
  input [15:0]D;
  input \upsize.s_axis_tvalid_reg ;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire int_buf_rslt_m_axis_tlast;
  wire int_buf_rslt_m_axis_tvalid;
  wire int_buf_rslt_s_axis_tvalid;
  wire [15:0]\m_axis_tdata_reg_reg[15]_0 ;
  wire m_axis_tvalid_next;
  wire s_axis_tready_early;
  wire \upsize.s_axis_tvalid_reg ;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\m_axis_tdata_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_buf_rslt_s_axis_tvalid),
        .Q(int_buf_rslt_m_axis_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    m_axis_tvalid_reg_i_1__16
       (.I0(int_buf_rslt_s_axis_tvalid),
        .I1(E),
        .I2(\upsize.s_axis_tvalid_reg ),
        .I3(int_buf_rslt_m_axis_tvalid),
        .O(m_axis_tvalid_next));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_next),
        .Q(int_buf_rslt_m_axis_tvalid),
        .R(Q));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h07F7)) 
    s_axis_tready_reg_i_1__17
       (.I0(int_buf_rslt_m_axis_tvalid),
        .I1(\upsize.s_axis_tvalid_reg ),
        .I2(E),
        .I3(int_buf_rslt_s_axis_tvalid),
        .O(s_axis_tready_early));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(E),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register__parameterized4
   (\up_register_genblock.s_axis_u_tready_int ,
    temp_m_axis_tlast_reg,
    int_axis_u_tlast,
    temp_m_axis_tvalid_reg_0,
    int_axis_u_tvalid,
    \temp_m_axis_tdata_reg_reg[32]_0 ,
    \m_axis_tdata_reg_reg[31]_0 ,
    Q,
    s_axis_tready_early_2,
    core_clk,
    E,
    int_axis_ud_tlast_1,
    m_axis_tlast_reg_reg_0,
    m_axis_tlast_reg_reg_1,
    s_axis_tvalid01_out,
    int_axis_u_tready,
    \temp_m_axis_tdata_reg_reg[32]_1 ,
    op2);
  output \up_register_genblock.s_axis_u_tready_int ;
  output temp_m_axis_tlast_reg;
  output int_axis_u_tlast;
  output temp_m_axis_tvalid_reg_0;
  output int_axis_u_tvalid;
  output [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  output [15:0]\m_axis_tdata_reg_reg[31]_0 ;
  input [0:0]Q;
  input s_axis_tready_early_2;
  input core_clk;
  input [0:0]E;
  input int_axis_ud_tlast_1;
  input [0:0]m_axis_tlast_reg_reg_0;
  input m_axis_tlast_reg_reg_1;
  input s_axis_tvalid01_out;
  input int_axis_u_tready;
  input [32:0]\temp_m_axis_tdata_reg_reg[32]_1 ;
  input [15:0]op2;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire int_axis_u_tlast;
  wire int_axis_u_tready;
  wire int_axis_u_tvalid;
  wire int_axis_ud_tlast_1;
  wire [15:0]\m_axis_tdata_reg_reg[31]_0 ;
  wire [0:0]m_axis_tlast_reg_reg_0;
  wire m_axis_tlast_reg_reg_1;
  wire m_axis_tvalid_reg_i_1__14_n_0;
  wire [15:0]op2;
  wire s_axis_tready_early_2;
  wire s_axis_tvalid01_out;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_1 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg_0;
  wire temp_m_axis_tvalid_reg_i_1__16_n_0;
  wire \up_register_genblock.s_axis_u_tready_int ;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[0]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[1]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[2]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[3]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[4]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[5]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[6]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[7]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[8]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[9]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[10]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[11]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[12]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[13]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[14]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(op2[15]),
        .Q(\m_axis_tdata_reg_reg[31]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(m_axis_tlast_reg_reg_0),
        .D(m_axis_tlast_reg_reg_1),
        .Q(int_axis_u_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hAACCFAF0)) 
    m_axis_tvalid_reg_i_1__14
       (.I0(s_axis_tvalid01_out),
        .I1(temp_m_axis_tvalid_reg_0),
        .I2(int_axis_u_tvalid),
        .I3(\up_register_genblock.s_axis_u_tready_int ),
        .I4(int_axis_u_tready),
        .O(m_axis_tvalid_reg_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__14_n_0),
        .Q(int_axis_u_tvalid),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early_2),
        .Q(\up_register_genblock.s_axis_u_tready_int ),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [0]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [10]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [11]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [12]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [13]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [14]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [15]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [16]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [17]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [18]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [19]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [1]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [20]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [21]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [22]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [23]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [24]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [25]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [26]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [27]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [28]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [29]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [2]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [30]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [31]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [32]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [3]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [4]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [5]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [6]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [7]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [8]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [9]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(int_axis_ud_tlast_1),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hF0BF0080)) 
    temp_m_axis_tvalid_reg_i_1__16
       (.I0(s_axis_tvalid01_out),
        .I1(int_axis_u_tvalid),
        .I2(\up_register_genblock.s_axis_u_tready_int ),
        .I3(int_axis_u_tready),
        .I4(temp_m_axis_tvalid_reg_0),
        .O(temp_m_axis_tvalid_reg_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__16_n_0),
        .Q(temp_m_axis_tvalid_reg_0),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register__parameterized4_10
   (s_axis_tready_reg_reg_0,
    temp_m_axis_tlast_reg,
    int_axis_u_tlast,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    \temp_m_axis_tdata_reg_reg[32]_0 ,
    \m_axis_tdata_reg_reg[32]_0 ,
    Q,
    s_axis_tready_early,
    core_clk,
    int_axis_ud_tlast_2,
    E,
    m_axis_tlast_reg_reg_0,
    int_axis_u_tready,
    s_axis_tvalid01_out,
    \temp_m_axis_tdata_reg_reg[32]_1 ,
    op2);
  output s_axis_tready_reg_reg_0;
  output temp_m_axis_tlast_reg;
  output int_axis_u_tlast;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  output [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input int_axis_ud_tlast_2;
  input [0:0]E;
  input m_axis_tlast_reg_reg_0;
  input int_axis_u_tready;
  input s_axis_tvalid01_out;
  input [32:0]\temp_m_axis_tdata_reg_reg[32]_1 ;
  input [32:0]op2;

  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire int_axis_u_tlast;
  wire int_axis_u_tready;
  wire int_axis_ud_tlast_2;
  wire [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  wire m_axis_tlast_reg_reg_0;
  wire m_axis_tvalid_reg_i_1__12_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire [32:0]op2;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire s_axis_tvalid01_out;
  wire store_axis_input_to_temp;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_1 ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__14_n_0;

  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(op2[0]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(op2[10]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(op2[11]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(op2[12]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(op2[13]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(op2[14]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(op2[15]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(E),
        .D(op2[16]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(E),
        .D(op2[17]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(E),
        .D(op2[18]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(E),
        .D(op2[19]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(op2[1]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(E),
        .D(op2[20]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(E),
        .D(op2[21]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(E),
        .D(op2[22]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(E),
        .D(op2[23]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(E),
        .D(op2[24]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(E),
        .D(op2[25]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(E),
        .D(op2[26]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(E),
        .D(op2[27]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(E),
        .D(op2[28]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(E),
        .D(op2[29]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(op2[2]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(E),
        .D(op2[30]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(E),
        .D(op2[31]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(E),
        .D(op2[32]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(op2[3]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(op2[4]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(op2[5]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(op2[6]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(op2[7]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(op2[8]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(op2[9]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(m_axis_tlast_reg_reg_0),
        .Q(int_axis_u_tlast),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hAACCFAF0)) 
    m_axis_tvalid_reg_i_1__12
       (.I0(s_axis_tvalid01_out),
        .I1(temp_m_axis_tvalid_reg),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_u_tready),
        .O(m_axis_tvalid_reg_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__12_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[32]_i_1__0 
       (.I0(int_axis_u_tready),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [0]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [10]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [11]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [12]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [13]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [14]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [15]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [16]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [17]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [18]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [19]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [1]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [20]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [21]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [22]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [23]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [24]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [25]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [26]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [27]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [28]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [29]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [2]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [30]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [31]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [32]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [3]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [4]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [5]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [6]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [7]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [8]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_1 [9]),
        .Q(\temp_m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(int_axis_ud_tlast_2),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'hF0BF0080)) 
    temp_m_axis_tvalid_reg_i_1__14
       (.I0(s_axis_tvalid01_out),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .I3(int_axis_u_tready),
        .I4(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__14_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_register" *) 
module design_1_KanLayerInst_0_0_axis_register__parameterized4_13
   (s_axis_tready_reg_reg_0,
    int_axis_u_tlast,
    temp_m_axis_tvalid_reg,
    m_axis_tvalid_reg_reg_0,
    D,
    \m_axis_tdata_reg_reg[32]_0 ,
    Q,
    s_axis_tready_early,
    core_clk,
    int_axis_ud_tvalid_3,
    E,
    int_axis_u_tready,
    \temp_m_axis_tdata_reg_reg[32]_0 ,
    m_axis_tvalid_reg_reg_1);
  output s_axis_tready_reg_reg_0;
  output int_axis_u_tlast;
  output temp_m_axis_tvalid_reg;
  output m_axis_tvalid_reg_reg_0;
  output [32:0]D;
  output [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  input [0:0]Q;
  input s_axis_tready_early;
  input core_clk;
  input int_axis_ud_tvalid_3;
  input [0:0]E;
  input int_axis_u_tready;
  input [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  input m_axis_tvalid_reg_reg_1;

  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire core_clk;
  wire int_axis_u_tlast;
  wire int_axis_u_tready;
  wire int_axis_ud_tvalid_3;
  wire [32:0]\m_axis_tdata_reg_reg[32]_0 ;
  wire m_axis_tlast_reg_i_1__16_n_0;
  wire m_axis_tvalid_reg_i_1__10_n_0;
  wire m_axis_tvalid_reg_reg_0;
  wire m_axis_tvalid_reg_reg_1;
  wire s_axis_tready_early;
  wire s_axis_tready_reg_reg_0;
  wire store_axis_input_to_temp;
  wire [32:0]\temp_m_axis_tdata_reg_reg[32]_0 ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[0] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[10] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[11] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[12] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[13] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[14] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[15] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[16] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[17] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[18] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[19] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[1] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[20] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[21] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[22] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[23] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[24] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[25] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[26] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[27] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[28] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[29] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[2] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[30] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[31] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[32] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[3] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[4] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[5] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[6] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[7] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[8] ;
  wire \temp_m_axis_tdata_reg_reg_n_0_[9] ;
  wire temp_m_axis_tlast_reg;
  wire temp_m_axis_tvalid_reg;
  wire temp_m_axis_tvalid_reg_i_1__12_n_0;

  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_19 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [32]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[32] ),
        .O(D[32]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_20 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [31]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[31] ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_21 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [30]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[30] ),
        .O(D[30]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_22 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [29]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[29] ),
        .O(D[29]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_23 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [28]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[28] ),
        .O(D[28]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_24 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [27]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[27] ),
        .O(D[27]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_25 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [26]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[26] ),
        .O(D[26]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_26 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [25]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[25] ),
        .O(D[25]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_27 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [24]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[24] ),
        .O(D[24]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_28 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [23]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[23] ),
        .O(D[23]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_29 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [22]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[22] ),
        .O(D[22]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_30 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [21]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[21] ),
        .O(D[21]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_31 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [20]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[20] ),
        .O(D[20]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_32 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [19]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[19] ),
        .O(D[19]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_33 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [18]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[18] ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_34 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [17]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[17] ),
        .O(D[17]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_35 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [16]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[16] ),
        .O(D[16]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_36 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [15]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_37 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [14]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_38 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [13]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_39 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [12]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_40 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [11]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_41 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [10]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_42 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [9]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_43 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [8]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_44 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [7]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_45 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [6]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_46 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [5]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_47 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [4]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_48 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [3]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_49 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [2]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_50 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [1]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    \half_pipeline_genblock.mlt_reg_reg_i_51 
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(\temp_m_axis_tdata_reg_reg[32]_0 [0]),
        .I4(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .O(D[0]));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(E),
        .D(D[0]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(E),
        .D(D[10]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(E),
        .D(D[11]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(E),
        .D(D[12]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(E),
        .D(D[13]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(E),
        .D(D[14]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(E),
        .D(D[15]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(E),
        .D(D[16]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(E),
        .D(D[17]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(E),
        .D(D[18]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(E),
        .D(D[19]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(E),
        .D(D[1]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(E),
        .D(D[20]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(E),
        .D(D[21]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(E),
        .D(D[22]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(E),
        .D(D[23]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(E),
        .D(D[24]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(E),
        .D(D[25]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(E),
        .D(D[26]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(E),
        .D(D[27]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(E),
        .D(D[28]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(E),
        .D(D[29]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(E),
        .D(D[2]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(E),
        .D(D[30]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(E),
        .D(D[31]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(E),
        .D(D[32]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(E),
        .D(D[3]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(E),
        .D(D[4]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(E),
        .D(D[5]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(E),
        .D(D[6]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(E),
        .D(D[7]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(E),
        .D(D[8]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(E),
        .D(D[9]),
        .Q(\m_axis_tdata_reg_reg[32]_0 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF5DA200)) 
    m_axis_tlast_reg_i_1__16
       (.I0(s_axis_tready_reg_reg_0),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(int_axis_u_tready),
        .I3(int_axis_ud_tvalid_3),
        .I4(temp_m_axis_tlast_reg),
        .O(m_axis_tlast_reg_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(E),
        .D(m_axis_tlast_reg_i_1__16_n_0),
        .Q(int_axis_u_tlast),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888F0F0FF88FF00)) 
    m_axis_tvalid_reg_i_1__10
       (.I0(int_axis_ud_tvalid_3),
        .I1(m_axis_tvalid_reg_reg_1),
        .I2(temp_m_axis_tvalid_reg),
        .I3(m_axis_tvalid_reg_reg_0),
        .I4(s_axis_tready_reg_reg_0),
        .I5(int_axis_u_tready),
        .O(m_axis_tvalid_reg_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(m_axis_tvalid_reg_i_1__10_n_0),
        .Q(m_axis_tvalid_reg_reg_0),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    s_axis_tready_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(s_axis_tready_early),
        .Q(s_axis_tready_reg_reg_0),
        .R(Q));
  LUT3 #(
    .INIT(8'h40)) 
    \temp_m_axis_tdata_reg[32]_i_1 
       (.I0(int_axis_u_tready),
        .I1(m_axis_tvalid_reg_reg_0),
        .I2(s_axis_tready_reg_reg_0),
        .O(store_axis_input_to_temp));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[0] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [0]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[10] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [10]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[11] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [11]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[12] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [12]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[13] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [13]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[14] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [14]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[15] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [15]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[16] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [16]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[17] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [17]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[18] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [18]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[19] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [19]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[1] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [1]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[20] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [20]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[20] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[21] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [21]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[22] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [22]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[23] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [23]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[24] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [24]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[25] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [25]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[26] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [26]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[27] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [27]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[28] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [28]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[28] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[29] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [29]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[2] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [2]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[30] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [30]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[31] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [31]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[32] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [32]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[32] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[3] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [3]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[4] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [4]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[5] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [5]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[6] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [6]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[7] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [7]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[8] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [8]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \temp_m_axis_tdata_reg_reg[9] 
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(\temp_m_axis_tdata_reg_reg[32]_0 [9]),
        .Q(\temp_m_axis_tdata_reg_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tlast_reg_reg
       (.C(core_clk),
        .CE(store_axis_input_to_temp),
        .D(int_axis_ud_tvalid_3),
        .Q(temp_m_axis_tlast_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF008FFF00008000)) 
    temp_m_axis_tvalid_reg_i_1__12
       (.I0(m_axis_tvalid_reg_reg_1),
        .I1(int_axis_ud_tvalid_3),
        .I2(m_axis_tvalid_reg_reg_0),
        .I3(s_axis_tready_reg_reg_0),
        .I4(int_axis_u_tready),
        .I5(temp_m_axis_tvalid_reg),
        .O(temp_m_axis_tvalid_reg_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    temp_m_axis_tvalid_reg_reg
       (.C(core_clk),
        .CE(1'b1),
        .D(temp_m_axis_tvalid_reg_i_1__12_n_0),
        .Q(temp_m_axis_tvalid_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module design_1_KanLayerInst_0_0_axis_srl_fifo
   (full_reg_reg_0,
    empty_reg_reg_0,
    \ptr_reg_reg[0]_0 ,
    \data_reg_reg[0][16]_0 ,
    \data_reg_reg[0][16]_1 ,
    \data_reg_reg[1][16]_0 ,
    s_axil_scle_aclk,
    fsm_rst,
    empty_reg_reg_1,
    int_mcu_grid_m_axis_tready,
    shift1_6,
    E,
    D);
  output full_reg_reg_0;
  output empty_reg_reg_0;
  output \ptr_reg_reg[0]_0 ;
  output [4:0]\data_reg_reg[0][16]_0 ;
  output [0:0]\data_reg_reg[0][16]_1 ;
  output [0:0]\data_reg_reg[1][16]_0 ;
  input s_axil_scle_aclk;
  input fsm_rst;
  input empty_reg_reg_1;
  input int_mcu_grid_m_axis_tready;
  input shift1_6;
  input [0:0]E;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]\data_reg_reg[0][16]_0 ;
  wire [0:0]\data_reg_reg[0][16]_1 ;
  wire [0:0]\data_reg_reg[1][16]_0 ;
  wire \data_reg_reg_n_0_[0][12] ;
  wire \data_reg_reg_n_0_[0][13] ;
  wire \data_reg_reg_n_0_[0][14] ;
  wire \data_reg_reg_n_0_[0][15] ;
  wire \data_reg_reg_n_0_[1][12] ;
  wire \data_reg_reg_n_0_[1][13] ;
  wire \data_reg_reg_n_0_[1][14] ;
  wire \data_reg_reg_n_0_[1][15] ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire empty_reg_reg_1;
  wire fsm_rst;
  wire full_reg_i_1__0_n_0;
  wire full_reg_i_2__0_n_0;
  wire full_reg_reg_0;
  wire int_mcu_grid_m_axis_tready;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg_reg[0]_0 ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire s_axil_scle_aclk;
  wire shift1_6;

  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][12] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][13] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][14] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][15] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][16] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg_reg[0][16]_1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][12] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][12] ),
        .Q(\data_reg_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][13] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][13] ),
        .Q(\data_reg_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][14] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][14] ),
        .Q(\data_reg_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][15] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg_n_0_[0][15] ),
        .Q(\data_reg_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][16] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg[0][16]_1 ),
        .Q(\data_reg_reg[1][16]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F004F4F40004040)) 
    empty_reg_i_1
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(shift1_6),
        .I3(full_reg_reg_0),
        .I4(empty_reg_reg_1),
        .I5(empty_reg_reg_0),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(fsm_rst));
  LUT6 #(
    .INIT(64'h5500554000005540)) 
    full_reg_i_1__0
       (.I0(fsm_rst),
        .I1(full_reg_i_2__0_n_0),
        .I2(empty_reg_reg_1),
        .I3(full_reg_reg_0),
        .I4(int_mcu_grid_m_axis_tready),
        .I5(empty_reg_reg_0),
        .O(full_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_2__0
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(full_reg_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(full_reg_i_1__0_n_0),
        .Q(full_reg_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_2__0
       (.I0(\data_reg_reg_n_0_[0][13] ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg_n_0_[1][13] ),
        .O(\data_reg_reg[0][16]_0 [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_3__0
       (.I0(\data_reg_reg_n_0_[0][12] ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg_n_0_[1][12] ),
        .O(\data_reg_reg[0][16]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_4__0
       (.I0(\data_reg_reg_n_0_[0][15] ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg_n_0_[1][15] ),
        .O(\data_reg_reg[0][16]_0 [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_5__0
       (.I0(\data_reg_reg_n_0_[0][14] ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg_n_0_[1][14] ),
        .O(\data_reg_reg[0][16]_0 [2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_6__0
       (.I0(\data_reg_reg[0][16]_1 ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg[1][16]_0 ),
        .O(\data_reg_reg[0][16]_0 [4]));
  LUT6 #(
    .INIT(64'hFFAF55A50070AA7A)) 
    \ptr_reg[0]_i_1 
       (.I0(int_mcu_grid_m_axis_tready),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .I2(empty_reg_reg_1),
        .I3(full_reg_reg_0),
        .I4(empty_reg_reg_0),
        .I5(\ptr_reg_reg[0]_0 ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00BA45CF30FF00)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(full_reg_reg_0),
        .I2(empty_reg_reg_1),
        .I3(\ptr_reg_reg_n_0_[1] ),
        .I4(\ptr_reg_reg[0]_0 ),
        .I5(int_mcu_grid_m_axis_tready),
        .O(\ptr_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg[0]_0 ),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module design_1_KanLayerInst_0_0_axis_srl_fifo_2
   (full_reg_reg_0,
    empty_reg_reg_0,
    \ptr_reg_reg[0]_0 ,
    s_axis,
    \data_reg_reg[0][16]_0 ,
    \data_reg_reg[1][16]_0 ,
    s_axil_scle_aclk,
    fsm_rst,
    empty_reg_reg_1,
    int_mcu_scle_m_axis_tready,
    shift1,
    E,
    D);
  output full_reg_reg_0;
  output empty_reg_reg_0;
  output \ptr_reg_reg[0]_0 ;
  output [4:0]s_axis;
  output [0:0]\data_reg_reg[0][16]_0 ;
  output [0:0]\data_reg_reg[1][16]_0 ;
  input s_axil_scle_aclk;
  input fsm_rst;
  input empty_reg_reg_1;
  input int_mcu_scle_m_axis_tready;
  input shift1;
  input [0:0]E;
  input [4:0]D;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]\data_reg_reg[0][16]_0 ;
  wire [15:12]\data_reg_reg[0]_20 ;
  wire [0:0]\data_reg_reg[1][16]_0 ;
  wire [15:12]\data_reg_reg[1]_21 ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire empty_reg_reg_1;
  wire fsm_rst;
  wire full_reg_i_1__1_n_0;
  wire full_reg_reg_0;
  wire int_mcu_scle_m_axis_tready;
  wire ptr_empty1;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg_reg[0]_0 ;
  wire \ptr_reg_reg_n_0_[1] ;
  wire s_axil_scle_aclk;
  wire [4:0]s_axis;
  wire shift1;

  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][12] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\data_reg_reg[0]_20 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][13] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\data_reg_reg[0]_20 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][14] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\data_reg_reg[0]_20 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][15] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\data_reg_reg[0]_20 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][16] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\data_reg_reg[0][16]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][12] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg[0]_20 [12]),
        .Q(\data_reg_reg[1]_21 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][13] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg[0]_20 [13]),
        .Q(\data_reg_reg[1]_21 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][14] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg[0]_20 [14]),
        .Q(\data_reg_reg[1]_21 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][15] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg[0]_20 [15]),
        .Q(\data_reg_reg[1]_21 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][16] 
       (.C(s_axil_scle_aclk),
        .CE(E),
        .D(\data_reg_reg[0][16]_0 ),
        .Q(\data_reg_reg[1][16]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F004F4F40004040)) 
    empty_reg_i_1
       (.I0(\ptr_reg_reg_n_0_[1] ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(shift1),
        .I3(full_reg_reg_0),
        .I4(empty_reg_reg_1),
        .I5(empty_reg_reg_0),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(fsm_rst));
  LUT6 #(
    .INIT(64'h5500554000005540)) 
    full_reg_i_1__1
       (.I0(fsm_rst),
        .I1(ptr_empty1),
        .I2(empty_reg_reg_1),
        .I3(full_reg_reg_0),
        .I4(int_mcu_scle_m_axis_tready),
        .I5(empty_reg_reg_0),
        .O(full_reg_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_2
       (.I0(\ptr_reg_reg[0]_0 ),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .O(ptr_empty1));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(full_reg_i_1__1_n_0),
        .Q(full_reg_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_2
       (.I0(\data_reg_reg[0]_20 [13]),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg[1]_21 [13]),
        .O(s_axis[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_3
       (.I0(\data_reg_reg[0]_20 [12]),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg[1]_21 [12]),
        .O(s_axis[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_4
       (.I0(\data_reg_reg[0]_20 [15]),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg[1]_21 [15]),
        .O(s_axis[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_5
       (.I0(\data_reg_reg[0]_20 [14]),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg[1]_21 [14]),
        .O(s_axis[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_0_1_12_16_i_6
       (.I0(\data_reg_reg[0][16]_0 ),
        .I1(\ptr_reg_reg[0]_0 ),
        .I2(\data_reg_reg[1][16]_0 ),
        .O(s_axis[4]));
  LUT6 #(
    .INIT(64'hFFAF55A50070AA7A)) 
    \ptr_reg[0]_i_1 
       (.I0(int_mcu_scle_m_axis_tready),
        .I1(\ptr_reg_reg_n_0_[1] ),
        .I2(empty_reg_reg_1),
        .I3(full_reg_reg_0),
        .I4(empty_reg_reg_0),
        .I5(\ptr_reg_reg[0]_0 ),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00BA45CF30FF00)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(full_reg_reg_0),
        .I2(empty_reg_reg_1),
        .I3(\ptr_reg_reg_n_0_[1] ),
        .I4(\ptr_reg_reg[0]_0 ),
        .I5(int_mcu_scle_m_axis_tready),
        .O(\ptr_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(\ptr_reg_reg[0]_0 ),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(s_axil_scle_aclk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(\ptr_reg_reg_n_0_[1] ),
        .R(fsm_rst));
endmodule

(* ORIG_REF_NAME = "axis_srl_fifo" *) 
module design_1_KanLayerInst_0_0_axis_srl_fifo__parameterized0
   (empty_reg_reg_0,
    full_reg_reg_0,
    full_reg_reg_1,
    \data_reg_reg[4][16]_0 ,
    fsm_rst,
    bram00_ctrl_data_clk,
    \data_chn_genblock[0].data_fifo_in_axis_tvalid ,
    empty_reg_reg_1,
    intra_counter_reg0,
    \loc_counter_addr_reg_reg[0] ,
    D);
  output empty_reg_reg_0;
  output full_reg_reg_0;
  output full_reg_reg_1;
  output [4:0]\data_reg_reg[4][16]_0 ;
  input fsm_rst;
  input bram00_ctrl_data_clk;
  input \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  input empty_reg_reg_1;
  input intra_counter_reg0;
  input \loc_counter_addr_reg_reg[0] ;
  input [4:0]D;

  wire [4:0]D;
  wire bram00_ctrl_data_clk;
  wire \data_chn_genblock[0].data_fifo_in_axis_tvalid ;
  wire [16:12]\data_reg_reg[2]_22 ;
  wire [16:12]\data_reg_reg[3]_23 ;
  wire [4:0]\data_reg_reg[4][16]_0 ;
  wire [16:12]\data_reg_reg[4]_24 ;
  wire \data_reg_reg_n_0_[0][12] ;
  wire \data_reg_reg_n_0_[0][13] ;
  wire \data_reg_reg_n_0_[0][14] ;
  wire \data_reg_reg_n_0_[0][15] ;
  wire \data_reg_reg_n_0_[0][16] ;
  wire \data_reg_reg_n_0_[1][12] ;
  wire \data_reg_reg_n_0_[1][13] ;
  wire \data_reg_reg_n_0_[1][14] ;
  wire \data_reg_reg_n_0_[1][15] ;
  wire \data_reg_reg_n_0_[1][16] ;
  wire empty_reg_i_1_n_0;
  wire empty_reg_reg_0;
  wire empty_reg_reg_1;
  wire fsm_rst;
  wire full_reg_i_1_n_0;
  wire full_reg_i_2__1_n_0;
  wire full_reg_i_3_n_0;
  wire full_reg_i_4_n_0;
  wire full_reg_reg_0;
  wire full_reg_reg_1;
  wire intra_counter_reg0;
  wire \loc_counter_addr_reg_reg[0] ;
  wire mem_reg_0_7_12_16_i_10_n_0;
  wire mem_reg_0_7_12_16_i_11_n_0;
  wire mem_reg_0_7_12_16_i_12_n_0;
  wire mem_reg_0_7_12_16_i_8_n_0;
  wire mem_reg_0_7_12_16_i_9_n_0;
  wire [2:0]ptr_reg;
  wire \ptr_reg[0]_i_1_n_0 ;
  wire \ptr_reg[1]_i_1_n_0 ;
  wire \ptr_reg[2]_i_1_n_0 ;

  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][12] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(D[0]),
        .Q(\data_reg_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][13] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(D[1]),
        .Q(\data_reg_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][14] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(D[2]),
        .Q(\data_reg_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][15] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(D[3]),
        .Q(\data_reg_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[0][16] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(D[4]),
        .Q(\data_reg_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][12] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[0][12] ),
        .Q(\data_reg_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][13] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[0][13] ),
        .Q(\data_reg_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][14] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[0][14] ),
        .Q(\data_reg_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][15] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[0][15] ),
        .Q(\data_reg_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[1][16] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[0][16] ),
        .Q(\data_reg_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[2][12] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[1][12] ),
        .Q(\data_reg_reg[2]_22 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[2][13] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[1][13] ),
        .Q(\data_reg_reg[2]_22 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[2][14] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[1][14] ),
        .Q(\data_reg_reg[2]_22 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[2][15] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[1][15] ),
        .Q(\data_reg_reg[2]_22 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[2][16] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg_n_0_[1][16] ),
        .Q(\data_reg_reg[2]_22 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[3][12] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[2]_22 [12]),
        .Q(\data_reg_reg[3]_23 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[3][13] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[2]_22 [13]),
        .Q(\data_reg_reg[3]_23 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[3][14] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[2]_22 [14]),
        .Q(\data_reg_reg[3]_23 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[3][15] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[2]_22 [15]),
        .Q(\data_reg_reg[3]_23 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[3][16] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[2]_22 [16]),
        .Q(\data_reg_reg[3]_23 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[4][12] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[3]_23 [12]),
        .Q(\data_reg_reg[4]_24 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[4][13] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[3]_23 [13]),
        .Q(\data_reg_reg[4]_24 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[4][14] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[3]_23 [14]),
        .Q(\data_reg_reg[4]_24 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[4][15] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[3]_23 [15]),
        .Q(\data_reg_reg[4]_24 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \data_reg_reg[4][16] 
       (.C(bram00_ctrl_data_clk),
        .CE(intra_counter_reg0),
        .D(\data_reg_reg[3]_23 [16]),
        .Q(\data_reg_reg[4]_24 [16]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CCCDCCCC)) 
    empty_reg_i_1
       (.I0(empty_reg_reg_1),
        .I1(empty_reg_reg_0),
        .I2(ptr_reg[2]),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .I5(intra_counter_reg0),
        .O(empty_reg_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    empty_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(empty_reg_i_1_n_0),
        .Q(empty_reg_reg_0),
        .S(fsm_rst));
  LUT6 #(
    .INIT(64'h0000000004550400)) 
    full_reg_i_1
       (.I0(fsm_rst),
        .I1(full_reg_i_2__1_n_0),
        .I2(ptr_reg[1]),
        .I3(full_reg_i_3_n_0),
        .I4(full_reg_reg_0),
        .I5(full_reg_i_4_n_0),
        .O(full_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    full_reg_i_2__1
       (.I0(ptr_reg[2]),
        .I1(ptr_reg[0]),
        .O(full_reg_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h40)) 
    full_reg_i_3
       (.I0(full_reg_reg_0),
        .I1(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .I2(empty_reg_reg_1),
        .O(full_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    full_reg_i_4
       (.I0(empty_reg_reg_1),
        .I1(empty_reg_reg_0),
        .I2(full_reg_reg_0),
        .I3(\data_chn_genblock[0].data_fifo_in_axis_tvalid ),
        .O(full_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    full_reg_reg
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(full_reg_i_1_n_0),
        .Q(full_reg_reg_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \loc_counter_addr_reg[0]_i_2__1 
       (.I0(full_reg_reg_0),
        .I1(\loc_counter_addr_reg_reg[0] ),
        .O(full_reg_reg_1));
  LUT6 #(
    .INIT(64'hAAFFAFCFAA00A0C0)) 
    mem_reg_0_7_12_16_i_10
       (.I0(\data_reg_reg[2]_22 [15]),
        .I1(\data_reg_reg_n_0_[1][15] ),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(\data_reg_reg_n_0_[0][15] ),
        .O(mem_reg_0_7_12_16_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAFFAFCFAA00A0C0)) 
    mem_reg_0_7_12_16_i_11
       (.I0(\data_reg_reg[2]_22 [14]),
        .I1(\data_reg_reg_n_0_[1][14] ),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(\data_reg_reg_n_0_[0][14] ),
        .O(mem_reg_0_7_12_16_i_11_n_0));
  LUT6 #(
    .INIT(64'hAAFFAFCFAA00A0C0)) 
    mem_reg_0_7_12_16_i_12
       (.I0(\data_reg_reg[2]_22 [16]),
        .I1(\data_reg_reg_n_0_[1][16] ),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(\data_reg_reg_n_0_[0][16] ),
        .O(mem_reg_0_7_12_16_i_12_n_0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_7_12_16_i_2
       (.I0(\data_reg_reg[4]_24 [13]),
        .I1(ptr_reg[0]),
        .I2(\data_reg_reg[3]_23 [13]),
        .I3(ptr_reg[2]),
        .I4(mem_reg_0_7_12_16_i_8_n_0),
        .O(\data_reg_reg[4][16]_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_7_12_16_i_3
       (.I0(\data_reg_reg[4]_24 [12]),
        .I1(ptr_reg[0]),
        .I2(\data_reg_reg[3]_23 [12]),
        .I3(ptr_reg[2]),
        .I4(mem_reg_0_7_12_16_i_9_n_0),
        .O(\data_reg_reg[4][16]_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_7_12_16_i_4
       (.I0(\data_reg_reg[4]_24 [15]),
        .I1(ptr_reg[0]),
        .I2(\data_reg_reg[3]_23 [15]),
        .I3(ptr_reg[2]),
        .I4(mem_reg_0_7_12_16_i_10_n_0),
        .O(\data_reg_reg[4][16]_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_7_12_16_i_5
       (.I0(\data_reg_reg[4]_24 [14]),
        .I1(ptr_reg[0]),
        .I2(\data_reg_reg[3]_23 [14]),
        .I3(ptr_reg[2]),
        .I4(mem_reg_0_7_12_16_i_11_n_0),
        .O(\data_reg_reg[4][16]_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    mem_reg_0_7_12_16_i_6
       (.I0(\data_reg_reg[4]_24 [16]),
        .I1(ptr_reg[0]),
        .I2(\data_reg_reg[3]_23 [16]),
        .I3(ptr_reg[2]),
        .I4(mem_reg_0_7_12_16_i_12_n_0),
        .O(\data_reg_reg[4][16]_0 [4]));
  LUT6 #(
    .INIT(64'hAAFFAFCFAA00A0C0)) 
    mem_reg_0_7_12_16_i_8
       (.I0(\data_reg_reg[2]_22 [13]),
        .I1(\data_reg_reg_n_0_[1][13] ),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(\data_reg_reg_n_0_[0][13] ),
        .O(mem_reg_0_7_12_16_i_8_n_0));
  LUT6 #(
    .INIT(64'hAAFFAFCFAA00A0C0)) 
    mem_reg_0_7_12_16_i_9
       (.I0(\data_reg_reg[2]_22 [12]),
        .I1(\data_reg_reg_n_0_[1][12] ),
        .I2(ptr_reg[1]),
        .I3(ptr_reg[0]),
        .I4(ptr_reg[2]),
        .I5(\data_reg_reg_n_0_[0][12] ),
        .O(mem_reg_0_7_12_16_i_9_n_0));
  LUT6 #(
    .INIT(64'h3E3E3E3EC1C1C1CD)) 
    \ptr_reg[0]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(intra_counter_reg0),
        .I2(empty_reg_reg_1),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[1]),
        .I5(ptr_reg[0]),
        .O(\ptr_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3FC0FE01)) 
    \ptr_reg[1]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(intra_counter_reg0),
        .I2(empty_reg_reg_1),
        .I3(ptr_reg[1]),
        .I4(ptr_reg[0]),
        .O(\ptr_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3FC0FF00FF00FE01)) 
    \ptr_reg[2]_i_1 
       (.I0(empty_reg_reg_0),
        .I1(intra_counter_reg0),
        .I2(empty_reg_reg_1),
        .I3(ptr_reg[2]),
        .I4(ptr_reg[1]),
        .I5(ptr_reg[0]),
        .O(\ptr_reg[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[0] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\ptr_reg[0]_i_1_n_0 ),
        .Q(ptr_reg[0]),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[1] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\ptr_reg[1]_i_1_n_0 ),
        .Q(ptr_reg[1]),
        .R(fsm_rst));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_reg_reg[2] 
       (.C(bram00_ctrl_data_clk),
        .CE(1'b1),
        .D(\ptr_reg[2]_i_1_n_0 ),
        .Q(ptr_reg[2]),
        .R(fsm_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
