# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do project_circuit_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt14".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt15".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt16".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt17".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt18".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt19".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt20".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt21".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt22".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt23".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt24".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt25".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt26".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt27".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt28".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt29".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt30".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt31".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt32".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is Musayed Ahmed Yash@MUSAYED-LAPTOP.
# vlib gate_work
# ** Warning: (vlib-34) Library already exists at "gate_work".
# Errors: 0, Warnings: 1
# vmap work gate_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work gate_work 
# Copying C:/intelFPGA_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {project_circuit.vho}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:09:52 on Dec 05,2023
# vcom -reportprogress 300 -93 -work work project_circuit.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity project_circuit
# -- Compiling architecture structure of project_circuit
# End time: 16:09:52 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/simulation/questa/proj_ckt_tb5.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:09:52 on Dec 05,2023
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/22.1std/PROJECT_CIRCUIT/simulation/questa/proj_ckt_tb5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity proj_ckt_tb5
# -- Compiling architecture proj_ckt_tb5_arch of proj_ckt_tb5
# End time: 16:09:52 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  proj_ckt_tb5
# vsim -t 1ps -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" proj_ckt_tb5 
# Start time: 16:09:52 on Dec 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.proj_ckt_tb5(proj_ckt_tb5_arch)#1
# Loading work.project_circuit(structure)#1
# Loading work.hard_block(structure)#1
# Loading cycloneive.cycloneive_io_obuf(arch)#1
# Loading cycloneive.cycloneive_io_ibuf(arch)#1
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)#1
# Loading cycloneive.cycloneive_ena_reg(behave)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#1
# Loading altera.dffeas(vital_dffeas)#1
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#3
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#4
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#5
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#6
# Loading altera.dffeas(vital_dffeas)#2
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#7
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#8
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#9
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#10
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#11
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#12
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#13
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#14
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#15
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#16
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#17
# Loading altera.dffeas(vital_dffeas)#3
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#18
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#19
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#20
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#21
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#22
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#23
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#24
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#25
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#26
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#27
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#28
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#29
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)#30
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Musayed Ahmed Yash  Hostname: MUSAYED-LAPTOP  ProcessID: 2604
#           Attempting to use alternate WLF file "./wlftwbabsm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwbabsm
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 17:51:32 on Dec 05,2023, Elapsed time: 1:41:40
# Errors: 0, Warnings: 2
