module testbench;

  // Parameters
  parameter PERIOD = 10; // Time period for simulation
  parameter HALF_PERIOD = PERIOD / 2;

  // Signals
  reg data_input;
  reg control_input;
  wire out_0, out_1, out_2, out_3;

  // Instantiate the 1x4 demux
  demux_1x4 uut (
    .data_input(data_input),
    .control_input(control_input),
    .out_0(out_0),
    .out_1(out_1),
    .out_2(out_2),
    .out_3(out_3)
  );

  // Initial block for stimulus generation
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, testbench);

    // Apply test vectors
    data_input = 1'b0;
    control_input = 1'b0;
    #PERIOD;

    data_input = 1'b1;
    control_input = 1'b0;
    #PERIOD;

    data_input = 1'b0;
    control_input = 1'b1;
    #PERIOD;

    data_input = 1'b1;
    control_input = 1'b1;
    #PERIOD;

    // Add more test vectors as needed

    // Finish simulation
    $finish;
  end

endmodule
