module divisorComJK(J, K, CLK, SAIDA, SAIDA2);

	input J, K, CLK;
	output SAIDA, SAIDA2;
	wire s1, s2;

endmodule