Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 19 08:51:07 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_electric_fan_timing_summary_routed.rpt -pb top_module_of_electric_fan_timing_summary_routed.pb -rpx top_module_of_electric_fan_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_electric_fan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.221      -17.591                      8                  778        0.131        0.000                      0                  778        4.500        0.000                       0                   514  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.221      -17.591                      8                  778        0.131        0.000                      0                  778        4.500        0.000                       0                   514  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack       -2.221ns,  Total Violation      -17.591ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X57Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[2]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.802    nolabel_line80/dth11/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X57Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.802    nolabel_line80/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.221ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X57Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[5]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.802    nolabel_line80/dth11/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         14.802    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.221    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    nolabel_line80/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    nolabel_line80/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[4]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    nolabel_line80/dth11/temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    nolabel_line80/dth11/temperature_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (VIOLATED) :        -2.185ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temperature_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.875ns  (logic 2.149ns (31.258%)  route 4.726ns (68.742%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.627    10.148    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X65Y18         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  nolabel_line80/dth11/count_usec_reg[6]/Q
                         net (fo=6, routed)           0.585    11.193    nolabel_line80/dth11/count_usec_reg[6]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124    11.317 r  nolabel_line80/dth11/next_state[5]_i_12/O
                         net (fo=4, routed)           0.609    11.925    nolabel_line80/dth11/next_state[5]_i_12_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I0_O)        0.124    12.049 r  nolabel_line80/dth11/next_state[4]_i_3/O
                         net (fo=3, routed)           0.310    12.359    nolabel_line80/dth11/ed/temp_data_reg[7]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.483 r  nolabel_line80/dth11/ed/data_count[3]_i_2/O
                         net (fo=67, routed)          0.586    13.070    nolabel_line80/dth11/ed/data_count[3]_i_2_n_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I1_O)        0.124    13.194 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_12/O
                         net (fo=2, routed)           0.829    14.022    nolabel_line80/dth11/ed/humidity1__2_carry_i_12_n_0
    SLICE_X58Y20         LUT5 (Prop_lut5_I3_O)        0.124    14.146 r  nolabel_line80/dth11/ed/humidity1__2_carry_i_7/O
                         net (fo=1, routed)           0.000    14.146    nolabel_line80/dth11/ed_n_61
    SLICE_X58Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.786 r  nolabel_line80/dth11/humidity1__2_carry/O[3]
                         net (fo=1, routed)           0.648    15.435    nolabel_line80/dth11/ed/humidity1[3]
    SLICE_X57Y21         LUT6 (Prop_lut6_I5_O)        0.306    15.741 f  nolabel_line80/dth11/ed/temperature[7]_i_6/O
                         net (fo=1, routed)           0.819    16.560    nolabel_line80/dth11/ed/temperature[7]_i_6_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I5_O)        0.124    16.684 r  nolabel_line80/dth11/ed/temperature[7]_i_1/O
                         net (fo=8, routed)           0.340    17.023    nolabel_line80/dth11/ed_n_7
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.441    14.782    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  nolabel_line80/dth11/temperature_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_CE)      -0.169    14.838    nolabel_line80/dth11/temperature_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 -2.185    

Slack (MET) :             0.016ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.709ns  (logic 1.079ns (22.912%)  route 3.630ns (77.088%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.625    10.146    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.459    10.605 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.667    11.272    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X63Y19         LUT4 (Prop_lut4_I0_O)        0.124    11.396 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.598    11.994    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.118 f  nolabel_line80/dth11/next_state[5]_i_11/O
                         net (fo=1, routed)           0.451    12.570    nolabel_line80/dth11/next_state[5]_i_11_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.694 r  nolabel_line80/dth11/next_state[5]_i_6/O
                         net (fo=8, routed)           0.642    13.336    nolabel_line80/dth11/ed/next_state_reg[0]_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  nolabel_line80/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.788    14.248    nolabel_line80/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    14.372 r  nolabel_line80/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.484    14.856    nolabel_line80/dth11/next_state
    SLICE_X62Y17         FDCE                                         r  nolabel_line80/dth11/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.511    14.852    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  nolabel_line80/dth11/next_state_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y17         FDCE (Setup_fdce_C_CE)      -0.205    14.872    nolabel_line80/dth11/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -14.856    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 nolabel_line80/dth11/count_usec_reg[8]_replica/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.566ns  (logic 1.079ns (23.629%)  route 3.487ns (76.371%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns = ( 10.146 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.625    10.146    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  nolabel_line80/dth11/count_usec_reg[8]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.459    10.605 r  nolabel_line80/dth11/count_usec_reg[8]_replica/Q
                         net (fo=2, routed)           0.667    11.272    nolabel_line80/dth11/count_usec_reg[8]_repN
    SLICE_X63Y19         LUT4 (Prop_lut4_I0_O)        0.124    11.396 r  nolabel_line80/dth11/next_state[4]_i_5/O
                         net (fo=4, routed)           0.598    11.994    nolabel_line80/dth11/next_state[4]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.118 f  nolabel_line80/dth11/next_state[5]_i_11/O
                         net (fo=1, routed)           0.451    12.570    nolabel_line80/dth11/next_state[5]_i_11_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.694 r  nolabel_line80/dth11/next_state[5]_i_6/O
                         net (fo=8, routed)           0.642    13.336    nolabel_line80/dth11/ed/next_state_reg[0]_1
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124    13.460 r  nolabel_line80/dth11/ed/next_state[5]_i_3/O
                         net (fo=1, routed)           0.788    14.248    nolabel_line80/dth11/ed/next_state[5]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.124    14.372 r  nolabel_line80/dth11/ed/next_state[5]_i_1/O
                         net (fo=6, routed)           0.341    14.713    nolabel_line80/dth11/next_state
    SLICE_X59Y17         FDPE                                         r  nolabel_line80/dth11/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         1.510    14.851    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X59Y17         FDPE                                         r  nolabel_line80/dth11/next_state_reg[0]/C
                         clock pessimism              0.274    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X59Y17         FDPE (Setup_fdpe_C_CE)      -0.205    14.885    nolabel_line80/dth11/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/ed/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/ed/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.213ns  (logic 0.146ns (68.544%)  route 0.067ns (31.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns = ( 6.953 - 5.000 ) 
    Source Clock Delay      (SCD):    1.440ns = ( 6.440 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.557     6.440    power_cntr_0/msec_clk/ed/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDCE (Prop_fdce_C_Q)         0.146     6.586 r  power_cntr_0/msec_clk/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.067     6.653    power_cntr_0/msec_clk/ed/sec_clk/ed_source/p_0_in[1]
    SLICE_X51Y29         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.826     6.953    power_cntr_0/msec_clk/ed/clk_IBUF_BUFG
    SLICE_X51Y29         FDCE                                         r  power_cntr_0/msec_clk/ed/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.440    
    SLICE_X51Y29         FDCE (Hold_fdce_C_D)         0.082     6.522    power_cntr_0/msec_clk/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.522    
                         arrival time                           6.653    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/HC_SR04_cntr_0/distance_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.263ns  (logic 0.146ns (55.474%)  route 0.117ns (44.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.584     6.467    nolabel_line80/HC_SR04_cntr_0/clk_div_58/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.146     6.613 r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[2]/Q
                         net (fo=2, routed)           0.117     6.730    nolabel_line80/HC_SR04_cntr_0/cm_reg[2]
    SLICE_X63Y27         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.853     6.980    nolabel_line80/HC_SR04_cntr_0/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.054     6.556    nolabel_line80/HC_SR04_cntr_0/distance_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.556    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line80/dth11/temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/temp_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.585     1.468    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X62Y22         FDCE                                         r  nolabel_line80/dth11/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line80/dth11/temp_data_reg[1]/Q
                         net (fo=3, routed)           0.098     1.707    nolabel_line80/dth11/ed/temp_data_reg[39]_0[1]
    SLICE_X63Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.752 r  nolabel_line80/dth11/ed/temp_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.752    nolabel_line80/dth11/ed_n_45
    SLICE_X63Y22         FDCE                                         r  nolabel_line80/dth11/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.853     1.980    nolabel_line80/dth11/clk_IBUF_BUFG
    SLICE_X63Y22         FDCE                                         r  nolabel_line80/dth11/temp_data_reg[2]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.091     1.572    nolabel_line80/dth11/temp_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 power_cntr_0/sec_clk/cnt_clksource_reg[9]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/sec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.297ns  (logic 0.212ns (71.307%)  route 0.085ns (28.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns = ( 6.949 - 5.000 ) 
    Source Clock Delay      (SCD):    1.437ns = ( 6.437 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.554     6.437    power_cntr_0/sec_clk/clk_IBUF_BUFG
    SLICE_X52Y26         FDCE                                         r  power_cntr_0/sec_clk/cnt_clksource_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDCE (Prop_fdce_C_Q)         0.167     6.604 r  power_cntr_0/sec_clk/cnt_clksource_reg[9]/Q
                         net (fo=4, routed)           0.085     6.689    power_cntr_0/sec_clk/ed/Q[7]
    SLICE_X53Y26         LUT5 (Prop_lut5_I0_O)        0.045     6.734 r  power_cntr_0/sec_clk/ed/ff_cur_i_1__1/O
                         net (fo=1, routed)           0.000     6.734    power_cntr_0/sec_clk/ed/p_0_out
    SLICE_X53Y26         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.822     6.949    power_cntr_0/sec_clk/ed/clk_IBUF_BUFG
    SLICE_X53Y26         FDCE                                         r  power_cntr_0/sec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.450    
    SLICE_X53Y26         FDCE (Hold_fdce_C_D)         0.098     6.548    power_cntr_0/sec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.548    
                         arrival time                           6.734    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 btn_led_cntr/debounced_btn_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_led_cntr/ed_btn/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.561     1.444    btn_led_cntr/clk_IBUF_BUFG
    SLICE_X52Y16         FDCE                                         r  btn_led_cntr/debounced_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  btn_led_cntr/debounced_btn_reg/Q
                         net (fo=1, routed)           0.110     1.718    btn_led_cntr/ed_btn/ff_cur_reg_0
    SLICE_X52Y15         FDCE                                         r  btn_led_cntr/ed_btn/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.831     1.958    btn_led_cntr/ed_btn/clk_IBUF_BUFG
    SLICE_X52Y15         FDCE                                         r  btn_led_cntr/ed_btn/ff_cur_reg/C
                         clock pessimism             -0.499     1.459    
    SLICE_X52Y15         FDCE (Hold_fdce_C_D)         0.059     1.518    btn_led_cntr/ed_btn/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 power_cntr_0/msec_clk/cnt_clksource_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            power_cntr_0/msec_clk/cnt_clksource_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.362ns  (logic 0.191ns (52.696%)  route 0.171ns (47.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 6.952 - 5.000 ) 
    Source Clock Delay      (SCD):    1.439ns = ( 6.439 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.556     6.439    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X49Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.146     6.585 r  power_cntr_0/msec_clk/cnt_clksource_reg[0]/Q
                         net (fo=8, routed)           0.171     6.757    power_cntr_0/msec_clk/cnt_clksource_reg[0]
    SLICE_X50Y28         LUT6 (Prop_lut6_I3_O)        0.045     6.802 r  power_cntr_0/msec_clk/cnt_clksource[3]_i_1/O
                         net (fo=1, routed)           0.000     6.802    power_cntr_0/msec_clk/p_0_in__0__0[3]
    SLICE_X50Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.825     6.952    power_cntr_0/msec_clk/clk_IBUF_BUFG
    SLICE_X50Y28         FDCE                                         r  power_cntr_0/msec_clk/cnt_clksource_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.474    
    SLICE_X50Y28         FDCE (Hold_fdce_C_D)         0.125     6.599    power_cntr_0/msec_clk/cnt_clksource_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.599    
                         arrival time                           6.802    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/dth11/usec_clk/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.319ns  (logic 0.191ns (59.823%)  route 0.128ns (40.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns = ( 6.987 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.592     6.475    nolabel_line80/dth11/usec_clk/clk_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  nolabel_line80/dth11/usec_clk/cnt_sysclk_reg[5]/Q
                         net (fo=4, routed)           0.128     6.749    nolabel_line80/dth11/usec_clk/ed/Q[4]
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.045     6.794 r  nolabel_line80/dth11/usec_clk/ed/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.794    nolabel_line80/dth11/usec_clk/ed/p_0_out
    SLICE_X58Y12         FDCE                                         r  nolabel_line80/dth11/usec_clk/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.860     6.987    nolabel_line80/dth11/usec_clk/ed/clk_IBUF_BUFG
    SLICE_X58Y12         FDCE                                         r  nolabel_line80/dth11/usec_clk/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.498     6.489    
    SLICE_X58Y12         FDCE (Hold_fdce_C_D)         0.099     6.588    nolabel_line80/dth11/usec_clk/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.588    
                         arrival time                           6.794    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 btn_power_cntr/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.556     1.439    btn_power_cntr/ed_btn/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  btn_power_cntr/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.148     1.587 f  btn_power_cntr/ed_btn/ff_cur_reg/Q
                         net (fo=4, routed)           0.086     1.673    btn_power_cntr/ed_btn/p_0_in_0[1]
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.771 r  btn_power_cntr/ed_btn/current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    btn_power_cntr_n_1
    SLICE_X56Y23         FDCE                                         r  current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  current_state_reg[3]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDCE (Hold_fdce_C_D)         0.121     1.560    current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line80/HC_SR04_cntr_0/distance_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.915%)  route 0.179ns (55.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 6.467 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.584     6.467    nolabel_line80/HC_SR04_cntr_0/clk_div_58/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.146     6.613 r  nolabel_line80/HC_SR04_cntr_0/clk_div_58/cm_reg[3]/Q
                         net (fo=2, routed)           0.179     6.792    nolabel_line80/HC_SR04_cntr_0/cm_reg[3]
    SLICE_X63Y27         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.853     6.980    nolabel_line80/HC_SR04_cntr_0/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  nolabel_line80/HC_SR04_cntr_0/distance_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.079     6.581    nolabel_line80/HC_SR04_cntr_0/distance_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.792    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 btn_power_cntr/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.762%)  route 0.088ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.556     1.439    btn_power_cntr/ed_btn/clk_IBUF_BUFG
    SLICE_X56Y23         FDCE                                         r  btn_power_cntr/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y23         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  btn_power_cntr/ed_btn/ff_cur_reg/Q
                         net (fo=4, routed)           0.088     1.675    btn_power_cntr/ed_btn/p_0_in_0[1]
    SLICE_X56Y23         LUT6 (Prop_lut6_I2_O)        0.098     1.773 r  btn_power_cntr/ed_btn/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    btn_power_cntr_n_2
    SLICE_X56Y23         FDPE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=513, routed)         0.822     1.949    clk_IBUF_BUFG
    SLICE_X56Y23         FDPE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X56Y23         FDPE (Hold_fdpe_C_D)         0.120     1.559    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   blue_led/duty_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   blue_led/duty_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   blue_led/duty_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   blue_led/duty_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   blue_led/duty_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   blue_led/duty_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   blue_led/duty_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   blue_led/led_b/cnt_sysclk_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   blue_led/led_b/cnt_sysclk_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line110/duty_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line110/duty_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line110/duty_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   nolabel_line110/duty_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   control_pwm/cnt_temp_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   control_pwm/cnt_temp_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   control_pwm/cnt_temp_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   btn_led_cntr/ed_btn/ff_cur_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   control_pwm/cnt_temp_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   control_pwm/cnt_temp_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   nolabel_line110/pwm_rotation/cnt_sysclk_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   nolabel_line80/dth11/count_usec_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   nolabel_line110/pwm_rotation/cnt_duty_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   nolabel_line110/pwm_rotation/cnt_duty_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   nolabel_line110/pwm_rotation/cnt_duty_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   nolabel_line110/pwm_rotation/cnt_duty_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y34   nolabel_line110/pwm_rotation/cnt_duty_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   nolabel_line110/pwm_rotation/cnt_sysclk_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   nolabel_line110/pwm_rotation/cnt_sysclk_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y34   nolabel_line110/pwm_rotation/cnt_sysclk_reg[23]/C



