<profile>

<section name = "Vitis HLS Report for 'edgedetect_Pipeline_1'" level="0">
<item name = "Date">Fri Sep 20 23:14:17 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">EdgedetectBaseline_cluster</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 2.556 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">307202, 307202, 2.048 ms, 2.048 ms, 307201, 307201, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">307200, 307200, 1, 1, 1, 307200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 169, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 79, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_39_fu_181_p2">+, 0, 0, 26, 19, 1</column>
<column name="next_mul_fu_190_p2">+, 0, 0, 45, 38, 20</column>
<column name="next_urem_fu_220_p2">+, 0, 0, 26, 19, 1</column>
<column name="empty_40_fu_226_p2">icmp, 0, 0, 26, 19, 3</column>
<column name="exitcond317_fu_175_p2">icmp, 0, 0, 26, 19, 19</column>
<column name="idx_urem_fu_232_p3">select, 0, 0, 18, 1, 19</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="empty_fu_66">9, 2, 19, 38</column>
<column name="phi_mul_fu_62">9, 2, 38, 76</column>
<column name="phi_urem_fu_58">9, 2, 19, 38</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_fu_66">19, 0, 19, 0</column>
<column name="phi_mul_fu_62">38, 0, 38, 0</column>
<column name="phi_urem_fu_58">19, 0, 19, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, edgedetect_Pipeline_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, edgedetect_Pipeline_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, edgedetect_Pipeline_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, edgedetect_Pipeline_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, edgedetect_Pipeline_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, edgedetect_Pipeline_1, return value</column>
<column name="image_gray_5_address0">out, 16, ap_memory, image_gray_5, array</column>
<column name="image_gray_5_ce0">out, 1, ap_memory, image_gray_5, array</column>
<column name="image_gray_5_we0">out, 1, ap_memory, image_gray_5, array</column>
<column name="image_gray_5_d0">out, 8, ap_memory, image_gray_5, array</column>
<column name="image_gray_4_address0">out, 16, ap_memory, image_gray_4, array</column>
<column name="image_gray_4_ce0">out, 1, ap_memory, image_gray_4, array</column>
<column name="image_gray_4_we0">out, 1, ap_memory, image_gray_4, array</column>
<column name="image_gray_4_d0">out, 8, ap_memory, image_gray_4, array</column>
<column name="image_gray_3_address0">out, 16, ap_memory, image_gray_3, array</column>
<column name="image_gray_3_ce0">out, 1, ap_memory, image_gray_3, array</column>
<column name="image_gray_3_we0">out, 1, ap_memory, image_gray_3, array</column>
<column name="image_gray_3_d0">out, 8, ap_memory, image_gray_3, array</column>
<column name="image_gray_2_address0">out, 16, ap_memory, image_gray_2, array</column>
<column name="image_gray_2_ce0">out, 1, ap_memory, image_gray_2, array</column>
<column name="image_gray_2_we0">out, 1, ap_memory, image_gray_2, array</column>
<column name="image_gray_2_d0">out, 8, ap_memory, image_gray_2, array</column>
<column name="image_gray_1_address0">out, 16, ap_memory, image_gray_1, array</column>
<column name="image_gray_1_ce0">out, 1, ap_memory, image_gray_1, array</column>
<column name="image_gray_1_we0">out, 1, ap_memory, image_gray_1, array</column>
<column name="image_gray_1_d0">out, 8, ap_memory, image_gray_1, array</column>
<column name="image_gray_address0">out, 16, ap_memory, image_gray, array</column>
<column name="image_gray_ce0">out, 1, ap_memory, image_gray, array</column>
<column name="image_gray_we0">out, 1, ap_memory, image_gray, array</column>
<column name="image_gray_d0">out, 8, ap_memory, image_gray, array</column>
</table>
</item>
</section>
</profile>
