MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  149.60ps 149.60ps 149.60ps 149.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  147.30ps 147.30ps 147.30ps 147.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  141.10ps 141.10ps 141.10ps 141.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  147.60ps 147.60ps 147.60ps 147.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  147.80ps 147.80ps 147.80ps 147.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  143.20ps 143.20ps 143.20ps 143.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  146.40ps 146.40ps 146.40ps 146.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  143.40ps 143.40ps 143.40ps 143.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  147.00ps 147.00ps 147.00ps 147.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  146.90ps 146.90ps 146.90ps 146.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  142.80ps 142.80ps 142.80ps 142.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  144.40ps 144.40ps 144.40ps 144.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  145.30ps 145.30ps 145.30ps 145.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  144.90ps 144.90ps 144.90ps 144.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  147.00ps 147.00ps 147.00ps 147.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  148.90ps 148.90ps 148.90ps 148.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  141.50ps 141.50ps 141.50ps 141.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  142.10ps 142.10ps 142.10ps 142.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  146.00ps 146.00ps 146.00ps 146.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  145.50ps 145.50ps 145.50ps 145.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  148.20ps 148.20ps 148.20ps 148.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  148.50ps 148.50ps 148.50ps 148.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  148.90ps 148.90ps 148.90ps 148.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  148.60ps 148.60ps 148.60ps 148.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  148.30ps 148.30ps 148.30ps 148.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  146.10ps 146.10ps 146.10ps 146.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  148.70ps 148.70ps 148.70ps 148.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  143.10ps 143.10ps 143.10ps 143.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  143.00ps 143.00ps 143.00ps 143.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  141.60ps 141.60ps 141.60ps 141.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  149.90ps 149.90ps 149.90ps 149.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  146.60ps 146.60ps 146.60ps 146.60ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  145.80ps 145.80ps 145.80ps 145.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  142.50ps 142.50ps 142.50ps 142.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  147.10ps 147.10ps 147.10ps 147.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  145.00ps 145.00ps 145.00ps 145.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  144.30ps 144.30ps 144.30ps 144.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  140.50ps 140.50ps 140.50ps 140.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  144.50ps 144.50ps 144.50ps 144.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  146.30ps 146.30ps 146.30ps 146.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  140.10ps 140.10ps 140.10ps 140.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  139.60ps 139.60ps 139.60ps 139.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  127.00ps 127.00ps 127.00ps 127.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  145.90ps 145.90ps 145.90ps 145.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  128.40ps 128.40ps 128.40ps 128.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  126.50ps 126.50ps 126.50ps 126.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  140.40ps 140.40ps 140.40ps 140.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  131.20ps 131.20ps 131.20ps 131.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  146.10ps 146.10ps 146.10ps 146.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  137.90ps 137.90ps 137.90ps 137.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  140.40ps 140.40ps 140.40ps 140.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  142.10ps 142.10ps 142.10ps 142.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  123.70ps 123.70ps 123.70ps 123.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  139.30ps 139.30ps 139.30ps 139.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  144.30ps 144.30ps 144.30ps 144.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  129.60ps 129.60ps 129.60ps 129.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  144.00ps 144.00ps 144.00ps 144.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  130.80ps 130.80ps 130.80ps 130.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  130.70ps 130.70ps 130.70ps 130.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  125.10ps 125.10ps 125.10ps 125.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  127.70ps 127.70ps 127.70ps 127.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  118.20ps 118.20ps 118.20ps 118.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  119.50ps 119.50ps 119.50ps 119.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  131.00ps 131.00ps 131.00ps 131.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  121.50ps 121.50ps 121.50ps 121.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  122.10ps 122.10ps 122.10ps 122.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  116.40ps 116.40ps 116.40ps 116.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  137.20ps 137.20ps 137.20ps 137.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  132.50ps 132.50ps 132.50ps 132.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  146.60ps 146.60ps 146.60ps 146.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  138.70ps 138.70ps 138.70ps 138.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  136.30ps 136.30ps 136.30ps 136.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  126.80ps 126.80ps 126.80ps 126.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  140.90ps 140.90ps 140.90ps 140.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  119.80ps 119.80ps 119.80ps 119.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  137.90ps 137.90ps 137.90ps 137.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  131.20ps 131.20ps 131.20ps 131.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  127.10ps 127.10ps 127.10ps 127.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  34.00ps 34.00ps 34.00ps 34.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  115.00ps 115.00ps 115.00ps 115.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  19.90ps 19.90ps 19.90ps 19.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  15.90ps 15.90ps 15.90ps 15.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  125.00ps 125.00ps 125.00ps 125.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  26.50ps 26.50ps 26.50ps 26.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  112.50ps 112.50ps 112.50ps 112.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  112.50ps 112.50ps 112.50ps 112.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  111.20ps 111.20ps 111.20ps 111.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  113.40ps 113.40ps 113.40ps 113.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  118.60ps 118.60ps 118.60ps 118.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  122.30ps 122.30ps 122.30ps 122.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  120.00ps 120.00ps 120.00ps 120.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  113.30ps 113.30ps 113.30ps 113.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  122.20ps 122.20ps 122.20ps 122.20ps 0pf view_tc
