C:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0   -part LCMXO2_7000HE  -package TG144C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\synlog\report\adder16bit00_adder16bit0_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  adder4bit00  -implementation  adder16bit0  -flow mapping  -multisrs  -oedif  C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\adder16bit00_adder16bit0.edi   -freq 100.000   C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\synwork\adder16bit00_adder16bit0_prem.srd  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v  -devicelib  C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\syntmp\adder16bit00_adder16bit0.plg  -osyn  C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\adder16bit00_adder16bit0.srm  -prjdir  C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\  -prjname  proj_1  -log  C:\Users\Mau\Documents\Arqui\practicas\05-adder16bit00\adder16bit0\synlog\adder16bit00_adder16bit0_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\adder16bit0 -part LCMXO2_7000HE -package TG144C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\adder16bit00_adder16bit0_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module adder4bit00 -implementation adder16bit0 -flow mapping -multisrs -oedif ..\adder16bit00_adder16bit0.edi -freq 100.000 ..\synwork\adder16bit00_adder16bit0_prem.srd -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v -devicelib ..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam adder16bit00_adder16bit0.plg -osyn ..\adder16bit00_adder16bit0.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\adder16bit00_adder16bit0_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:0 success:1 runtime:4
file:..\adder16bit00_adder16bit0.edi|io:o|time:1646102291|size:115268|exec:0|csum:
file:..\synwork\adder16bit00_adder16bit0_prem.srd|io:i|time:1646102288|size:7782|exec:0|csum:5E7E99707F412503F0DF7D0641757689
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.v|io:i|time:1628608268|size:54295|exec:0|csum:CFBBE5B6AB5A98F0C71C4E305509B0E3
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628608268|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:adder16bit00_adder16bit0.plg|io:o|time:1646102292|size:1478|exec:0|csum:
file:..\adder16bit00_adder16bit0.srm|io:o|time:1646102291|size:11075|exec:0|csum:
file:..\synlog\adder16bit00_adder16bit0_fpga_mapper.srr|io:o|time:1646102292|size:7051|exec:0|csum:
file:..\..\..\..\..\..\..\..\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633643268|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
