Below are **clean, readable ASCII-style block diagrams** for every part in your inventory.
These mimic the diagrams found in TI/Nexperia datasheets and are suitable for quick reference or documentation.

---

# ğŸ”· **Logic Function Block Diagrams**

---

## **1. 74HC00 â€” Quad 2-Input NAND Gate**

```mermaid
graph LR
    subgraph NAND1 [ ]
        direction LR
        A1[A] --> N1[NAND]
        B1[B] --> N1
        N1 -- "â‰¥1" --> Y1[Y]
    end

    subgraph NAND2 [ ]
        direction LR
        A2[A] --> N2[NAND]
        B2[B] --> N2
        N2 -- "â‰¥1" --> Y2[Y]
    end

    subgraph NAND3 [ ]
        direction LR
        A3[A] --> N3[NAND]
        B3[B] --> N3
        N3 -- "â‰¥1" --> Y3[Y]
    end

    subgraph NAND4 [ ]
        direction LR
        A4[A] --> N4[NAND]
        B4[B] --> N4
        N4 -- "â‰¥1" --> Y4[Y]
    end

    %% Arrange subgraphs horizontally
    NAND1 --- NAND2 --- NAND3 --- NAND4
```


---

## **2. 74HC02 / 74HCT02 â€” Quad 2-Input NOR Gate**

```
      _______          _______          _______          _______
 A --|     =1|-- Y   A --|     =1|-- Y   A --|     =1|-- Y   A --|     =1|-- Y
 B --|       |       B --|       |       B --|       |       B --|       |
     |  NOR  |           |  NOR  |           |  NOR  |           |  NOR  |
     |_______|           |_______|           |_______|           |_______|
```

---

## **3. 74HCT04 â€” Hex Inverter**

```
 A â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”€â”€â”â”€â”€â–º Y
      â”‚ NOT   â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”˜  Ã—6
```

---

## **4. 74HC40 â€” Dual 4-Input NAND Gate**

```
      ______________________           ______________________
 A --|                      |-- Y   A --|                      |-- Y
 B --|                      |         B --|                      |
 C --|      4-INPUT NAND    |         C --|      4-INPUT NAND    |
 D --|______________________|         D --|______________________|
```

---

## **5. 74HC86 â€” Quad 2-Input XOR Gate**

```
      _______          _______          _______          _______
 A --|      âŠ•|-- Y   A --|      âŠ•|-- Y   A --|      âŠ•|-- Y   A --|      âŠ•|-- Y
 B --|       |       B --|       |       B --|       |       B --|       |
     |  XOR  |           |  XOR  |           |  XOR  |           |  XOR  |
     |_______|           |_______|           |_______|           |_______|
```

---

## **6. 74HC21 â€” Dual 4-Input AND Gate**

```
      ______________________           ______________________
 A --|                      |-- Y   A --|                      |-- Y
 B --|                      |         B --|                      |
 C --|      4-INPUT AND     |         C --|      4-INPUT AND     |
 D --|______________________|         D --|______________________|
```

---

# ğŸ”· **Buffers, MUXes, and Transceivers**

---

## **7. 74HC125 â€” Quad Tri-State Buffer (Active-LOW Enable)**

```
      ENÂ¯   A          Y
      â”€â”€â”€â–ºâ”Œâ”€â”€â”€â”€â”€â”â”€â”€â–ºâ”€â”€â”€â”€
          â”‚BUF  â”‚
          â””â”€â”€â”€â”€â”€â”˜

(Each of the 4 sections is identical)
```

---

## **8. 74HC153 â€” Dual 4-Input Multiplexer**

```
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 S1 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
 S0 â”€â”€â”€â”€â”€â–ºâ”‚     4-TO-1 MUX     â”‚â”€â”€â–º Y1
 I0 â”€â”€â”€â”€â”€â–ºâ”‚     (Channel 1)    â”‚
 I1 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
 I2 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
 I3 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 S1 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
 S0 â”€â”€â”€â”€â”€â–ºâ”‚     4-TO-1 MUX     â”‚â”€â”€â–º Y2
 I4 â”€â”€â”€â”€â”€â–ºâ”‚     (Channel 2)    â”‚
 I5 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
 I6 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
 I7 â”€â”€â”€â”€â”€â–ºâ”‚                    â”‚
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## **9. 74HC157 â€” Quad 2-Input Multiplexer**

```
         Select
           â”‚
           â–¼
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
 A0 â”€â”€â”€â–ºâ”‚         â”‚â”€â”€â–º Y0
 B0 â”€â”€â”€â–ºâ”‚  MUX    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            Ã—4    (A1/B1 â†’ Y1, etc.)
```

---

## **10. 74HC243 â€” Quad Bus Transceiver (3-State)**

```
         DIR
     A â—„â”€â”€â”€â”€â–º B
      â–²      â–²
      â”‚      â”‚
      â”‚      â”‚
     GÂ¯      GÂ¯  (Enable LOW)
```

Expanded single-channel view:

```
             DIR
 A â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º B
       â”‚
       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
       â””â”€â”€â”‚ TRANSCE â”‚â”€â”€â”  
          â”‚        â”‚   â”‚
 B â”€â”€â”€â”€â”€â”€â”€â”‚        â”‚â—„â”€â”€â”˜
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â–²
               â”‚
              GÂ¯ (ENABLE LOW)
```

---

If you want, I can also generate:

âœ… **High-resolution PNG schematics**
âœ… **SVG symbols for KiCad / EasyEDA**
âœ… **Combined â€œlogic crib sheetâ€ PDF**
