Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 33c9b0c2ed1341799d9f90d039f3505a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot booth_tb_behav xil_defaultlib.booth_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Vivado/Booth_Multiplier/Booth_Multiplier.srcs/sources_1/new/booth_multiplier.v" Line 1. Module booth_multiplier doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.booth_multiplier
Compiling module xil_defaultlib.booth_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot booth_tb_behav
