14:06:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
14:06:45 INFO  : Registering command handlers for Vitis TCF services
14:06:47 INFO  : Platform repository initialization has completed.
14:06:47 INFO  : XSCT server has started successfully.
14:06:47 INFO  : plnx-install-location is set to ''
14:06:48 INFO  : Successfully done setting XSCT server connection channel  
14:06:48 INFO  : Successfully done query RDI_DATADIR 
14:06:48 INFO  : Successfully done setting workspace for the tool. 
14:08:22 INFO  : Result from executing command 'getProjects': system_wrapper
14:08:22 INFO  : Result from executing command 'getPlatforms': 
14:08:22 INFO  : Platform 'system_wrapper' is added to custom repositories.
14:08:29 INFO  : Platform 'system_wrapper' is added to custom repositories.
14:08:41 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:08:58 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:08:58 INFO  : (SwPlatform) Successfully done update_mss 
14:08:59 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:10:26 INFO  : Result from executing command 'getProjects': system_wrapper
14:10:26 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
14:10:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:10:36 INFO  : Updating application flags with new BSP settings...
14:10:36 INFO  : Successfully updated application flags for project test.
14:10:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:11:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:11:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:11:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:11:27 INFO  : 'jtag frequency' command is executed.
14:11:27 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:11:27 INFO  : Context for 'APU' is selected.
14:11:29 INFO  : System reset is completed.
14:11:32 INFO  : 'after 3000' command is executed.
14:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:11:41 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:11:41 INFO  : Context for 'APU' is selected.
14:11:42 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:11:42 INFO  : Context for 'APU' is selected.
14:11:42 INFO  : Boot mode is read from the target.
14:11:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:11:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:11:46 INFO  : 'set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:11:46 INFO  : 'con -block -timeout 60' command is executed.
14:11:46 INFO  : 'bpremove $bp_11_46_fsbl_bp' command is executed.
14:11:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:11:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:11:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:11:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:11:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:11:53 INFO  : 'con' command is executed.
14:11:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:11:53 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:12:59 INFO  : Disconnected from the channel tcfchan#4.
14:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:13:00 INFO  : 'jtag frequency' command is executed.
14:13:00 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:00 INFO  : Context for 'APU' is selected.
14:13:01 INFO  : System reset is completed.
14:13:04 INFO  : 'after 3000' command is executed.
14:13:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:13:14 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:13:14 INFO  : Context for 'APU' is selected.
14:13:14 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:14 INFO  : Context for 'APU' is selected.
14:13:14 INFO  : Boot mode is read from the target.
14:13:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:17 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:17 INFO  : 'set bp_13_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:17 INFO  : 'con -block -timeout 60' command is executed.
14:13:17 INFO  : 'bpremove $bp_13_17_fsbl_bp' command is executed.
14:13:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:24 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:24 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_13_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:24 INFO  : 'con' command is executed.
14:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:24 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:13:49 INFO  : Disconnected from the channel tcfchan#5.
14:13:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:13:50 INFO  : 'jtag frequency' command is executed.
14:13:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:50 INFO  : Context for 'APU' is selected.
14:13:52 INFO  : System reset is completed.
14:13:55 INFO  : 'after 3000' command is executed.
14:13:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:14:04 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:14:04 INFO  : Context for 'APU' is selected.
14:14:04 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:14:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:04 INFO  : Context for 'APU' is selected.
14:14:04 INFO  : Boot mode is read from the target.
14:14:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:08 INFO  : 'set bp_14_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:14:08 INFO  : 'con -block -timeout 60' command is executed.
14:14:08 INFO  : 'bpremove $bp_14_8_fsbl_bp' command is executed.
14:14:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_14_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:15 INFO  : 'con' command is executed.
14:14:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:14:15 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:15:44 INFO  : Disconnected from the channel tcfchan#6.
14:15:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:15:45 INFO  : 'jtag frequency' command is executed.
14:15:45 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:15:45 INFO  : Context for 'APU' is selected.
14:15:46 INFO  : System reset is completed.
14:15:49 INFO  : 'after 3000' command is executed.
14:15:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:15:58 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:15:58 INFO  : Context for 'APU' is selected.
14:15:59 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:15:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:59 INFO  : Context for 'APU' is selected.
14:15:59 INFO  : Boot mode is read from the target.
14:15:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:15:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:02 INFO  : 'set bp_16_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:16:02 INFO  : 'con -block -timeout 60' command is executed.
14:16:02 INFO  : 'bpremove $bp_16_2_fsbl_bp' command is executed.
14:16:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:16:09 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_16_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:16:09 INFO  : 'con' command is executed.
14:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:16:09 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:18:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:19:19 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:19:34 INFO  : Disconnected from the channel tcfchan#7.
14:19:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:19:35 INFO  : 'jtag frequency' command is executed.
14:19:35 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:19:35 INFO  : Context for 'APU' is selected.
14:19:36 INFO  : System reset is completed.
14:19:39 INFO  : 'after 3000' command is executed.
14:19:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:19:48 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:19:48 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:19:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:49 INFO  : Context for 'APU' is selected.
14:19:49 INFO  : Boot mode is read from the target.
14:19:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:52 INFO  : 'set bp_19_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:19:52 INFO  : 'con -block -timeout 60' command is executed.
14:19:52 INFO  : 'bpremove $bp_19_52_fsbl_bp' command is executed.
14:19:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_19_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:59 INFO  : 'con' command is executed.
14:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:19:59 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
14:22:02 INFO  : Hardware specification for platform project 'system_wrapper' is updated.
14:23:01 INFO  : Result from executing command 'getProjects': system_wrapper
14:23:01 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
14:23:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:23:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:23:31 INFO  : Disconnected from the channel tcfchan#10.
14:23:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:32 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:23:32 INFO  : 'jtag frequency' command is executed.
14:23:32 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:23:32 INFO  : Context for 'APU' is selected.
14:23:33 INFO  : System reset is completed.
14:23:36 INFO  : 'after 3000' command is executed.
14:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:23:45 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:23:45 INFO  : Context for 'APU' is selected.
14:23:45 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:23:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:45 INFO  : Context for 'APU' is selected.
14:23:45 INFO  : Boot mode is read from the target.
14:23:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:23:49 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:23:49 INFO  : 'set bp_23_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:23:49 INFO  : 'con -block -timeout 60' command is executed.
14:23:49 INFO  : 'bpremove $bp_23_49_fsbl_bp' command is executed.
14:23:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:23:56 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:23:56 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_23_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:56 INFO  : 'con' command is executed.
14:23:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:23:56 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
14:25:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:26:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:26:18 INFO  : Disconnected from the channel tcfchan#14.
14:26:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:19 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:26:19 INFO  : 'jtag frequency' command is executed.
14:26:19 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:26:19 INFO  : Context for 'APU' is selected.
14:26:21 INFO  : System reset is completed.
14:26:24 INFO  : 'after 3000' command is executed.
14:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:26:33 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:26:33 INFO  : Context for 'APU' is selected.
14:26:33 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:33 INFO  : Context for 'APU' is selected.
14:26:33 INFO  : Boot mode is read from the target.
14:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:37 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:37 INFO  : 'set bp_26_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:26:37 INFO  : 'con -block -timeout 60' command is executed.
14:26:37 INFO  : 'bpremove $bp_26_37_fsbl_bp' command is executed.
14:26:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_26_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:44 INFO  : 'con' command is executed.
14:26:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:26:44 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:29:53 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:30:01 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:30:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:30:04 INFO  : (SwPlatform) Successfully done update_mss 
14:30:05 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:30:44 INFO  : Result from executing command 'getProjects': system_wrapper
14:30:44 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
14:30:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:30:44 INFO  : Updating application flags with new BSP settings...
14:30:44 INFO  : Successfully updated application flags for project test.
14:30:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:31:11 INFO  : Disconnected from the channel tcfchan#17.
14:31:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:31:12 INFO  : 'jtag frequency' command is executed.
14:31:12 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:31:12 INFO  : Context for 'APU' is selected.
14:31:13 INFO  : System reset is completed.
14:31:16 INFO  : 'after 3000' command is executed.
14:31:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:31:26 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:31:26 INFO  : Context for 'APU' is selected.
14:31:26 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:31:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:31:26 INFO  : Context for 'APU' is selected.
14:31:26 INFO  : Boot mode is read from the target.
14:31:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:29 INFO  : 'set bp_31_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:31:30 INFO  : 'con -block -timeout 60' command is executed.
14:31:30 INFO  : 'bpremove $bp_31_29_fsbl_bp' command is executed.
14:31:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:31:37 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:31:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:31:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_31_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:31:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:31:38 INFO  : 'con' command is executed.
14:31:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:31:38 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:32:18 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:32:21 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:32:21 INFO  : No changes in MSS file content so sources will not be generated.
14:32:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:32:45 INFO  : Disconnected from the channel tcfchan#21.
14:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:32:46 INFO  : 'jtag frequency' command is executed.
14:32:46 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:32:46 INFO  : Context for 'APU' is selected.
14:32:47 INFO  : System reset is completed.
14:32:50 INFO  : 'after 3000' command is executed.
14:32:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:33:00 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:33:00 INFO  : Context for 'APU' is selected.
14:33:00 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:33:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:00 INFO  : Context for 'APU' is selected.
14:33:00 INFO  : Boot mode is read from the target.
14:33:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:33:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:33:03 INFO  : 'set bp_33_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:33:03 INFO  : 'con -block -timeout 60' command is executed.
14:33:03 INFO  : 'bpremove $bp_33_3_fsbl_bp' command is executed.
14:33:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:33:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:33:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_33_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:10 INFO  : 'con' command is executed.
14:33:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:33:10 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:34:57 INFO  : Disconnected from the channel tcfchan#23.
14:34:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:58 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:34:58 INFO  : 'jtag frequency' command is executed.
14:34:58 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:34:58 INFO  : Context for 'APU' is selected.
14:34:59 INFO  : System reset is completed.
14:35:02 INFO  : 'after 3000' command is executed.
14:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:35:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:35:11 INFO  : Context for 'APU' is selected.
14:35:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:35:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:11 INFO  : Context for 'APU' is selected.
14:35:11 INFO  : Boot mode is read from the target.
14:35:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:35:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:35:15 INFO  : 'set bp_35_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:35:15 INFO  : 'con -block -timeout 60' command is executed.
14:35:15 INFO  : 'bpremove $bp_35_15_fsbl_bp' command is executed.
14:35:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:35:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_35_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:35:22 INFO  : 'con' command is executed.
14:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:35:22 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:37:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:38:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:38:21 INFO  : Disconnected from the channel tcfchan#24.
14:38:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:38:22 INFO  : 'jtag frequency' command is executed.
14:38:22 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:22 INFO  : Context for 'APU' is selected.
14:38:24 INFO  : System reset is completed.
14:38:27 INFO  : 'after 3000' command is executed.
14:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:38:36 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:38:36 INFO  : Context for 'APU' is selected.
14:38:36 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:38:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:36 INFO  : Context for 'APU' is selected.
14:38:36 INFO  : Boot mode is read from the target.
14:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:40 INFO  : 'set bp_38_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:38:40 INFO  : 'con -block -timeout 60' command is executed.
14:38:40 INFO  : 'bpremove $bp_38_40_fsbl_bp' command is executed.
14:38:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_38_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:47 INFO  : 'con' command is executed.
14:38:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:38:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:42:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:43:01 INFO  : Disconnected from the channel tcfchan#27.
14:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:43:02 INFO  : 'jtag frequency' command is executed.
14:43:02 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:02 INFO  : Context for 'APU' is selected.
14:43:03 INFO  : System reset is completed.
14:43:06 INFO  : 'after 3000' command is executed.
14:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:43:15 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:43:15 INFO  : Context for 'APU' is selected.
14:43:16 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:16 INFO  : Context for 'APU' is selected.
14:43:16 INFO  : Boot mode is read from the target.
14:43:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:19 INFO  : 'set bp_43_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:19 INFO  : 'con -block -timeout 60' command is executed.
14:43:19 INFO  : 'bpremove $bp_43_19_fsbl_bp' command is executed.
14:43:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_43_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:26 INFO  : 'con' command is executed.
14:43:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:26 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:45:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:46:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:46:15 INFO  : Disconnected from the channel tcfchan#29.
14:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:46:16 INFO  : 'jtag frequency' command is executed.
14:46:16 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:46:16 INFO  : Context for 'APU' is selected.
14:46:18 INFO  : System reset is completed.
14:46:21 INFO  : 'after 3000' command is executed.
14:46:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:46:30 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:46:30 INFO  : Context for 'APU' is selected.
14:46:30 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:46:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:30 INFO  : Context for 'APU' is selected.
14:46:30 INFO  : Boot mode is read from the target.
14:46:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:33 INFO  : 'set bp_46_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:46:34 INFO  : 'con -block -timeout 60' command is executed.
14:46:34 INFO  : 'bpremove $bp_46_33_fsbl_bp' command is executed.
14:46:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:46:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:46:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_46_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:46:40 INFO  : 'con' command is executed.
14:46:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:46:40 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:50:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:50:39 INFO  : Disconnected from the channel tcfchan#32.
14:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:50:40 INFO  : 'jtag frequency' command is executed.
14:50:40 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:50:40 INFO  : Context for 'APU' is selected.
14:50:41 INFO  : System reset is completed.
14:50:44 INFO  : 'after 3000' command is executed.
14:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:50:53 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:50:54 INFO  : Context for 'APU' is selected.
14:50:54 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:54 INFO  : Context for 'APU' is selected.
14:50:54 INFO  : Boot mode is read from the target.
14:50:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:57 INFO  : 'set bp_50_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:50:57 INFO  : 'con -block -timeout 60' command is executed.
14:50:57 INFO  : 'bpremove $bp_50_57_fsbl_bp' command is executed.
14:50:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:04 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_50_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:04 INFO  : 'con' command is executed.
14:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:51:04 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:54:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:54:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:54:20 INFO  : Disconnected from the channel tcfchan#34.
14:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:54:22 INFO  : 'jtag frequency' command is executed.
14:54:22 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:54:22 INFO  : Context for 'APU' is selected.
14:54:23 INFO  : System reset is completed.
14:54:26 INFO  : 'after 3000' command is executed.
14:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:54:35 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:54:35 INFO  : Context for 'APU' is selected.
14:54:35 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:54:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:35 INFO  : Context for 'APU' is selected.
14:54:35 INFO  : Boot mode is read from the target.
14:54:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:39 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:39 INFO  : 'set bp_54_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:54:39 INFO  : 'con -block -timeout 60' command is executed.
14:54:39 INFO  : 'bpremove $bp_54_39_fsbl_bp' command is executed.
14:54:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_54_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:46 INFO  : 'con' command is executed.
14:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:54:46 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:56:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:56:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:56:44 INFO  : Disconnected from the channel tcfchan#36.
14:56:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:56:45 INFO  : 'jtag frequency' command is executed.
14:56:45 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:45 INFO  : Context for 'APU' is selected.
14:56:46 INFO  : System reset is completed.
14:56:49 INFO  : 'after 3000' command is executed.
14:56:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:56:59 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:56:59 INFO  : Context for 'APU' is selected.
14:56:59 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:59 INFO  : Context for 'APU' is selected.
14:56:59 INFO  : Boot mode is read from the target.
14:56:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:02 INFO  : 'set bp_57_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:57:03 INFO  : 'con -block -timeout 60' command is executed.
14:57:03 INFO  : 'bpremove $bp_57_2_fsbl_bp' command is executed.
14:57:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:09 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_57_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:09 INFO  : 'con' command is executed.
14:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:57:09 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:59:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:59:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:00:36 INFO  : Disconnected from the channel tcfchan#38.
15:00:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:00:37 INFO  : 'jtag frequency' command is executed.
15:00:37 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:00:37 INFO  : Context for 'APU' is selected.
15:00:38 INFO  : System reset is completed.
15:00:41 INFO  : 'after 3000' command is executed.
15:00:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:00:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:00:50 INFO  : Context for 'APU' is selected.
15:00:50 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:00:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:51 INFO  : Context for 'APU' is selected.
15:00:51 INFO  : Boot mode is read from the target.
15:00:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:54 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:54 INFO  : 'set bp_0_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:00:55 INFO  : 'con -block -timeout 60' command is executed.
15:00:55 INFO  : 'bpremove $bp_0_54_fsbl_bp' command is executed.
15:00:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_0_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:02 INFO  : 'con' command is executed.
15:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:01:02 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:04:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:04:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:04:56 INFO  : Disconnected from the channel tcfchan#41.
15:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:04:57 INFO  : 'jtag frequency' command is executed.
15:04:57 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:04:57 INFO  : Context for 'APU' is selected.
15:04:58 INFO  : System reset is completed.
15:05:01 INFO  : 'after 3000' command is executed.
15:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:05:10 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:05:10 INFO  : Context for 'APU' is selected.
15:05:10 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:05:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:10 INFO  : Context for 'APU' is selected.
15:05:10 INFO  : Boot mode is read from the target.
15:05:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:14 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:14 INFO  : 'set bp_5_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:05:14 INFO  : 'con -block -timeout 60' command is executed.
15:05:14 INFO  : 'bpremove $bp_5_14_fsbl_bp' command is executed.
15:05:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_5_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:21 INFO  : 'con' command is executed.
15:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:05:21 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:09:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:09:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:09:54 INFO  : Disconnected from the channel tcfchan#43.
15:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:10:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:10:36 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:18:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:19:07 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:19:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:20:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:20:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:21:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:21:37 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:23:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
15:23:07 INFO  : XSCT server has started successfully.
15:23:07 INFO  : plnx-install-location is set to ''
15:23:07 INFO  : Successfully done setting XSCT server connection channel  
15:23:07 INFO  : Successfully done setting workspace for the tool. 
15:23:08 INFO  : Platform repository initialization has completed.
15:23:08 INFO  : Successfully done query RDI_DATADIR 
15:23:09 INFO  : Registering command handlers for Vitis TCF services
15:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:23:26 INFO  : 'jtag frequency' command is executed.
15:23:26 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:23:26 INFO  : Context for 'APU' is selected.
15:23:27 INFO  : System reset is completed.
15:23:30 INFO  : 'after 3000' command is executed.
15:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:23:40 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:23:40 INFO  : Context for 'APU' is selected.
15:23:40 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:40 INFO  : Context for 'APU' is selected.
15:23:40 INFO  : Boot mode is read from the target.
15:23:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:44 INFO  : 'set bp_23_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:23:44 INFO  : 'con -block -timeout 60' command is executed.
15:23:44 INFO  : 'bpremove $bp_23_44_fsbl_bp' command is executed.
15:23:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_23_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:52 INFO  : 'con' command is executed.
15:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:23:52 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:36:32 INFO  : Disconnected from the channel tcfchan#1.
15:36:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:36:34 INFO  : 'jtag frequency' command is executed.
15:36:34 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:36:34 INFO  : Context for 'APU' is selected.
15:36:35 INFO  : System reset is completed.
15:36:38 INFO  : 'after 3000' command is executed.
15:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:36:47 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:36:47 INFO  : Context for 'APU' is selected.
15:36:54 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:36:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:36:54 INFO  : Context for 'APU' is selected.
15:36:54 INFO  : Boot mode is read from the target.
15:36:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:36:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:36:57 INFO  : 'set bp_36_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:36:58 INFO  : 'con -block -timeout 60' command is executed.
15:36:58 INFO  : 'bpremove $bp_36_57_fsbl_bp' command is executed.
15:36:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:36:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_36_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:05 INFO  : 'con' command is executed.
15:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:37:05 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:42:29 INFO  : Disconnected from the channel tcfchan#2.
15:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:42:31 INFO  : 'jtag frequency' command is executed.
15:42:31 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:31 INFO  : Context for 'APU' is selected.
15:42:32 INFO  : System reset is completed.
15:42:35 INFO  : 'after 3000' command is executed.
15:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:42:44 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:42:44 INFO  : Context for 'APU' is selected.
15:42:49 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:42:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:49 INFO  : Context for 'APU' is selected.
15:42:49 INFO  : Boot mode is read from the target.
15:42:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:42:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:42:53 INFO  : 'set bp_42_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:42:53 INFO  : 'con -block -timeout 60' command is executed.
15:42:53 INFO  : 'bpremove $bp_42_53_fsbl_bp' command is executed.
15:42:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:42:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:00 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_42_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:00 INFO  : 'con' command is executed.
15:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:00 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:44:58 INFO  : Disconnected from the channel tcfchan#3.
15:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:45:00 INFO  : 'jtag frequency' command is executed.
15:45:00 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:45:00 INFO  : Context for 'APU' is selected.
15:45:01 INFO  : System reset is completed.
15:45:04 INFO  : 'after 3000' command is executed.
15:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:45:13 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:45:13 INFO  : Context for 'APU' is selected.
15:45:18 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:45:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:18 INFO  : Context for 'APU' is selected.
15:45:18 INFO  : Boot mode is read from the target.
15:45:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:22 INFO  : 'set bp_45_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:45:22 INFO  : 'con -block -timeout 60' command is executed.
15:45:22 INFO  : 'bpremove $bp_45_22_fsbl_bp' command is executed.
15:45:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:45:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:45:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_45_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:45:29 INFO  : 'con' command is executed.
15:45:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:45:29 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:53:26 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:53:26 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:53:26 ERROR : Failed to update application flags from BSP for 'test'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
15:53:28 ERROR : Failed to compute checksum of hardware specification file used by project 'test'
15:53:28 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:53:28 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:53:28 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:54:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:54:32 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:54:32 ERROR : Failed to update application flags from BSP for 'test'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
15:54:34 ERROR : Failed to compute checksum of hardware specification file used by project 'test'
15:54:34 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:54:34 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:54:34 ERROR : Failed to openhw "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

15:57:14 INFO  : Result from executing command 'getProjects': system_wrapper
15:57:14 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
15:57:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:58:41 INFO  : Result from executing command 'getProjects': system_wrapper
15:58:41 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
15:58:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:59:12 INFO  : Result from executing command 'getProjects': system_wrapper
15:59:12 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
15:59:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:59:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:59:33 INFO  : Disconnected from the channel tcfchan#4.
15:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:59:36 INFO  : 'jtag frequency' command is executed.
15:59:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:59:36 INFO  : Context for 'APU' is selected.
15:59:37 INFO  : System reset is completed.
15:59:40 INFO  : 'after 3000' command is executed.
15:59:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:59:49 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:59:49 INFO  : Context for 'APU' is selected.
15:59:50 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:50 INFO  : Context for 'APU' is selected.
15:59:50 INFO  : Boot mode is read from the target.
15:59:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:55 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:55 INFO  : 'set bp_59_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:59:56 INFO  : 'con -block -timeout 60' command is executed.
15:59:56 INFO  : 'bpremove $bp_59_55_fsbl_bp' command is executed.
15:59:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:04 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_59_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:04 INFO  : 'con' command is executed.
16:00:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:00:04 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:01:48 INFO  : Result from executing command 'getProjects': system_wrapper
16:01:48 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
16:01:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:02:43 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:02:48 INFO  : Disconnected from the channel tcfchan#16.
16:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:02:50 INFO  : 'jtag frequency' command is executed.
16:02:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:50 INFO  : Context for 'APU' is selected.
16:02:51 INFO  : System reset is completed.
16:02:54 INFO  : 'after 3000' command is executed.
16:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:03:03 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:03:03 INFO  : Context for 'APU' is selected.
16:03:03 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:03:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:03 INFO  : Context for 'APU' is selected.
16:03:03 INFO  : Boot mode is read from the target.
16:03:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:08 INFO  : 'set bp_3_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:08 INFO  : 'con -block -timeout 60' command is executed.
16:03:08 INFO  : 'bpremove $bp_3_8_fsbl_bp' command is executed.
16:03:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:16 INFO  : 'con' command is executed.
16:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:16 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:05:47 INFO  : Result from executing command 'getProjects': system_wrapper
16:05:47 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
16:06:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:06:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:06:50 INFO  : Disconnected from the channel tcfchan#19.
16:06:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:51 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:06:51 INFO  : 'jtag frequency' command is executed.
16:06:51 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:06:51 INFO  : Context for 'APU' is selected.
16:06:52 INFO  : System reset is completed.
16:06:55 INFO  : 'after 3000' command is executed.
16:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:07:05 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:07:05 INFO  : Context for 'APU' is selected.
16:07:05 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:05 INFO  : Context for 'APU' is selected.
16:07:05 INFO  : Boot mode is read from the target.
16:07:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:07:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:07:10 INFO  : 'set bp_7_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:07:10 INFO  : 'con -block -timeout 60' command is executed.
16:07:10 INFO  : 'bpremove $bp_7_10_fsbl_bp' command is executed.
16:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:07:17 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_7_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:07:18 INFO  : 'con' command is executed.
16:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:07:18 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:08:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:08:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:08:36 INFO  : Disconnected from the channel tcfchan#21.
16:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:08:37 INFO  : 'jtag frequency' command is executed.
16:08:37 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:08:37 INFO  : Context for 'APU' is selected.
16:08:39 INFO  : System reset is completed.
16:08:42 INFO  : 'after 3000' command is executed.
16:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:08:51 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:08:51 INFO  : Context for 'APU' is selected.
16:08:51 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:08:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:51 INFO  : Context for 'APU' is selected.
16:08:51 INFO  : Boot mode is read from the target.
16:08:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:56 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:56 INFO  : 'set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:08:56 INFO  : 'con -block -timeout 60' command is executed.
16:08:56 INFO  : 'bpremove $bp_8_56_fsbl_bp' command is executed.
16:08:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:09:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:09:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:09:03 INFO  : 'con' command is executed.
16:09:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:09:03 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:10:01 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
16:12:45 INFO  : Result from executing command 'getProjects': system_wrapper
16:12:45 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
16:12:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:13:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:14:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:14:38 INFO  : Disconnected from the channel tcfchan#24.
16:14:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:39 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:14:39 INFO  : 'jtag frequency' command is executed.
16:14:39 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:14:39 INFO  : Context for 'APU' is selected.
16:14:40 INFO  : System reset is completed.
16:14:43 INFO  : 'after 3000' command is executed.
16:14:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:14:52 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:14:52 INFO  : Context for 'APU' is selected.
16:14:53 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:53 INFO  : Context for 'APU' is selected.
16:14:53 INFO  : Boot mode is read from the target.
16:14:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:14:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:14:57 INFO  : 'set bp_14_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:14:57 INFO  : 'con -block -timeout 60' command is executed.
16:14:57 INFO  : 'bpremove $bp_14_57_fsbl_bp' command is executed.
16:14:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_14_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:05 INFO  : 'con' command is executed.
16:15:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:15:05 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:16:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:16:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:16:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:17:04 INFO  : Disconnected from the channel tcfchan#28.
16:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:17:05 INFO  : 'jtag frequency' command is executed.
16:17:05 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:17:05 INFO  : Context for 'APU' is selected.
16:17:07 INFO  : System reset is completed.
16:17:10 INFO  : 'after 3000' command is executed.
16:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:17:19 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:17:19 INFO  : Context for 'APU' is selected.
16:17:19 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:19 INFO  : Context for 'APU' is selected.
16:17:19 INFO  : Boot mode is read from the target.
16:17:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:24 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:24 INFO  : 'set bp_17_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:17:24 INFO  : 'con -block -timeout 60' command is executed.
16:17:24 INFO  : 'bpremove $bp_17_24_fsbl_bp' command is executed.
16:17:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:32 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_17_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:32 INFO  : 'con' command is executed.
16:17:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:32 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:18:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:18:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:18:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:18:59 INFO  : Disconnected from the channel tcfchan#30.
16:19:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:19:00 INFO  : 'jtag frequency' command is executed.
16:19:00 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:00 INFO  : Context for 'APU' is selected.
16:19:01 INFO  : System reset is completed.
16:19:04 INFO  : 'after 3000' command is executed.
16:19:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:19:13 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:19:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:13 INFO  : Context for 'APU' is selected.
16:19:13 INFO  : Boot mode is read from the target.
16:19:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:18 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:18 INFO  : 'set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:18 INFO  : 'con -block -timeout 60' command is executed.
16:19:19 INFO  : 'bpremove $bp_19_18_fsbl_bp' command is executed.
16:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:26 INFO  : 'con' command is executed.
16:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:26 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:26:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:26:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:26:19 INFO  : Disconnected from the channel tcfchan#32.
16:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:26:20 INFO  : 'jtag frequency' command is executed.
16:26:20 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:26:20 INFO  : Context for 'APU' is selected.
16:26:21 INFO  : System reset is completed.
16:26:24 INFO  : 'after 3000' command is executed.
16:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:26:34 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:26:34 INFO  : Context for 'APU' is selected.
16:26:34 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:34 INFO  : Context for 'APU' is selected.
16:26:34 INFO  : Boot mode is read from the target.
16:26:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:39 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:39 INFO  : 'set bp_26_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:39 INFO  : 'con -block -timeout 60' command is executed.
16:26:39 INFO  : 'bpremove $bp_26_39_fsbl_bp' command is executed.
16:26:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_26_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:47 INFO  : 'con' command is executed.
16:26:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:29:23 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:29:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:29:39 INFO  : Disconnected from the channel tcfchan#34.
16:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:29:40 INFO  : 'jtag frequency' command is executed.
16:29:40 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:29:40 INFO  : Context for 'APU' is selected.
16:29:41 INFO  : System reset is completed.
16:29:44 INFO  : 'after 3000' command is executed.
16:29:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:29:54 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:29:54 INFO  : Context for 'APU' is selected.
16:29:54 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:29:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:54 INFO  : Context for 'APU' is selected.
16:29:54 INFO  : Boot mode is read from the target.
16:29:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:29:58 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:29:58 INFO  : 'set bp_29_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:29:59 INFO  : 'con -block -timeout 60' command is executed.
16:29:59 INFO  : 'bpremove $bp_29_58_fsbl_bp' command is executed.
16:29:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:29:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:06 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_29_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:06 INFO  : 'con' command is executed.
16:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:30:06 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:32:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:32:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:32:39 INFO  : Disconnected from the channel tcfchan#36.
16:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:41 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:32:41 INFO  : 'jtag frequency' command is executed.
16:32:41 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:41 INFO  : Context for 'APU' is selected.
16:32:42 INFO  : System reset is completed.
16:32:45 INFO  : 'after 3000' command is executed.
16:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:32:54 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:32:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:54 INFO  : Context for 'APU' is selected.
16:32:54 INFO  : Boot mode is read from the target.
16:32:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:59 INFO  : 'set bp_32_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:59 INFO  : 'con -block -timeout 60' command is executed.
16:32:59 INFO  : 'bpremove $bp_32_59_fsbl_bp' command is executed.
16:32:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:33:07 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:33:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_32_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:07 INFO  : 'con' command is executed.
16:33:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:33:07 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:34:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:35:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:35:26 INFO  : Disconnected from the channel tcfchan#38.
16:35:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:35:27 INFO  : 'jtag frequency' command is executed.
16:35:27 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:35:27 INFO  : Context for 'APU' is selected.
16:35:28 INFO  : System reset is completed.
16:35:31 INFO  : 'after 3000' command is executed.
16:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:35:41 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:35:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:41 INFO  : Context for 'APU' is selected.
16:35:41 INFO  : Boot mode is read from the target.
16:35:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:46 INFO  : 'set bp_35_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:35:46 INFO  : 'con -block -timeout 60' command is executed.
16:35:46 INFO  : 'bpremove $bp_35_46_fsbl_bp' command is executed.
16:35:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:35:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:35:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_35_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:35:53 INFO  : 'con' command is executed.
16:35:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:35:53 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:38:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:38:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:38:59 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:39:07 INFO  : Disconnected from the channel tcfchan#41.
16:39:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:39:08 INFO  : 'jtag frequency' command is executed.
16:39:08 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:39:08 INFO  : Context for 'APU' is selected.
16:39:09 INFO  : System reset is completed.
16:39:12 INFO  : 'after 3000' command is executed.
16:39:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:39:22 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:39:22 INFO  : Context for 'APU' is selected.
16:39:22 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:39:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:22 INFO  : Context for 'APU' is selected.
16:39:22 INFO  : Boot mode is read from the target.
16:39:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:26 INFO  : 'set bp_39_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:39:27 INFO  : 'con -block -timeout 60' command is executed.
16:39:27 INFO  : 'bpremove $bp_39_26_fsbl_bp' command is executed.
16:39:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:39:34 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:39:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_39_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:39:34 INFO  : 'con' command is executed.
16:39:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:39:34 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:44:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:48:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:48:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:48:52 INFO  : Disconnected from the channel tcfchan#42.
16:48:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:48:53 INFO  : 'jtag frequency' command is executed.
16:48:53 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:48:53 INFO  : Context for 'APU' is selected.
16:48:54 INFO  : System reset is completed.
16:48:57 INFO  : 'after 3000' command is executed.
16:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:49:07 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:49:10 ERROR : no targets found with "name =~"APU*"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 0x30000021)
16:49:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

16:49:10 ERROR : no targets found with "name =~"APU*"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 0x30000021)
16:49:19 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:49:24 INFO  : 'jtag frequency' command is executed.
16:49:24 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:27 ERROR : no targets found with "name =~"APU*"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 0x30000021)
16:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

16:49:27 ERROR : no targets found with "name =~"APU*"". available targets:
  1* PS TAP
     2  PMU
     3  PL
  4  DAP (AXI AP transaction error, DAP status 0x30000021)
16:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:50:34 INFO  : 'jtag frequency' command is executed.
16:50:34 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:50:34 INFO  : Context for 'APU' is selected.
16:50:35 INFO  : System reset is completed.
16:50:38 INFO  : 'after 3000' command is executed.
16:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:50:47 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:50:47 INFO  : Context for 'APU' is selected.
16:50:47 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:50:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:47 INFO  : Context for 'APU' is selected.
16:50:47 INFO  : Boot mode is read from the target.
16:50:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:52 INFO  : 'set bp_50_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:50:52 INFO  : 'con -block -timeout 60' command is executed.
16:50:52 INFO  : 'bpremove $bp_50_52_fsbl_bp' command is executed.
16:50:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:50:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:50:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_50_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:50:59 INFO  : 'con' command is executed.
16:50:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:50:59 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:55:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:55:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:56:05 INFO  : Disconnected from the channel tcfchan#45.
16:56:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:56:06 INFO  : 'jtag frequency' command is executed.
16:56:06 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:06 INFO  : Context for 'APU' is selected.
16:56:08 INFO  : System reset is completed.
16:56:11 INFO  : 'after 3000' command is executed.
16:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
16:56:20 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:56:20 INFO  : Context for 'APU' is selected.
16:56:20 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:20 INFO  : Context for 'APU' is selected.
16:56:20 INFO  : Boot mode is read from the target.
16:56:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:25 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:25 INFO  : 'set bp_56_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:25 INFO  : 'con -block -timeout 60' command is executed.
16:56:25 INFO  : 'bpremove $bp_56_25_fsbl_bp' command is executed.
16:56:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_56_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:33 INFO  : 'con' command is executed.
16:56:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:33 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:01:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:01:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:02:49 INFO  : Disconnected from the channel tcfchan#47.
17:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:02:50 INFO  : 'jtag frequency' command is executed.
17:02:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:50 INFO  : Context for 'APU' is selected.
17:02:51 INFO  : System reset is completed.
17:02:54 INFO  : 'after 3000' command is executed.
17:02:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:03:03 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:03:03 INFO  : Context for 'APU' is selected.
17:03:04 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:04 INFO  : Context for 'APU' is selected.
17:03:04 INFO  : Boot mode is read from the target.
17:03:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:09 INFO  : 'set bp_3_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:03:09 INFO  : 'con -block -timeout 60' command is executed.
17:03:09 INFO  : 'bpremove $bp_3_8_fsbl_bp' command is executed.
17:03:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:16 INFO  : 'con' command is executed.
17:03:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:03:16 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:06:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:06:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:06:35 INFO  : Disconnected from the channel tcfchan#50.
17:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:06:36 INFO  : 'jtag frequency' command is executed.
17:06:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:37 INFO  : System reset is completed.
17:06:40 INFO  : 'after 3000' command is executed.
17:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:06:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:06:50 INFO  : Context for 'APU' is selected.
17:06:50 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:06:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:50 INFO  : Context for 'APU' is selected.
17:06:50 INFO  : Boot mode is read from the target.
17:06:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:06:55 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:06:55 INFO  : 'set bp_6_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:06:55 INFO  : 'con -block -timeout 60' command is executed.
17:06:55 INFO  : 'bpremove $bp_6_55_fsbl_bp' command is executed.
17:06:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:06:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:07:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_6_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:07:02 INFO  : 'con' command is executed.
17:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:07:02 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:09:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:10:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:10:17 INFO  : Disconnected from the channel tcfchan#52.
17:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:10:18 INFO  : 'jtag frequency' command is executed.
17:10:18 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:10:18 INFO  : Context for 'APU' is selected.
17:10:19 INFO  : System reset is completed.
17:10:22 INFO  : 'after 3000' command is executed.
17:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:10:32 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:10:32 INFO  : Context for 'APU' is selected.
17:10:32 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:10:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:32 INFO  : Context for 'APU' is selected.
17:10:32 INFO  : Boot mode is read from the target.
17:10:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:36 INFO  : 'set bp_10_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:10:36 INFO  : 'con -block -timeout 60' command is executed.
17:10:36 INFO  : 'bpremove $bp_10_36_fsbl_bp' command is executed.
17:10:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_10_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:44 INFO  : 'con' command is executed.
17:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:10:44 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:21:26 INFO  : Disconnected from the channel tcfchan#55.
17:21:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:21:27 INFO  : 'jtag frequency' command is executed.
17:21:27 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:21:27 INFO  : Context for 'APU' is selected.
17:21:29 INFO  : System reset is completed.
17:21:32 INFO  : 'after 3000' command is executed.
17:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:21:41 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:21:41 INFO  : Context for 'APU' is selected.
17:21:41 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:21:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:41 INFO  : Context for 'APU' is selected.
17:21:41 INFO  : Boot mode is read from the target.
17:21:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:46 INFO  : 'set bp_21_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:21:46 INFO  : 'con -block -timeout 60' command is executed.
17:21:46 INFO  : 'bpremove $bp_21_46_fsbl_bp' command is executed.
17:21:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_21_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:53 INFO  : 'con' command is executed.
17:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:21:53 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:28:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:29:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:29:17 INFO  : Disconnected from the channel tcfchan#56.
17:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:29:18 INFO  : 'jtag frequency' command is executed.
17:29:18 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:29:18 INFO  : Context for 'APU' is selected.
17:29:20 INFO  : System reset is completed.
17:29:23 INFO  : 'after 3000' command is executed.
17:29:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:29:32 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:29:32 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:29:32 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:32 INFO  : Context for 'APU' is selected.
17:29:32 INFO  : Boot mode is read from the target.
17:29:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:37 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:37 INFO  : 'set bp_29_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:29:37 INFO  : 'con -block -timeout 60' command is executed.
17:29:37 INFO  : 'bpremove $bp_29_37_fsbl_bp' command is executed.
17:29:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:29:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_29_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:29:44 INFO  : 'con' command is executed.
17:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:29:44 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:18:07 INFO  : Disconnected from the channel tcfchan#57.
09:25:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
09:25:32 INFO  : XSCT server has started successfully.
09:25:32 INFO  : plnx-install-location is set to ''
09:25:32 INFO  : Successfully done setting XSCT server connection channel  
09:25:32 INFO  : Successfully done setting workspace for the tool. 
09:25:47 INFO  : Platform repository initialization has completed.
09:25:47 INFO  : Registering command handlers for Vitis TCF services
09:25:54 INFO  : Successfully done query RDI_DATADIR 
10:28:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:28:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:29:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:29:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:29:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:29:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:30:38 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:30:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:07 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:31:07 INFO  : 'jtag frequency' command is executed.
10:31:07 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:31:07 INFO  : Context for 'APU' is selected.
10:31:08 INFO  : System reset is completed.
10:31:11 INFO  : 'after 3000' command is executed.
10:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:31:21 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:31:21 INFO  : Context for 'APU' is selected.
10:31:21 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:22 INFO  : Context for 'APU' is selected.
10:31:22 INFO  : Boot mode is read from the target.
10:31:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:26 INFO  : 'set bp_31_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:31:26 INFO  : 'con -block -timeout 60' command is executed.
10:31:27 INFO  : 'bpremove $bp_31_26_fsbl_bp' command is executed.
10:31:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_31_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:35 INFO  : 'con' command is executed.
10:31:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:31:35 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:36:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:36:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:36:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:36:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:37:03 INFO  : Disconnected from the channel tcfchan#4.
10:37:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:37:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:37:05 INFO  : 'jtag frequency' command is executed.
10:37:05 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:37:05 INFO  : Context for 'APU' is selected.
10:37:06 INFO  : System reset is completed.
10:37:09 INFO  : 'after 3000' command is executed.
10:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:37:19 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:37:19 INFO  : Context for 'APU' is selected.
10:37:24 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:37:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:24 INFO  : Context for 'APU' is selected.
10:37:24 INFO  : Boot mode is read from the target.
10:37:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:29 INFO  : 'set bp_37_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:37:29 INFO  : 'con -block -timeout 60' command is executed.
10:37:29 INFO  : 'bpremove $bp_37_29_fsbl_bp' command is executed.
10:37:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_37_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:36 INFO  : 'con' command is executed.
10:37:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:37:36 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:41:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:41:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:41:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:41:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:41:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:42:02 INFO  : Disconnected from the channel tcfchan#6.
10:42:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:04 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:42:04 INFO  : 'jtag frequency' command is executed.
10:42:04 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:42:04 INFO  : Context for 'APU' is selected.
10:42:05 INFO  : System reset is completed.
10:42:08 INFO  : 'after 3000' command is executed.
10:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:42:17 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:42:17 INFO  : Context for 'APU' is selected.
10:42:23 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:42:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:23 INFO  : Context for 'APU' is selected.
10:42:23 INFO  : Boot mode is read from the target.
10:42:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:28 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:28 INFO  : 'set bp_42_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:42:28 INFO  : 'con -block -timeout 60' command is executed.
10:42:28 INFO  : 'bpremove $bp_42_28_fsbl_bp' command is executed.
10:42:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:35 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:35 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_42_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:35 INFO  : 'con' command is executed.
10:42:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:42:35 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:43:49 INFO  : Disconnected from the channel tcfchan#9.
10:43:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:43:50 INFO  : 'jtag frequency' command is executed.
10:43:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:43:50 INFO  : Context for 'APU' is selected.
10:43:51 INFO  : System reset is completed.
10:43:54 INFO  : 'after 3000' command is executed.
10:43:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:44:04 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:44:04 INFO  : Context for 'APU' is selected.
10:44:10 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:44:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:10 INFO  : Context for 'APU' is selected.
10:44:10 INFO  : Boot mode is read from the target.
10:44:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:44:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:44:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:44:15 INFO  : 'set bp_44_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:44:16 INFO  : 'con -block -timeout 60' command is executed.
10:44:16 INFO  : 'bpremove $bp_44_15_fsbl_bp' command is executed.
10:44:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:44:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:44:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_44_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:44:24 INFO  : 'con' command is executed.
10:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:44:24 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:47:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:47:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:50:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:50:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:50:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:50:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:51:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:51:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:51:35 INFO  : Disconnected from the channel tcfchan#10.
10:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:51:37 INFO  : 'jtag frequency' command is executed.
10:51:37 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:51:37 INFO  : Context for 'APU' is selected.
10:51:38 INFO  : System reset is completed.
10:51:41 INFO  : 'after 3000' command is executed.
10:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:51:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:51:50 INFO  : Context for 'APU' is selected.
10:51:57 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:51:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:57 INFO  : Context for 'APU' is selected.
10:51:57 INFO  : Boot mode is read from the target.
10:51:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:52:02 INFO  : 'set bp_52_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:52:02 INFO  : 'con -block -timeout 60' command is executed.
10:52:02 INFO  : 'bpremove $bp_52_2_fsbl_bp' command is executed.
10:52:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:09 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:52:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_52_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:09 INFO  : 'con' command is executed.
10:52:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:52:09 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:53:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:53:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:53:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:53:54 INFO  : Disconnected from the channel tcfchan#14.
10:53:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:53:56 INFO  : 'jtag frequency' command is executed.
10:53:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:53:56 INFO  : Context for 'APU' is selected.
10:53:57 INFO  : System reset is completed.
10:54:00 INFO  : 'after 3000' command is executed.
10:54:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:54:09 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:54:09 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:15 INFO  : Context for 'APU' is selected.
10:54:15 INFO  : Boot mode is read from the target.
10:54:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:20 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:20 INFO  : 'set bp_54_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:54:21 INFO  : 'con -block -timeout 60' command is executed.
10:54:21 INFO  : 'bpremove $bp_54_20_fsbl_bp' command is executed.
10:54:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:28 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_54_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:28 INFO  : 'con' command is executed.
10:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:54:28 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:56:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:56:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

10:57:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:57:03 INFO  : Disconnected from the channel tcfchan#16.
10:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:57:05 INFO  : 'jtag frequency' command is executed.
10:57:05 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:05 INFO  : Context for 'APU' is selected.
10:57:06 INFO  : System reset is completed.
10:57:09 INFO  : 'after 3000' command is executed.
10:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:57:18 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:57:18 INFO  : Context for 'APU' is selected.
10:57:24 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:24 INFO  : Context for 'APU' is selected.
10:57:24 INFO  : Boot mode is read from the target.
10:57:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:29 INFO  : 'set bp_57_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:57:29 INFO  : 'con -block -timeout 60' command is executed.
10:57:29 INFO  : 'bpremove $bp_57_29_fsbl_bp' command is executed.
10:57:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_57_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:57:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:36 INFO  : 'con' command is executed.
10:57:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:57:36 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:06:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:06:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

11:06:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:17 INFO  : Disconnected from the channel tcfchan#18.
11:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:07:18 INFO  : 'jtag frequency' command is executed.
11:07:18 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:07:18 INFO  : Context for 'APU' is selected.
11:07:19 INFO  : System reset is completed.
11:07:22 INFO  : 'after 3000' command is executed.
11:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:07:32 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:07:32 INFO  : Context for 'APU' is selected.
11:07:37 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:37 INFO  : Context for 'APU' is selected.
11:07:37 INFO  : Boot mode is read from the target.
11:07:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:07:42 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:07:42 INFO  : 'set bp_7_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:07:43 INFO  : 'con -block -timeout 60' command is executed.
11:07:43 INFO  : 'bpremove $bp_7_42_fsbl_bp' command is executed.
11:07:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:07:50 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_7_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:50 INFO  : 'con' command is executed.
11:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:07:50 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:10:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:10:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

11:11:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:04:07 INFO  : Disconnected from the channel tcfchan#20.
15:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:04:08 INFO  : 'jtag frequency' command is executed.
15:04:08 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:04:08 INFO  : Context for 'APU' is selected.
15:04:10 INFO  : System reset is completed.
15:04:13 INFO  : 'after 3000' command is executed.
15:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:04:22 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:04:22 INFO  : Context for 'APU' is selected.
15:04:28 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:28 INFO  : Context for 'APU' is selected.
15:04:28 INFO  : Boot mode is read from the target.
15:04:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:32 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:33 INFO  : 'set bp_4_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:04:33 INFO  : 'con -block -timeout 60' command is executed.
15:04:33 INFO  : 'bpremove $bp_4_32_fsbl_bp' command is executed.
15:04:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_4_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:40 INFO  : 'con' command is executed.
15:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:04:40 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
15:15:03 INFO  : Disconnected from the channel tcfchan#22.
15:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:03 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:15:03 INFO  : 'jtag frequency' command is executed.
15:15:03 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:15:03 INFO  : Context for 'APU' is selected.
15:15:05 INFO  : System reset is completed.
15:15:08 INFO  : 'after 3000' command is executed.
15:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:15:17 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:15:17 INFO  : Context for 'APU' is selected.
15:15:24 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:24 INFO  : Context for 'APU' is selected.
15:15:24 INFO  : Boot mode is read from the target.
15:15:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:28 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:28 INFO  : 'set bp_15_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:15:28 INFO  : 'con -block -timeout 60' command is executed.
15:15:28 INFO  : 'bpremove $bp_15_28_fsbl_bp' command is executed.
15:15:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:35 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_15_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:35 INFO  : 'con' command is executed.
15:15:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:35 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_system_standalone.tcl'
16:03:05 INFO  : Disconnected from the channel tcfchan#23.
16:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:06 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:03:06 INFO  : 'jtag frequency' command is executed.
16:03:06 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:06 INFO  : Context for 'APU' is selected.
16:03:08 INFO  : System reset is completed.
16:03:11 INFO  : 'after 3000' command is executed.
16:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
16:03:20 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:03:20 INFO  : Context for 'APU' is selected.
16:03:26 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:03:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:26 INFO  : Context for 'APU' is selected.
16:03:26 INFO  : Boot mode is read from the target.
16:03:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:30 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:30 INFO  : 'set bp_3_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:30 INFO  : 'con -block -timeout 60' command is executed.
16:03:30 INFO  : 'bpremove $bp_3_30_fsbl_bp' command is executed.
16:03:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:38 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:38 INFO  : 'con' command is executed.
16:03:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:38 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:06:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:06:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:37:17 INFO  : Disconnected from the channel tcfchan#24.
10:22:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
10:22:29 INFO  : XSCT server has started successfully.
10:22:29 INFO  : plnx-install-location is set to ''
10:22:29 INFO  : Successfully done setting XSCT server connection channel  
10:22:29 INFO  : Successfully done setting workspace for the tool. 
10:22:41 INFO  : Platform repository initialization has completed.
10:22:42 INFO  : Registering command handlers for Vitis TCF services
10:22:49 INFO  : Successfully done query RDI_DATADIR 
10:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:23:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:24:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:39 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:24:39 INFO  : 'jtag frequency' command is executed.
10:24:39 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:24:39 INFO  : Context for 'APU' is selected.
10:24:40 INFO  : System reset is completed.
10:24:43 INFO  : 'after 3000' command is executed.
10:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:24:52 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:24:52 INFO  : Context for 'APU' is selected.
10:24:53 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:53 INFO  : Context for 'APU' is selected.
10:24:53 INFO  : Boot mode is read from the target.
10:24:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:58 INFO  : 'set bp_24_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:24:58 INFO  : 'con -block -timeout 60' command is executed.
10:24:58 INFO  : 'bpremove $bp_24_57_fsbl_bp' command is executed.
10:24:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:25:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:25:05 INFO  : 'configparams force-mem-access 0' command is executed.
10:25:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_24_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:25:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:25:05 INFO  : 'con' command is executed.
10:25:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:25:05 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:43:35 INFO  : Disconnected from the channel tcfchan#1.
10:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:43:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:43:36 INFO  : 'jtag frequency' command is executed.
10:43:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:43:36 INFO  : Context for 'APU' is selected.
10:43:37 INFO  : System reset is completed.
10:43:40 INFO  : 'after 3000' command is executed.
10:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:43:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:43:50 INFO  : Context for 'APU' is selected.
10:43:55 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:43:55 INFO  : Context for 'APU' is selected.
10:43:55 INFO  : Boot mode is read from the target.
10:43:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:43:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:44:00 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:44:00 INFO  : 'set bp_44_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:44:00 INFO  : 'con -block -timeout 60' command is executed.
10:44:00 INFO  : 'bpremove $bp_44_0_fsbl_bp' command is executed.
10:44:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:44:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:44:07 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:44:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_44_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:44:07 INFO  : 'con' command is executed.
10:44:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:44:07 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:21:46 INFO  : Disconnected from the channel tcfchan#2.
13:21:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:48 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:21:48 INFO  : 'jtag frequency' command is executed.
13:21:48 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:21:48 INFO  : Context for 'APU' is selected.
13:21:49 INFO  : System reset is completed.
13:21:52 INFO  : 'after 3000' command is executed.
13:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
13:22:01 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:22:01 INFO  : Context for 'APU' is selected.
13:22:07 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:22:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:07 INFO  : Context for 'APU' is selected.
13:22:07 INFO  : Boot mode is read from the target.
13:22:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:22:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:22:12 INFO  : 'set bp_22_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:22:12 INFO  : 'con -block -timeout 60' command is executed.
13:22:12 INFO  : 'bpremove $bp_22_12_fsbl_bp' command is executed.
13:22:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:22:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_22_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:19 INFO  : 'con' command is executed.
13:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:22:19 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:50:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:50:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

13:58:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:58:07 INFO  : Disconnected from the channel tcfchan#3.
13:58:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:58:08 INFO  : 'jtag frequency' command is executed.
13:58:08 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:08 INFO  : Context for 'APU' is selected.
13:58:09 INFO  : System reset is completed.
13:58:12 INFO  : 'after 3000' command is executed.
13:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
13:58:22 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:58:22 INFO  : Context for 'APU' is selected.
13:58:29 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:58:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:29 INFO  : Context for 'APU' is selected.
13:58:29 INFO  : Boot mode is read from the target.
13:58:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:34 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:34 INFO  : 'set bp_58_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:34 INFO  : 'con -block -timeout 60' command is executed.
13:58:34 INFO  : 'bpremove $bp_58_34_fsbl_bp' command is executed.
13:58:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_58_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:41 INFO  : 'con' command is executed.
13:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:58:41 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:12:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:12:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

14:12:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:12:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

14:13:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:13:15 INFO  : Disconnected from the channel tcfchan#5.
14:13:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:13:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:13:16 INFO  : 'jtag frequency' command is executed.
14:13:16 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:13:16 INFO  : Context for 'APU' is selected.
14:13:17 INFO  : System reset is completed.
14:13:20 INFO  : 'after 3000' command is executed.
14:13:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:13:30 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:13:30 INFO  : Context for 'APU' is selected.
14:13:36 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:36 INFO  : Context for 'APU' is selected.
14:13:36 INFO  : Boot mode is read from the target.
14:13:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:40 INFO  : 'set bp_13_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:41 INFO  : 'con -block -timeout 60' command is executed.
14:13:41 INFO  : 'bpremove $bp_13_40_fsbl_bp' command is executed.
14:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:48 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_13_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:48 INFO  : 'con' command is executed.
14:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:48 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:56:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:56:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

17:56:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:56:25 INFO  : Disconnected from the channel tcfchan#8.
17:56:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:56:35 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:56:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:56:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:57:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:57:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:58:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:58:10 INFO  : 'jtag frequency' command is executed.
17:58:10 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:58:10 INFO  : Context for 'APU' is selected.
17:58:11 INFO  : System reset is completed.
17:58:14 INFO  : 'after 3000' command is executed.
17:58:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
17:58:24 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:58:24 INFO  : Context for 'APU' is selected.
17:58:25 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:58:25 INFO  : Context for 'APU' is selected.
17:58:25 INFO  : Boot mode is read from the target.
17:58:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:29 INFO  : 'set bp_58_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:58:29 INFO  : 'con -block -timeout 60' command is executed.
17:58:29 INFO  : 'bpremove $bp_58_29_fsbl_bp' command is executed.
17:58:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:58:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:58:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:58:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_58_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:58:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:58:36 INFO  : 'con' command is executed.
17:58:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:58:36 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:03:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:03:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:03:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:03:35 INFO  : Disconnected from the channel tcfchan#10.
18:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:03:36 INFO  : 'jtag frequency' command is executed.
18:03:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:03:36 INFO  : Context for 'APU' is selected.
18:03:38 INFO  : System reset is completed.
18:03:41 INFO  : 'after 3000' command is executed.
18:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
18:03:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
18:03:50 INFO  : Context for 'APU' is selected.
18:03:56 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:03:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:56 INFO  : Context for 'APU' is selected.
18:03:56 INFO  : Boot mode is read from the target.
18:03:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:01 INFO  : 'set bp_4_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:04:02 INFO  : 'con -block -timeout 60' command is executed.
18:04:02 INFO  : 'bpremove $bp_4_1_fsbl_bp' command is executed.
18:04:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:09 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:09 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_4_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:09 INFO  : 'con' command is executed.
18:04:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:04:09 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:05:38 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
18:06:46 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:06:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:07:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:07:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:08:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:08:03 INFO  : (SwPlatform) Successfully done update_mss 
18:08:04 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
18:08:48 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:08:48 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
18:08:48 INFO  : No changes in MSS file content so sources will not be generated.
18:09:19 INFO  : Result from executing command 'getProjects': system_wrapper
18:09:19 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
18:09:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:09:25 INFO  : Updating application flags with new BSP settings...
18:09:26 INFO  : Successfully updated application flags for project test.
18:09:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:09:34 INFO  : Disconnected from the channel tcfchan#11.
18:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:09:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:09:36 INFO  : 'jtag frequency' command is executed.
18:09:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:09:36 INFO  : Context for 'APU' is selected.
18:09:37 INFO  : System reset is completed.
18:09:40 INFO  : 'after 3000' command is executed.
18:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
18:09:49 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
18:09:49 INFO  : Context for 'APU' is selected.
18:09:55 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:09:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:09:55 INFO  : Context for 'APU' is selected.
18:09:55 INFO  : Boot mode is read from the target.
18:09:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:09:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:09:59 INFO  : 'set bp_9_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:09:59 INFO  : 'con -block -timeout 60' command is executed.
18:09:59 INFO  : 'bpremove $bp_9_59_fsbl_bp' command is executed.
18:09:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:09:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:10:06 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:10:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_9_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:10:06 INFO  : 'con' command is executed.
18:10:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:10:06 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:11:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:11:31 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:12:01 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:12:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:12:04 INFO  : (SwPlatform) Successfully done update_mss 
18:12:04 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
18:12:32 INFO  : (SwPlatform) Successfully done update_mss 
18:12:32 INFO  : No changes in MSS file content so sources will not be generated.
18:13:02 INFO  : Result from executing command 'getProjects': system_wrapper
18:13:02 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
18:13:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:13:02 INFO  : Updating application flags with new BSP settings...
18:13:02 INFO  : Successfully updated application flags for project test.
18:13:09 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:13:13 INFO  : Disconnected from the channel tcfchan#13.
18:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:13:14 INFO  : 'jtag frequency' command is executed.
18:13:14 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:13:14 INFO  : Context for 'APU' is selected.
18:13:15 INFO  : System reset is completed.
18:13:18 INFO  : 'after 3000' command is executed.
18:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
18:13:28 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
18:13:28 INFO  : Context for 'APU' is selected.
18:13:28 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:13:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:28 INFO  : Context for 'APU' is selected.
18:13:28 INFO  : Boot mode is read from the target.
18:13:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:32 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:33 INFO  : 'set bp_13_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:13:34 INFO  : 'con -block -timeout 60' command is executed.
18:13:34 INFO  : 'bpremove $bp_13_32_fsbl_bp' command is executed.
18:13:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:13:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_13_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:13:41 INFO  : 'con' command is executed.
18:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:13:41 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:14:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:15:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:15:07 INFO  : Disconnected from the channel tcfchan#16.
18:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:15:08 INFO  : 'jtag frequency' command is executed.
18:15:08 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:15:08 INFO  : Context for 'APU' is selected.
18:15:09 INFO  : System reset is completed.
18:15:12 INFO  : 'after 3000' command is executed.
18:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
18:15:21 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
18:15:21 INFO  : Context for 'APU' is selected.
18:15:21 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:21 INFO  : Context for 'APU' is selected.
18:15:21 INFO  : Boot mode is read from the target.
18:15:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:15:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:15:26 INFO  : 'set bp_15_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:15:26 INFO  : 'con -block -timeout 60' command is executed.
18:15:26 INFO  : 'bpremove $bp_15_26_fsbl_bp' command is executed.
18:15:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:15:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:15:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_15_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:15:33 INFO  : 'con' command is executed.
18:15:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:15:33 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:17:38 INFO  : Disconnected from the channel tcfchan#17.
09:29:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
09:29:08 INFO  : XSCT server has started successfully.
09:29:08 INFO  : Successfully done setting XSCT server connection channel  
09:29:08 INFO  : plnx-install-location is set to ''
09:29:08 INFO  : Successfully done setting workspace for the tool. 
09:29:21 INFO  : Platform repository initialization has completed.
09:29:22 INFO  : Registering command handlers for Vitis TCF services
09:29:31 INFO  : Successfully done query RDI_DATADIR 
09:35:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:36:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:36:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:36:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:37:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:37:56 INFO  : 'jtag frequency' command is executed.
09:37:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:37:56 INFO  : Context for 'APU' is selected.
09:37:57 INFO  : System reset is completed.
09:38:00 INFO  : 'after 3000' command is executed.
09:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:38:10 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:38:10 INFO  : Context for 'APU' is selected.
09:38:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:38:11 INFO  : Context for 'APU' is selected.
09:38:11 INFO  : Boot mode is read from the target.
09:38:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:38:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:38:15 INFO  : 'set bp_38_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:38:16 INFO  : 'con -block -timeout 60' command is executed.
09:38:16 INFO  : 'bpremove $bp_38_15_fsbl_bp' command is executed.
09:38:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:38:24 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:38:24 INFO  : 'configparams force-mem-access 0' command is executed.
09:38:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_38_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:38:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:38:24 INFO  : 'con' command is executed.
09:38:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:38:24 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
09:39:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:39:43 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:39:45 INFO  : Disconnected from the channel tcfchan#1.
09:39:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:39:46 INFO  : 'jtag frequency' command is executed.
09:39:46 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:39:46 INFO  : Context for 'APU' is selected.
09:39:47 INFO  : System reset is completed.
09:39:51 INFO  : 'after 3000' command is executed.
09:39:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:40:00 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:40:00 INFO  : Context for 'APU' is selected.
09:40:05 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:40:05 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:05 INFO  : Context for 'APU' is selected.
09:40:05 INFO  : Boot mode is read from the target.
09:40:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:40:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:40:10 INFO  : 'set bp_40_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:40:11 INFO  : 'con -block -timeout 60' command is executed.
09:40:11 INFO  : 'bpremove $bp_40_10_fsbl_bp' command is executed.
09:40:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:40:18 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_40_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:40:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:18 INFO  : 'con' command is executed.
09:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:40:18 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
09:41:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:41:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:41:18 INFO  : Disconnected from the channel tcfchan#2.
09:41:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:41:20 INFO  : 'jtag frequency' command is executed.
09:41:20 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:41:20 INFO  : Context for 'APU' is selected.
09:41:21 INFO  : System reset is completed.
09:41:24 INFO  : 'after 3000' command is executed.
09:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:41:33 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:41:33 INFO  : Context for 'APU' is selected.
09:41:39 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
09:41:39 INFO  : Context for 'APU' is selected.
09:41:39 INFO  : Boot mode is read from the target.
09:41:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:41:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:41:43 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:41:44 INFO  : 'set bp_41_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:41:44 INFO  : 'con -block -timeout 60' command is executed.
09:41:44 INFO  : 'bpremove $bp_41_43_fsbl_bp' command is executed.
09:41:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:41:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:41:50 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_41_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:41:51 INFO  : 'con' command is executed.
09:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:41:51 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
09:44:26 INFO  : Result from executing command 'getProjects': system_wrapper
09:44:26 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
09:44:26 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:44:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:44:36 INFO  : Disconnected from the channel tcfchan#3.
09:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:38 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:44:38 INFO  : 'jtag frequency' command is executed.
09:44:38 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:44:38 INFO  : Context for 'APU' is selected.
09:44:39 INFO  : System reset is completed.
09:44:42 INFO  : 'after 3000' command is executed.
09:44:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:44:51 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:44:51 INFO  : Context for 'APU' is selected.
09:44:57 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:44:57 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:57 INFO  : Context for 'APU' is selected.
09:44:57 INFO  : Boot mode is read from the target.
09:44:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:44:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:45:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:45:01 INFO  : 'set bp_45_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:45:01 INFO  : 'con -block -timeout 60' command is executed.
09:45:01 INFO  : 'bpremove $bp_45_1_fsbl_bp' command is executed.
09:45:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:45:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:45:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:45:08 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_45_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:45:08 INFO  : 'con' command is executed.
09:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:45:08 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:11:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:11:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:11:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:11:40 INFO  : Disconnected from the channel tcfchan#5.
11:11:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:41 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:11:41 INFO  : 'jtag frequency' command is executed.
11:11:41 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:11:41 INFO  : Context for 'APU' is selected.
11:11:42 INFO  : System reset is completed.
11:11:45 INFO  : 'after 3000' command is executed.
11:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:11:55 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:11:55 INFO  : Context for 'APU' is selected.
11:11:55 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:55 INFO  : Context for 'APU' is selected.
11:11:55 INFO  : Boot mode is read from the target.
11:11:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:11:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:00 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:00 INFO  : 'set bp_12_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:12:00 INFO  : 'con -block -timeout 60' command is executed.
11:12:00 INFO  : 'bpremove $bp_12_0_fsbl_bp' command is executed.
11:12:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:07 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_12_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:07 INFO  : 'con' command is executed.
11:12:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:12:07 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:36:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:36:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:36:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:36:46 INFO  : Disconnected from the channel tcfchan#6.
11:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:47 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:36:47 INFO  : 'jtag frequency' command is executed.
11:36:47 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:36:47 INFO  : Context for 'APU' is selected.
11:36:48 INFO  : System reset is completed.
11:36:51 INFO  : 'after 3000' command is executed.
11:36:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:37:00 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:37:00 INFO  : Context for 'APU' is selected.
11:37:00 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:37:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:00 INFO  : Context for 'APU' is selected.
11:37:00 INFO  : Boot mode is read from the target.
11:37:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:37:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:37:05 INFO  : 'set bp_37_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:37:06 INFO  : 'con -block -timeout 60' command is executed.
11:37:06 INFO  : 'bpremove $bp_37_5_fsbl_bp' command is executed.
11:37:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:37:13 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_37_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:37:14 INFO  : 'con' command is executed.
11:37:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:37:14 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:41:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:41:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:06:26 INFO  : Disconnected from the channel tcfchan#7.
12:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:06:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:06:27 INFO  : 'jtag frequency' command is executed.
12:06:27 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:06:27 INFO  : Context for 'APU' is selected.
12:06:28 INFO  : System reset is completed.
12:06:31 INFO  : 'after 3000' command is executed.
12:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:06:41 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:06:41 INFO  : Context for 'APU' is selected.
12:06:41 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
12:06:41 INFO  : Context for 'APU' is selected.
12:06:41 INFO  : Boot mode is read from the target.
12:06:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:46 INFO  : 'set bp_6_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:06:46 INFO  : 'con -block -timeout 60' command is executed.
12:06:46 INFO  : 'bpremove $bp_6_46_fsbl_bp' command is executed.
12:06:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_6_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:53 INFO  : 'con' command is executed.
12:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:06:53 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:22:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:22:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:22:35 INFO  : Disconnected from the channel tcfchan#8.
12:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:22:36 INFO  : 'jtag frequency' command is executed.
12:22:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:22:36 INFO  : Context for 'APU' is selected.
12:22:37 INFO  : System reset is completed.
12:22:40 INFO  : 'after 3000' command is executed.
12:22:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:22:49 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:22:49 INFO  : Context for 'APU' is selected.
12:22:49 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:22:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:49 INFO  : Context for 'APU' is selected.
12:22:49 INFO  : Boot mode is read from the target.
12:22:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:22:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:22:54 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:22:54 INFO  : 'set bp_22_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:22:54 INFO  : 'con -block -timeout 60' command is executed.
12:22:54 INFO  : 'bpremove $bp_22_54_fsbl_bp' command is executed.
12:22:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:22:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:23:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:23:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_22_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:01 INFO  : 'con' command is executed.
12:23:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:23:01 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:23:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:23:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:23:48 INFO  : Disconnected from the channel tcfchan#9.
12:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:49 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:23:49 INFO  : 'jtag frequency' command is executed.
12:23:49 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:23:49 INFO  : Context for 'APU' is selected.
12:23:50 INFO  : System reset is completed.
12:23:53 INFO  : 'after 3000' command is executed.
12:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:24:03 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:24:03 INFO  : Context for 'APU' is selected.
12:24:03 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:03 INFO  : Context for 'APU' is selected.
12:24:03 INFO  : Boot mode is read from the target.
12:24:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:08 INFO  : 'set bp_24_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:24:08 INFO  : 'con -block -timeout 60' command is executed.
12:24:08 INFO  : 'bpremove $bp_24_8_fsbl_bp' command is executed.
12:24:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_24_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:16 INFO  : 'con' command is executed.
12:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:24:16 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:25:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:25:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:25:29 INFO  : Disconnected from the channel tcfchan#10.
12:25:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:30 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:25:30 INFO  : 'jtag frequency' command is executed.
12:25:30 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:25:31 INFO  : Context for 'APU' is selected.
12:25:32 INFO  : System reset is completed.
12:25:35 INFO  : 'after 3000' command is executed.
12:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:25:44 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:25:44 INFO  : Context for 'APU' is selected.
12:25:44 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:25:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:44 INFO  : Context for 'APU' is selected.
12:25:44 INFO  : Boot mode is read from the target.
12:25:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:49 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:49 INFO  : 'set bp_25_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:25:49 INFO  : 'con -block -timeout 60' command is executed.
12:25:49 INFO  : 'bpremove $bp_25_49_fsbl_bp' command is executed.
12:25:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_25_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:57 INFO  : 'con' command is executed.
12:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:25:57 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:32:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:32:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:32:41 INFO  : Disconnected from the channel tcfchan#12.
12:32:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:32:42 INFO  : 'jtag frequency' command is executed.
12:32:42 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:32:42 INFO  : Context for 'APU' is selected.
12:32:43 INFO  : System reset is completed.
12:32:46 INFO  : 'after 3000' command is executed.
12:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:32:56 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:32:56 INFO  : Context for 'APU' is selected.
12:32:56 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:32:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:32:56 INFO  : Context for 'APU' is selected.
12:32:56 INFO  : Boot mode is read from the target.
12:32:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:32:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:33:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:33:01 INFO  : 'set bp_33_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:33:01 INFO  : 'con -block -timeout 60' command is executed.
12:33:01 INFO  : 'bpremove $bp_33_1_fsbl_bp' command is executed.
12:33:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:33:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:33:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:33:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_33_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:33:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:33:09 INFO  : 'con' command is executed.
12:33:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:33:09 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:03:43 INFO  : Disconnected from the channel tcfchan#13.
16:58:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
16:58:37 INFO  : XSCT server has started successfully.
16:58:37 INFO  : plnx-install-location is set to ''
16:58:37 INFO  : Successfully done setting XSCT server connection channel  
16:58:37 INFO  : Successfully done setting workspace for the tool. 
16:58:39 INFO  : Platform repository initialization has completed.
16:58:39 INFO  : Successfully done query RDI_DATADIR 
16:58:39 INFO  : Registering command handlers for Vitis TCF services
17:13:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:13:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:13:31 INFO  : 'jtag frequency' command is executed.
17:13:31 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:31 INFO  : Context for 'APU' is selected.
17:13:32 INFO  : System reset is completed.
17:13:35 INFO  : 'after 3000' command is executed.
17:13:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:13:44 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:13:44 INFO  : Context for 'APU' is selected.
17:13:45 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:13:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:45 INFO  : Context for 'APU' is selected.
17:13:45 INFO  : Boot mode is read from the target.
17:13:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:50 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:50 INFO  : 'set bp_13_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:13:51 INFO  : 'con -block -timeout 60' command is executed.
17:13:51 INFO  : 'bpremove $bp_13_50_fsbl_bp' command is executed.
17:13:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:58 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_13_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:58 INFO  : 'con' command is executed.
17:13:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:13:58 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:46:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:46:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:46:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:46:34 INFO  : Disconnected from the channel tcfchan#1.
17:46:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:46:35 INFO  : 'jtag frequency' command is executed.
17:46:35 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:46:35 INFO  : Context for 'APU' is selected.
17:46:36 INFO  : System reset is completed.
17:46:39 INFO  : 'after 3000' command is executed.
17:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:46:48 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:46:48 INFO  : Context for 'APU' is selected.
17:46:55 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:46:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:55 INFO  : Context for 'APU' is selected.
17:46:55 INFO  : Boot mode is read from the target.
17:46:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:59 INFO  : 'set bp_46_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:46:59 INFO  : 'con -block -timeout 60' command is executed.
17:46:59 INFO  : 'bpremove $bp_46_59_fsbl_bp' command is executed.
17:46:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:47:06 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_46_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:06 INFO  : 'con' command is executed.
17:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:47:06 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:49:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:49:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:50:04 INFO  : Disconnected from the channel tcfchan#2.
17:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:50:05 INFO  : 'jtag frequency' command is executed.
17:50:05 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:50:05 INFO  : Context for 'APU' is selected.
17:50:06 INFO  : System reset is completed.
17:50:09 INFO  : 'after 3000' command is executed.
17:50:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
17:50:19 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:50:19 INFO  : Context for 'APU' is selected.
17:50:25 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:50:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:25 INFO  : Context for 'APU' is selected.
17:50:25 INFO  : Boot mode is read from the target.
17:50:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:50:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:50:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:50:29 INFO  : 'set bp_50_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:50:29 INFO  : 'con -block -timeout 60' command is executed.
17:50:29 INFO  : 'bpremove $bp_50_29_fsbl_bp' command is executed.
17:50:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:50:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:50:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_50_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:50:36 INFO  : 'con' command is executed.
17:50:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:50:36 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:55:22 INFO  : Disconnected from the channel tcfchan#3.
18:00:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
18:00:51 INFO  : XSCT server has started successfully.
18:00:51 INFO  : plnx-install-location is set to ''
18:00:51 INFO  : Successfully done setting XSCT server connection channel  
18:00:51 INFO  : Successfully done setting workspace for the tool. 
18:00:53 INFO  : Platform repository initialization has completed.
18:00:53 INFO  : Successfully done query RDI_DATADIR 
18:00:54 INFO  : Registering command handlers for Vitis TCF services
18:02:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:02:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
18:02:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
18:02:26 INFO  : 'jtag frequency' command is executed.
18:02:26 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:26 INFO  : Context for 'APU' is selected.
18:02:27 INFO  : System reset is completed.
18:02:30 INFO  : 'after 3000' command is executed.
18:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
18:02:39 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
18:02:39 INFO  : Context for 'APU' is selected.
18:02:40 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
18:02:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:40 INFO  : Context for 'APU' is selected.
18:02:40 INFO  : Boot mode is read from the target.
18:02:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:45 INFO  : 'set bp_2_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:46 INFO  : 'con -block -timeout 60' command is executed.
18:02:46 INFO  : 'bpremove $bp_2_45_fsbl_bp' command is executed.
18:02:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_2_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:53 INFO  : 'con' command is executed.
18:02:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:53 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:06:40 INFO  : Disconnected from the channel tcfchan#1.
12:05:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
12:05:17 INFO  : XSCT server has started successfully.
12:05:17 INFO  : Successfully done setting XSCT server connection channel  
12:05:17 INFO  : plnx-install-location is set to ''
12:05:17 INFO  : Successfully done setting workspace for the tool. 
12:05:34 INFO  : Platform repository initialization has completed.
12:05:35 INFO  : Registering command handlers for Vitis TCF services
12:06:00 INFO  : Successfully done query RDI_DATADIR 
12:06:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:07:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa is already opened

12:07:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:07:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:08:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:09 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:08:09 INFO  : 'jtag frequency' command is executed.
12:08:09 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:08:09 INFO  : Context for 'APU' is selected.
12:08:10 INFO  : System reset is completed.
12:08:13 INFO  : 'after 3000' command is executed.
12:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:08:23 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:08:23 INFO  : Context for 'APU' is selected.
12:08:24 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:08:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:24 INFO  : Context for 'APU' is selected.
12:08:24 INFO  : Boot mode is read from the target.
12:08:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:08:28 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:08:28 INFO  : 'set bp_8_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:08:28 INFO  : 'con -block -timeout 60' command is executed.
12:08:29 INFO  : 'bpremove $bp_8_28_fsbl_bp' command is executed.
12:08:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:08:35 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:08:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_8_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:08:36 INFO  : 'con' command is executed.
12:08:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:08:36 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:20:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:20:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:20:21 INFO  : Disconnected from the channel tcfchan#2.
14:20:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:20:22 INFO  : 'jtag frequency' command is executed.
14:20:22 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:20:22 INFO  : Context for 'APU' is selected.
14:20:23 INFO  : System reset is completed.
14:20:26 INFO  : 'after 3000' command is executed.
14:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:20:36 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:20:36 INFO  : Context for 'APU' is selected.
14:20:42 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:20:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:42 INFO  : Context for 'APU' is selected.
14:20:42 INFO  : Boot mode is read from the target.
14:20:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:47 INFO  : 'set bp_20_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:20:47 INFO  : 'con -block -timeout 60' command is executed.
14:20:47 INFO  : 'bpremove $bp_20_47_fsbl_bp' command is executed.
14:20:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:20:54 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:20:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_20_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:20:54 INFO  : 'con' command is executed.
14:20:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:20:54 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:30:11 INFO  : Disconnected from the channel tcfchan#3.
18:42:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
18:42:53 INFO  : XSCT server has started successfully.
18:42:54 INFO  : plnx-install-location is set to ''
18:42:54 INFO  : Successfully done setting XSCT server connection channel  
18:42:54 INFO  : Successfully done setting workspace for the tool. 
18:42:56 INFO  : Platform repository initialization has completed.
18:42:56 INFO  : Successfully done query RDI_DATADIR 
18:42:56 INFO  : Registering command handlers for Vitis TCF services
09:39:04 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
09:39:08 INFO  : XSCT server has started successfully.
09:39:08 INFO  : Successfully done setting XSCT server connection channel  
09:39:09 INFO  : plnx-install-location is set to ''
09:39:09 INFO  : Successfully done setting workspace for the tool. 
09:39:23 INFO  : Platform repository initialization has completed.
09:39:24 INFO  : Registering command handlers for Vitis TCF services
09:39:43 INFO  : Successfully done query RDI_DATADIR 
09:39:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

09:39:57 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
09:40:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:40:34 INFO  : 'jtag frequency' command is executed.
09:40:34 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:40:34 INFO  : Context for 'APU' is selected.
09:40:35 INFO  : System reset is completed.
09:40:38 INFO  : 'after 3000' command is executed.
09:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:40:48 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:40:48 INFO  : Context for 'APU' is selected.
09:40:49 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:40:49 INFO  : 'configparams force-mem-access 1' command is executed.
09:40:49 INFO  : Context for 'APU' is selected.
09:40:49 INFO  : Boot mode is read from the target.
09:40:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:40:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:40:54 INFO  : 'set bp_40_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:40:54 INFO  : 'con -block -timeout 60' command is executed.
09:40:54 INFO  : 'bpremove $bp_40_53_fsbl_bp' command is executed.
09:40:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:40:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:41:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:41:01 INFO  : 'configparams force-mem-access 0' command is executed.
09:41:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_40_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:41:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:41:01 INFO  : 'con' command is executed.
09:41:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:41:01 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
09:42:31 INFO  : Result from executing command 'getProjects': system_wrapper
09:42:31 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
09:42:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:42:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
09:42:49 INFO  : Disconnected from the channel tcfchan#1.
09:42:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:42:50 INFO  : 'jtag frequency' command is executed.
09:42:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:42:50 INFO  : Context for 'APU' is selected.
09:42:51 INFO  : System reset is completed.
09:42:54 INFO  : 'after 3000' command is executed.
09:42:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:43:04 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:43:04 INFO  : Context for 'APU' is selected.
09:43:10 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
09:43:10 INFO  : Context for 'APU' is selected.
09:43:10 INFO  : Boot mode is read from the target.
09:43:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:43:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:43:15 INFO  : 'set bp_43_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:43:15 INFO  : 'con -block -timeout 60' command is executed.
09:43:15 INFO  : 'bpremove $bp_43_15_fsbl_bp' command is executed.
09:43:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:43:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:43:22 INFO  : 'configparams force-mem-access 0' command is executed.
09:43:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_43_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:43:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:43:22 INFO  : 'con' command is executed.
09:43:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:43:22 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:06:43 INFO  : Disconnected from the channel tcfchan#3.
10:06:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:44 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:06:44 INFO  : 'jtag frequency' command is executed.
10:06:44 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:06:44 INFO  : Context for 'APU' is selected.
10:06:46 INFO  : System reset is completed.
10:06:49 INFO  : 'after 3000' command is executed.
10:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:06:58 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:06:58 INFO  : Context for 'APU' is selected.
10:06:58 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:58 INFO  : Context for 'APU' is selected.
10:06:58 INFO  : Boot mode is read from the target.
10:06:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:06:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:03 INFO  : 'set bp_7_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:07:03 INFO  : 'con -block -timeout 60' command is executed.
10:07:03 INFO  : 'bpremove $bp_7_3_fsbl_bp' command is executed.
10:07:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_7_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:10 INFO  : 'con' command is executed.
10:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:07:10 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:13:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:13:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:13:56 INFO  : Disconnected from the channel tcfchan#4.
10:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:13:57 INFO  : 'jtag frequency' command is executed.
10:13:57 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:13:57 INFO  : Context for 'APU' is selected.
10:13:58 INFO  : System reset is completed.
10:14:01 INFO  : 'after 3000' command is executed.
10:14:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:14:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:14:11 INFO  : Context for 'APU' is selected.
10:14:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:11 INFO  : Context for 'APU' is selected.
10:14:11 INFO  : Boot mode is read from the target.
10:14:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:14:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:14:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:14:16 INFO  : 'set bp_14_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:14:16 INFO  : 'con -block -timeout 60' command is executed.
10:14:16 INFO  : 'bpremove $bp_14_16_fsbl_bp' command is executed.
10:14:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:14:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:14:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_14_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:14:23 INFO  : 'con' command is executed.
10:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:14:23 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:15:26 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:15:30 INFO  : Disconnected from the channel tcfchan#5.
10:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:31 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:15:31 INFO  : 'jtag frequency' command is executed.
10:15:31 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:15:31 INFO  : Context for 'APU' is selected.
10:15:32 INFO  : System reset is completed.
10:15:35 INFO  : 'after 3000' command is executed.
10:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:15:45 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:15:45 INFO  : Context for 'APU' is selected.
10:15:45 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:15:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:15:45 INFO  : Context for 'APU' is selected.
10:15:45 INFO  : Boot mode is read from the target.
10:15:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:15:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:15:50 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:15:50 INFO  : 'set bp_15_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:15:51 INFO  : 'con -block -timeout 60' command is executed.
10:15:51 INFO  : 'bpremove $bp_15_50_fsbl_bp' command is executed.
10:15:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:15:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:15:58 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:15:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:15:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_15_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:15:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:15:58 INFO  : 'con' command is executed.
10:15:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:15:58 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:17:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:17:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:17:20 INFO  : Disconnected from the channel tcfchan#6.
10:17:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:21 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:17:21 INFO  : 'jtag frequency' command is executed.
10:17:21 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:17:21 INFO  : Context for 'APU' is selected.
10:17:22 INFO  : System reset is completed.
10:17:25 INFO  : 'after 3000' command is executed.
10:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:17:34 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:17:34 INFO  : Context for 'APU' is selected.
10:17:34 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:17:34 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:34 INFO  : Context for 'APU' is selected.
10:17:34 INFO  : Boot mode is read from the target.
10:17:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:39 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:39 INFO  : 'set bp_17_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:17:39 INFO  : 'con -block -timeout 60' command is executed.
10:17:39 INFO  : 'bpremove $bp_17_39_fsbl_bp' command is executed.
10:17:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_17_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:47 INFO  : 'con' command is executed.
10:17:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:17:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:18:11 INFO  : Disconnected from the channel tcfchan#7.
10:18:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:18:12 INFO  : 'jtag frequency' command is executed.
10:18:12 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:18:12 INFO  : Context for 'APU' is selected.
10:18:14 INFO  : System reset is completed.
10:18:17 INFO  : 'after 3000' command is executed.
10:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:18:26 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:18:26 INFO  : Context for 'APU' is selected.
10:18:26 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
10:18:26 INFO  : Context for 'APU' is selected.
10:18:26 INFO  : Boot mode is read from the target.
10:18:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:31 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:31 INFO  : 'set bp_18_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:18:31 INFO  : 'con -block -timeout 60' command is executed.
10:18:31 INFO  : 'bpremove $bp_18_31_fsbl_bp' command is executed.
10:18:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:18:38 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:18:38 INFO  : 'configparams force-mem-access 0' command is executed.
10:18:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_18_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:18:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:18:38 INFO  : 'con' command is executed.
10:18:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:18:38 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:26:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:26:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:26:19 INFO  : Disconnected from the channel tcfchan#8.
10:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:26:20 INFO  : 'jtag frequency' command is executed.
10:26:20 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:26:20 INFO  : Context for 'APU' is selected.
10:26:21 INFO  : System reset is completed.
10:26:24 INFO  : 'after 3000' command is executed.
10:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:26:33 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:26:33 INFO  : Context for 'APU' is selected.
10:26:33 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:26:33 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:33 INFO  : Context for 'APU' is selected.
10:26:33 INFO  : Boot mode is read from the target.
10:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:38 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:38 INFO  : 'set bp_26_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:26:38 INFO  : 'con -block -timeout 60' command is executed.
10:26:38 INFO  : 'bpremove $bp_26_38_fsbl_bp' command is executed.
10:26:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_26_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:45 INFO  : 'con' command is executed.
10:26:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:26:45 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:29:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:29:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:29:43 INFO  : Disconnected from the channel tcfchan#9.
10:29:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:44 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:29:44 INFO  : 'jtag frequency' command is executed.
10:29:44 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:29:44 INFO  : Context for 'APU' is selected.
10:29:45 INFO  : System reset is completed.
10:29:48 INFO  : 'after 3000' command is executed.
10:29:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:29:58 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:29:58 INFO  : Context for 'APU' is selected.
10:29:58 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:29:58 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:58 INFO  : Context for 'APU' is selected.
10:29:58 INFO  : Boot mode is read from the target.
10:29:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:03 INFO  : 'set bp_30_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:30:03 INFO  : 'con -block -timeout 60' command is executed.
10:30:03 INFO  : 'bpremove $bp_30_3_fsbl_bp' command is executed.
10:30:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:11 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_30_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:11 INFO  : 'con' command is executed.
10:30:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:30:11 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:31:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:31:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:31:54 INFO  : Disconnected from the channel tcfchan#10.
10:31:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:31:55 INFO  : 'jtag frequency' command is executed.
10:31:55 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:31:55 INFO  : Context for 'APU' is selected.
10:31:56 INFO  : System reset is completed.
10:31:59 INFO  : 'after 3000' command is executed.
10:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:32:08 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:32:08 INFO  : Context for 'APU' is selected.
10:32:08 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:08 INFO  : Context for 'APU' is selected.
10:32:08 INFO  : Boot mode is read from the target.
10:32:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:13 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:13 INFO  : 'set bp_32_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:32:13 INFO  : 'con -block -timeout 60' command is executed.
10:32:13 INFO  : 'bpremove $bp_32_13_fsbl_bp' command is executed.
10:32:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_32_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:21 INFO  : 'con' command is executed.
10:32:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:32:21 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:34:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:34:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:34:20 INFO  : Disconnected from the channel tcfchan#11.
10:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:21 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:34:21 INFO  : 'jtag frequency' command is executed.
10:34:21 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:34:21 INFO  : Context for 'APU' is selected.
10:34:23 INFO  : System reset is completed.
10:34:26 INFO  : 'after 3000' command is executed.
10:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:34:35 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:34:35 INFO  : Context for 'APU' is selected.
10:34:35 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:35 INFO  : Context for 'APU' is selected.
10:34:35 INFO  : Boot mode is read from the target.
10:34:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:40 INFO  : 'set bp_34_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:34:41 INFO  : 'con -block -timeout 60' command is executed.
10:34:41 INFO  : 'bpremove $bp_34_40_fsbl_bp' command is executed.
10:34:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:48 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_34_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:48 INFO  : 'con' command is executed.
10:34:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:34:48 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:47:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:47:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:47:49 INFO  : Disconnected from the channel tcfchan#12.
10:47:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:47:50 INFO  : 'jtag frequency' command is executed.
10:47:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:47:50 INFO  : Context for 'APU' is selected.
10:47:51 INFO  : System reset is completed.
10:47:54 INFO  : 'after 3000' command is executed.
10:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:48:04 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:48:04 INFO  : Context for 'APU' is selected.
10:48:04 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:48:04 INFO  : 'configparams force-mem-access 1' command is executed.
10:48:04 INFO  : Context for 'APU' is selected.
10:48:04 INFO  : Boot mode is read from the target.
10:48:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:48:09 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:48:09 INFO  : 'set bp_48_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:48:09 INFO  : 'con -block -timeout 60' command is executed.
10:48:09 INFO  : 'bpremove $bp_48_9_fsbl_bp' command is executed.
10:48:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:48:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:48:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:48:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_48_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:48:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:48:16 INFO  : 'con' command is executed.
10:48:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:48:16 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:48:54 INFO  : Disconnected from the channel tcfchan#13.
10:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:48:55 INFO  : 'jtag frequency' command is executed.
10:48:55 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:48:55 INFO  : Context for 'APU' is selected.
10:48:56 INFO  : System reset is completed.
10:48:59 INFO  : 'after 3000' command is executed.
10:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:49:09 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:49:09 INFO  : Context for 'APU' is selected.
10:49:09 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:49:09 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:09 INFO  : Context for 'APU' is selected.
10:49:09 INFO  : Boot mode is read from the target.
10:49:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:13 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:49:14 INFO  : 'set bp_49_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:49:15 INFO  : 'con -block -timeout 60' command is executed.
10:49:15 INFO  : 'bpremove $bp_49_13_fsbl_bp' command is executed.
10:49:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:49:22 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_49_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:22 INFO  : 'con' command is executed.
10:49:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:49:22 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:53:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:54:01 INFO  : Disconnected from the channel tcfchan#14.
10:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:54:02 INFO  : 'jtag frequency' command is executed.
10:54:02 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:54:02 INFO  : Context for 'APU' is selected.
10:54:03 INFO  : System reset is completed.
10:54:07 INFO  : 'after 3000' command is executed.
10:54:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:54:16 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:54:16 INFO  : Context for 'APU' is selected.
10:54:16 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:54:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:54:16 INFO  : Context for 'APU' is selected.
10:54:16 INFO  : Boot mode is read from the target.
10:54:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:21 INFO  : 'set bp_54_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:54:21 INFO  : 'con -block -timeout 60' command is executed.
10:54:21 INFO  : 'bpremove $bp_54_21_fsbl_bp' command is executed.
10:54:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:54:28 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:54:28 INFO  : 'configparams force-mem-access 0' command is executed.
10:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_54_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:54:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:54:28 INFO  : 'con' command is executed.
10:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:54:28 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:59:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:00:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:00:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:00:30 INFO  : Disconnected from the channel tcfchan#16.
11:00:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:00:40 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:00:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:01:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:01:20 INFO  : 'jtag frequency' command is executed.
11:01:20 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:01:20 INFO  : Context for 'APU' is selected.
11:01:21 INFO  : System reset is completed.
11:01:24 INFO  : 'after 3000' command is executed.
11:01:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:01:33 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:01:33 INFO  : Context for 'APU' is selected.
11:01:33 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:01:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:33 INFO  : Context for 'APU' is selected.
11:01:33 INFO  : Boot mode is read from the target.
11:01:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:01:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:01:38 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:01:38 INFO  : 'set bp_1_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:01:39 INFO  : 'con -block -timeout 60' command is executed.
11:01:39 INFO  : 'bpremove $bp_1_38_fsbl_bp' command is executed.
11:01:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:01:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:01:46 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:01:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_1_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:01:47 INFO  : 'con' command is executed.
11:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:01:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:04:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:04:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:04:48 INFO  : Disconnected from the channel tcfchan#20.
11:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:50 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:04:50 INFO  : 'jtag frequency' command is executed.
11:04:50 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:04:50 INFO  : Context for 'APU' is selected.
11:04:51 INFO  : System reset is completed.
11:04:54 INFO  : 'after 3000' command is executed.
11:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:05:03 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:05:03 INFO  : Context for 'APU' is selected.
11:05:03 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:05:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:04 INFO  : Context for 'APU' is selected.
11:05:04 INFO  : Boot mode is read from the target.
11:05:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:05:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:05:08 INFO  : 'set bp_5_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:05:08 INFO  : 'con -block -timeout 60' command is executed.
11:05:08 INFO  : 'bpremove $bp_5_8_fsbl_bp' command is executed.
11:05:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:05:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_5_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:16 INFO  : 'con' command is executed.
11:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:05:16 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:11:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:11:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:11:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:12:00 INFO  : Disconnected from the channel tcfchan#22.
11:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:12:01 INFO  : 'jtag frequency' command is executed.
11:12:01 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:12:01 INFO  : Context for 'APU' is selected.
11:12:02 INFO  : System reset is completed.
11:12:05 INFO  : 'after 3000' command is executed.
11:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:12:15 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:12:15 INFO  : Context for 'APU' is selected.
11:12:15 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:15 INFO  : Context for 'APU' is selected.
11:12:15 INFO  : Boot mode is read from the target.
11:12:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:19 INFO  : 'set bp_12_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:12:20 INFO  : 'con -block -timeout 60' command is executed.
11:12:20 INFO  : 'bpremove $bp_12_19_fsbl_bp' command is executed.
11:12:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_12_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:27 INFO  : 'con' command is executed.
11:12:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:12:27 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:19:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:19:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:19:48 INFO  : Disconnected from the channel tcfchan#25.
11:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:49 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:19:49 INFO  : 'jtag frequency' command is executed.
11:19:49 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:19:49 INFO  : Context for 'APU' is selected.
11:19:51 INFO  : System reset is completed.
11:19:54 INFO  : 'after 3000' command is executed.
11:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:20:03 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:20:03 INFO  : Context for 'APU' is selected.
11:20:03 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:20:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:03 INFO  : Context for 'APU' is selected.
11:20:03 INFO  : Boot mode is read from the target.
11:20:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:20:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:20:08 INFO  : 'set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:20:09 INFO  : 'con -block -timeout 60' command is executed.
11:20:09 INFO  : 'bpremove $bp_20_8_fsbl_bp' command is executed.
11:20:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:20:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_20_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:17 INFO  : 'con' command is executed.
11:20:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:20:17 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:23:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:23:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:23:25 INFO  : Disconnected from the channel tcfchan#26.
11:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:23:26 INFO  : 'jtag frequency' command is executed.
11:23:26 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:23:26 INFO  : Context for 'APU' is selected.
11:23:27 INFO  : System reset is completed.
11:23:30 INFO  : 'after 3000' command is executed.
11:23:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:23:39 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:23:39 INFO  : Context for 'APU' is selected.
11:23:40 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:23:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:40 INFO  : Context for 'APU' is selected.
11:23:40 INFO  : Boot mode is read from the target.
11:23:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:44 INFO  : 'set bp_23_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:23:44 INFO  : 'con -block -timeout 60' command is executed.
11:23:44 INFO  : 'bpremove $bp_23_44_fsbl_bp' command is executed.
11:23:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:51 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_23_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:52 INFO  : 'con' command is executed.
11:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:23:52 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:30:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:31:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:31:25 INFO  : Disconnected from the channel tcfchan#27.
11:31:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:31:26 INFO  : 'jtag frequency' command is executed.
11:31:26 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:31:26 INFO  : Context for 'APU' is selected.
11:31:27 INFO  : System reset is completed.
11:31:30 INFO  : 'after 3000' command is executed.
11:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:31:39 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:31:39 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:39 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Boot mode is read from the target.
11:31:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:44 INFO  : 'set bp_31_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:31:45 INFO  : 'con -block -timeout 60' command is executed.
11:31:45 INFO  : 'bpremove $bp_31_44_fsbl_bp' command is executed.
11:31:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:31:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:31:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_31_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:31:52 INFO  : 'con' command is executed.
11:31:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:31:52 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:35:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:36:01 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:36:06 INFO  : Disconnected from the channel tcfchan#29.
11:36:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:07 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:36:07 INFO  : 'jtag frequency' command is executed.
11:36:07 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:36:07 INFO  : Context for 'APU' is selected.
11:36:08 INFO  : System reset is completed.
11:36:11 INFO  : 'after 3000' command is executed.
11:36:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:36:21 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:36:21 INFO  : Context for 'APU' is selected.
11:36:21 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:21 INFO  : Context for 'APU' is selected.
11:36:21 INFO  : Boot mode is read from the target.
11:36:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:25 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:25 INFO  : 'set bp_36_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:36:26 INFO  : 'con -block -timeout 60' command is executed.
11:36:26 INFO  : 'bpremove $bp_36_25_fsbl_bp' command is executed.
11:36:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_36_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:33 INFO  : 'con' command is executed.
11:36:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:36:33 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:00:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:01:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:01:37 INFO  : Disconnected from the channel tcfchan#31.
12:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:38 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:01:38 INFO  : 'jtag frequency' command is executed.
12:01:38 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:01:38 INFO  : Context for 'APU' is selected.
12:01:39 INFO  : System reset is completed.
12:01:42 INFO  : 'after 3000' command is executed.
12:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:01:52 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:01:52 INFO  : Context for 'APU' is selected.
12:01:52 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:01:52 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:52 INFO  : Context for 'APU' is selected.
12:01:52 INFO  : Boot mode is read from the target.
12:01:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:01:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:01:57 INFO  : 'set bp_1_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:01:57 INFO  : 'con -block -timeout 60' command is executed.
12:01:57 INFO  : 'bpremove $bp_1_57_fsbl_bp' command is executed.
12:01:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:01:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:02:04 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:02:04 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_1_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:04 INFO  : 'con' command is executed.
12:02:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:02:04 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:18:09 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:18:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:18:30 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:18:35 INFO  : Disconnected from the channel tcfchan#33.
12:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:18:36 INFO  : 'jtag frequency' command is executed.
12:18:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:18:36 INFO  : Context for 'APU' is selected.
12:18:37 INFO  : System reset is completed.
12:18:40 INFO  : 'after 3000' command is executed.
12:18:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:18:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:18:50 INFO  : Context for 'APU' is selected.
12:18:50 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:18:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:50 INFO  : Context for 'APU' is selected.
12:18:50 INFO  : Boot mode is read from the target.
12:18:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:54 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:54 INFO  : 'set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:18:55 INFO  : 'con -block -timeout 60' command is executed.
12:18:55 INFO  : 'bpremove $bp_18_54_fsbl_bp' command is executed.
12:18:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:02 INFO  : 'con' command is executed.
12:19:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:19:02 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:20:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:20:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:20:15 INFO  : Disconnected from the channel tcfchan#34.
12:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:20:16 INFO  : 'jtag frequency' command is executed.
12:20:16 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:20:16 INFO  : Context for 'APU' is selected.
12:20:18 INFO  : System reset is completed.
12:20:21 INFO  : 'after 3000' command is executed.
12:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:20:30 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:20:30 INFO  : Context for 'APU' is selected.
12:20:30 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:20:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:30 INFO  : Context for 'APU' is selected.
12:20:30 INFO  : Boot mode is read from the target.
12:20:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:35 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:20:35 INFO  : 'set bp_20_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:20:36 INFO  : 'con -block -timeout 60' command is executed.
12:20:36 INFO  : 'bpremove $bp_20_35_fsbl_bp' command is executed.
12:20:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:43 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:20:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_20_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:43 INFO  : 'con' command is executed.
12:20:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:20:43 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:31:21 INFO  : Disconnected from the channel tcfchan#35.
12:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:31:22 INFO  : 'jtag frequency' command is executed.
12:31:22 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:31:22 INFO  : Context for 'APU' is selected.
12:31:23 INFO  : System reset is completed.
12:31:26 INFO  : 'after 3000' command is executed.
12:31:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:31:35 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:31:36 INFO  : Context for 'APU' is selected.
12:31:36 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:31:36 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:36 INFO  : Context for 'APU' is selected.
12:31:36 INFO  : Boot mode is read from the target.
12:31:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:40 INFO  : 'set bp_31_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:31:40 INFO  : 'con -block -timeout 60' command is executed.
12:31:40 INFO  : 'bpremove $bp_31_40_fsbl_bp' command is executed.
12:31:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_31_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:47 INFO  : 'con' command is executed.
12:31:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:31:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:40:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:40:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:41:03 INFO  : Disconnected from the channel tcfchan#36.
13:41:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:04 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:41:04 INFO  : 'jtag frequency' command is executed.
13:41:04 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:41:04 INFO  : Context for 'APU' is selected.
13:41:05 INFO  : System reset is completed.
13:41:08 INFO  : 'after 3000' command is executed.
13:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
13:41:18 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:41:18 INFO  : Context for 'APU' is selected.
13:41:18 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:41:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:18 INFO  : Context for 'APU' is selected.
13:41:18 INFO  : Boot mode is read from the target.
13:41:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:41:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:41:23 INFO  : 'set bp_41_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:41:23 INFO  : 'con -block -timeout 60' command is executed.
13:41:23 INFO  : 'bpremove $bp_41_22_fsbl_bp' command is executed.
13:41:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:41:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:41:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_41_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:41:30 INFO  : 'con' command is executed.
13:41:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:41:30 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:38:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:38:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:38:56 INFO  : Disconnected from the channel tcfchan#37.
14:38:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:38:57 INFO  : 'jtag frequency' command is executed.
14:38:57 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:57 INFO  : Context for 'APU' is selected.
14:38:59 INFO  : System reset is completed.
14:39:02 INFO  : 'after 3000' command is executed.
14:39:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:39:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:39:11 INFO  : Context for 'APU' is selected.
14:39:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:39:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:11 INFO  : Context for 'APU' is selected.
14:39:11 INFO  : Boot mode is read from the target.
14:39:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:16 INFO  : 'set bp_39_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:39:16 INFO  : 'con -block -timeout 60' command is executed.
14:39:16 INFO  : 'bpremove $bp_39_16_fsbl_bp' command is executed.
14:39:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:39:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:39:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_39_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:39:23 INFO  : 'con' command is executed.
14:39:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:39:23 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:41:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:41:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:41:42 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:41:44 INFO  : Disconnected from the channel tcfchan#39.
14:41:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:41:46 INFO  : 'jtag frequency' command is executed.
14:41:46 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:41:46 INFO  : Context for 'APU' is selected.
14:41:47 INFO  : System reset is completed.
14:41:50 INFO  : 'after 3000' command is executed.
14:41:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:41:59 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:41:59 INFO  : Context for 'APU' is selected.
14:41:59 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:41:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:59 INFO  : Context for 'APU' is selected.
14:41:59 INFO  : Boot mode is read from the target.
14:41:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:04 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:04 INFO  : 'set bp_42_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:42:04 INFO  : 'con -block -timeout 60' command is executed.
14:42:04 INFO  : 'bpremove $bp_42_4_fsbl_bp' command is executed.
14:42:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:42:11 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:42:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_42_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:42:11 INFO  : 'con' command is executed.
14:42:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:42:11 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:50:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:50:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:50:45 INFO  : Disconnected from the channel tcfchan#41.
14:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:47 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:50:47 INFO  : 'jtag frequency' command is executed.
14:50:47 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:50:47 INFO  : Context for 'APU' is selected.
14:50:48 INFO  : System reset is completed.
14:50:51 INFO  : 'after 3000' command is executed.
14:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:51:00 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:00 INFO  : Context for 'APU' is selected.
14:51:00 INFO  : Boot mode is read from the target.
14:51:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:05 INFO  : 'set bp_51_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:51:05 INFO  : 'con -block -timeout 60' command is executed.
14:51:05 INFO  : 'bpremove $bp_51_5_fsbl_bp' command is executed.
14:51:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_51_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:12 INFO  : 'con' command is executed.
14:51:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:51:12 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:52:55 INFO  : Disconnected from the channel tcfchan#44.
14:52:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:52:56 INFO  : 'jtag frequency' command is executed.
14:52:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:52:56 INFO  : Context for 'APU' is selected.
14:52:58 INFO  : System reset is completed.
14:53:01 INFO  : 'after 3000' command is executed.
14:53:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:53:10 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:53:10 INFO  : Context for 'APU' is selected.
14:53:10 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:53:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:10 INFO  : Context for 'APU' is selected.
14:53:10 INFO  : Boot mode is read from the target.
14:53:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:15 INFO  : 'set bp_53_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:53:15 INFO  : 'con -block -timeout 60' command is executed.
14:53:15 INFO  : 'bpremove $bp_53_15_fsbl_bp' command is executed.
14:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_53_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:22 INFO  : 'con' command is executed.
14:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:53:22 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:53:44 INFO  : Disconnected from the channel tcfchan#45.
14:53:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:53:45 INFO  : 'jtag frequency' command is executed.
14:53:45 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:53:45 INFO  : Context for 'APU' is selected.
14:53:46 INFO  : System reset is completed.
14:53:49 INFO  : 'after 3000' command is executed.
14:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
14:53:59 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:53:59 INFO  : Context for 'APU' is selected.
14:53:59 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:53:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:59 INFO  : Context for 'APU' is selected.
14:53:59 INFO  : Boot mode is read from the target.
14:53:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:04 INFO  : 'set bp_54_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:54:05 INFO  : 'con -block -timeout 60' command is executed.
14:54:05 INFO  : 'bpremove $bp_54_3_fsbl_bp' command is executed.
14:54:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:54:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:54:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_54_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:54:12 INFO  : 'con' command is executed.
14:54:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:54:12 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:00:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:01:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:01:07 INFO  : Disconnected from the channel tcfchan#46.
15:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:01:08 INFO  : 'jtag frequency' command is executed.
15:01:08 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:01:08 INFO  : Context for 'APU' is selected.
15:01:09 INFO  : System reset is completed.
15:01:13 INFO  : 'after 3000' command is executed.
15:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:01:22 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:01:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:22 INFO  : Context for 'APU' is selected.
15:01:22 INFO  : Boot mode is read from the target.
15:01:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:27 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:27 INFO  : 'set bp_1_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:01:27 INFO  : 'con -block -timeout 60' command is executed.
15:01:27 INFO  : 'bpremove $bp_1_27_fsbl_bp' command is executed.
15:01:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:01:34 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:01:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_1_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:01:34 INFO  : 'con' command is executed.
15:01:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:01:34 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:19:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:19:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:20:04 INFO  : Disconnected from the channel tcfchan#47.
15:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:05 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:20:05 INFO  : 'jtag frequency' command is executed.
15:20:05 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:20:05 INFO  : Context for 'APU' is selected.
15:20:06 INFO  : System reset is completed.
15:20:09 INFO  : 'after 3000' command is executed.
15:20:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:20:19 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:20:19 INFO  : Context for 'APU' is selected.
15:20:19 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:20:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:19 INFO  : Context for 'APU' is selected.
15:20:19 INFO  : Boot mode is read from the target.
15:20:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:24 INFO  : 'set bp_20_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:20:24 INFO  : 'con -block -timeout 60' command is executed.
15:20:24 INFO  : 'bpremove $bp_20_23_fsbl_bp' command is executed.
15:20:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:20:31 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_20_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:20:31 INFO  : 'con' command is executed.
15:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:20:31 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:28:19 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:28:23 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:28:31 INFO  : Disconnected from the channel tcfchan#50.
15:28:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:32 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:28:32 INFO  : 'jtag frequency' command is executed.
15:28:32 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:28:32 INFO  : Context for 'APU' is selected.
15:28:33 INFO  : System reset is completed.
15:28:36 INFO  : 'after 3000' command is executed.
15:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:28:45 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:28:45 INFO  : Context for 'APU' is selected.
15:28:45 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:28:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:45 INFO  : Context for 'APU' is selected.
15:28:45 INFO  : Boot mode is read from the target.
15:28:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:50 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:50 INFO  : 'set bp_28_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:28:50 INFO  : 'con -block -timeout 60' command is executed.
15:28:50 INFO  : 'bpremove $bp_28_50_fsbl_bp' command is executed.
15:28:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:28:57 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_28_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:28:57 INFO  : 'con' command is executed.
15:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:28:57 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:33:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:34:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:34:17 INFO  : Disconnected from the channel tcfchan#51.
15:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:34:18 INFO  : 'jtag frequency' command is executed.
15:34:18 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:34:18 INFO  : Context for 'APU' is selected.
15:34:19 INFO  : System reset is completed.
15:34:22 INFO  : 'after 3000' command is executed.
15:34:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:34:32 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:34:32 INFO  : Context for 'APU' is selected.
15:34:32 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:32 INFO  : Context for 'APU' is selected.
15:34:32 INFO  : Boot mode is read from the target.
15:34:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:36 INFO  : 'set bp_34_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:34:36 INFO  : 'con -block -timeout 60' command is executed.
15:34:36 INFO  : 'bpremove $bp_34_36_fsbl_bp' command is executed.
15:34:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:34:43 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:34:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_34_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:34:43 INFO  : 'con' command is executed.
15:34:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:34:43 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:54:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:54:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:54:41 INFO  : Disconnected from the channel tcfchan#53.
15:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:54:42 INFO  : 'jtag frequency' command is executed.
15:54:42 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:54:42 INFO  : Context for 'APU' is selected.
15:54:43 INFO  : System reset is completed.
15:54:46 INFO  : 'after 3000' command is executed.
15:54:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
15:54:55 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:54:55 INFO  : Context for 'APU' is selected.
15:54:55 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:54:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:55 INFO  : Context for 'APU' is selected.
15:54:55 INFO  : Boot mode is read from the target.
15:54:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:00 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:00 INFO  : 'set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:55:01 INFO  : 'con -block -timeout 60' command is executed.
15:55:01 INFO  : 'bpremove $bp_55_0_fsbl_bp' command is executed.
15:55:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:07 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_55_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:08 INFO  : 'con' command is executed.
15:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:55:08 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
16:03:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:03:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
16:03:19 INFO  : Disconnected from the channel tcfchan#54.
16:03:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:21 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
16:03:21 INFO  : 'jtag frequency' command is executed.
16:03:21 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:21 INFO  : Context for 'APU' is selected.
16:03:22 INFO  : System reset is completed.
16:03:25 INFO  : 'after 3000' command is executed.
16:03:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
16:03:34 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
16:03:34 INFO  : Context for 'APU' is selected.
16:03:34 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
16:03:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:34 INFO  : Context for 'APU' is selected.
16:03:34 INFO  : Boot mode is read from the target.
16:03:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:39 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:39 INFO  : 'set bp_3_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:40 INFO  : 'con -block -timeout 60' command is executed.
16:03:40 INFO  : 'bpremove $bp_3_39_fsbl_bp' command is executed.
16:03:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:47 INFO  : 'con' command is executed.
16:03:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:02:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:02:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
17:02:41 INFO  : Disconnected from the channel tcfchan#55.
17:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
17:02:43 INFO  : 'jtag frequency' command is executed.
17:02:43 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:43 INFO  : Context for 'APU' is selected.
17:02:44 INFO  : System reset is completed.
17:02:47 INFO  : 'after 3000' command is executed.
17:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
17:02:56 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
17:02:56 INFO  : Context for 'APU' is selected.
17:02:56 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
17:02:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:56 INFO  : Context for 'APU' is selected.
17:02:56 INFO  : Boot mode is read from the target.
17:02:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:02:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:01 INFO  : 'set bp_3_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:03:01 INFO  : 'con -block -timeout 60' command is executed.
17:03:01 INFO  : 'bpremove $bp_3_1_fsbl_bp' command is executed.
17:03:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:08 INFO  : 'con' command is executed.
17:03:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:03:08 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
17:44:48 INFO  : Disconnected from the channel tcfchan#56.
09:56:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
09:56:59 INFO  : XSCT server has started successfully.
09:56:59 INFO  : plnx-install-location is set to ''
09:56:59 INFO  : Successfully done setting XSCT server connection channel  
09:56:59 INFO  : Successfully done setting workspace for the tool. 
09:57:01 INFO  : Successfully done query RDI_DATADIR 
09:57:01 INFO  : Platform repository initialization has completed.
09:57:02 INFO  : Registering command handlers for Vitis TCF services
09:57:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
09:57:10 INFO  : 'jtag frequency' command is executed.
09:57:10 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:57:10 INFO  : Context for 'APU' is selected.
09:57:11 INFO  : System reset is completed.
09:57:14 INFO  : 'after 3000' command is executed.
09:57:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
09:57:24 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
09:57:24 INFO  : Context for 'APU' is selected.
09:57:24 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
09:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
09:57:24 INFO  : Context for 'APU' is selected.
09:57:24 INFO  : Boot mode is read from the target.
09:57:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:57:29 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:57:29 INFO  : 'set bp_57_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:57:29 INFO  : 'con -block -timeout 60' command is executed.
09:57:29 INFO  : 'bpremove $bp_57_29_fsbl_bp' command is executed.
09:57:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:57:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
09:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_57_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

09:57:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:57:37 INFO  : 'con' command is executed.
09:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:57:37 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:00:06 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:00:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:00:41 INFO  : Disconnected from the channel tcfchan#1.
10:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:00:43 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:00:43 INFO  : 'jtag frequency' command is executed.
10:00:43 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:00:43 INFO  : Context for 'APU' is selected.
10:00:44 INFO  : System reset is completed.
10:00:47 INFO  : 'after 3000' command is executed.
10:00:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:00:56 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:00:56 INFO  : Context for 'APU' is selected.
10:01:02 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
10:01:02 INFO  : Context for 'APU' is selected.
10:01:02 INFO  : Boot mode is read from the target.
10:01:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:01:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:01:06 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:01:06 INFO  : 'set bp_1_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:01:08 INFO  : 'con -block -timeout 60' command is executed.
10:01:08 INFO  : 'bpremove $bp_1_6_fsbl_bp' command is executed.
10:01:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:01:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:01:14 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:01:14 INFO  : 'configparams force-mem-access 0' command is executed.
10:01:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_1_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:01:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:01:15 INFO  : 'con' command is executed.
10:01:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:01:15 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:02:42 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
10:02:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
10:03:10 INFO  : (SwPlaform) Successfully done setParamInSpec 
10:03:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
10:03:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
10:03:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
10:03:27 INFO  : (SwPlatform) Successfully done update_mss 
10:03:28 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
10:06:12 INFO  : Result from executing command 'getProjects': system_wrapper
10:06:12 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
10:06:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:06:12 INFO  : Updating application flags with new BSP settings...
10:06:13 INFO  : Successfully updated application flags for project test.
10:06:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:06:34 INFO  : Disconnected from the channel tcfchan#2.
10:06:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:35 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:06:35 INFO  : 'jtag frequency' command is executed.
10:06:35 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:06:35 INFO  : Context for 'APU' is selected.
10:06:37 INFO  : System reset is completed.
10:06:40 INFO  : 'after 3000' command is executed.
10:06:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:06:49 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:06:49 INFO  : Context for 'APU' is selected.
10:06:54 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:06:54 INFO  : 'configparams force-mem-access 1' command is executed.
10:06:54 INFO  : Context for 'APU' is selected.
10:06:54 INFO  : Boot mode is read from the target.
10:06:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:06:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:06:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:06:59 INFO  : 'set bp_6_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:06:59 INFO  : 'con -block -timeout 60' command is executed.
10:06:59 INFO  : 'bpremove $bp_6_59_fsbl_bp' command is executed.
10:06:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:06:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:07:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
10:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_6_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:07:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:07:06 INFO  : 'con' command is executed.
10:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:07:06 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:07:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:07:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:08:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:08:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:08:21 INFO  : Disconnected from the channel tcfchan#4.
10:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:08:22 INFO  : 'jtag frequency' command is executed.
10:08:22 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:08:22 INFO  : Context for 'APU' is selected.
10:08:23 INFO  : System reset is completed.
10:08:26 INFO  : 'after 3000' command is executed.
10:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:08:36 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:08:36 INFO  : Context for 'APU' is selected.
10:08:36 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:08:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:08:36 INFO  : Context for 'APU' is selected.
10:08:36 INFO  : Boot mode is read from the target.
10:08:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:08:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:08:41 INFO  : 'set bp_8_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:08:41 INFO  : 'con -block -timeout 60' command is executed.
10:08:41 INFO  : 'bpremove $bp_8_41_fsbl_bp' command is executed.
10:08:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:08:48 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:08:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_8_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:08:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:08:48 INFO  : 'con' command is executed.
10:08:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:08:48 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:11:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:11:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:11:35 INFO  : Disconnected from the channel tcfchan#5.
10:11:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:11:37 INFO  : 'jtag frequency' command is executed.
10:11:37 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:11:37 INFO  : Context for 'APU' is selected.
10:11:38 INFO  : System reset is completed.
10:11:41 INFO  : 'after 3000' command is executed.
10:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:11:51 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:11:54 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4* DAP (AXI AP transaction error, DAP status 0x30000021)
10:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

10:11:54 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4* DAP (AXI AP transaction error, DAP status 0x30000021)
10:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:07 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:12:07 INFO  : 'jtag frequency' command is executed.
10:12:07 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:12:10 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4* DAP (AXI AP transaction error, DAP status 0x30000021)
10:12:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

10:12:10 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4* DAP (AXI AP transaction error, DAP status 0x30000021)
10:12:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:12:24 INFO  : 'jtag frequency' command is executed.
10:12:24 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:12:27 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4* DAP (AXI AP transaction error, DAP status 0x30000021)
10:12:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

10:12:27 ERROR : no targets found with "name =~"APU*"". available targets:
  1  PS TAP
     2  PMU
     3  PL
  4* DAP (AXI AP transaction error, DAP status 0x30000021)
10:12:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:12:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:54 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:12:54 INFO  : 'jtag frequency' command is executed.
10:12:54 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:12:54 INFO  : Context for 'APU' is selected.
10:12:55 INFO  : System reset is completed.
10:12:58 INFO  : 'after 3000' command is executed.
10:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:13:07 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:13:07 INFO  : Context for 'APU' is selected.
10:13:07 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:13:08 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:08 INFO  : Context for 'APU' is selected.
10:13:08 INFO  : Boot mode is read from the target.
10:13:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:12 INFO  : 'set bp_13_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:13:12 INFO  : 'con -block -timeout 60' command is executed.
10:13:12 INFO  : 'bpremove $bp_13_12_fsbl_bp' command is executed.
10:13:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:20 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:20 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_13_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:20 INFO  : 'con' command is executed.
10:13:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:13:20 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:49:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:49:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:49:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:49:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:49:25 INFO  : Disconnected from the channel tcfchan#6.
10:49:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:26 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:49:26 INFO  : 'jtag frequency' command is executed.
10:49:26 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:49:26 INFO  : Context for 'APU' is selected.
10:49:27 INFO  : System reset is completed.
10:49:30 INFO  : 'after 3000' command is executed.
10:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:49:40 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:49:40 INFO  : Context for 'APU' is selected.
10:49:40 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:40 INFO  : Context for 'APU' is selected.
10:49:40 INFO  : Boot mode is read from the target.
10:49:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:44 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:49:44 INFO  : 'set bp_49_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:49:45 INFO  : 'con -block -timeout 60' command is executed.
10:49:45 INFO  : 'bpremove $bp_49_44_fsbl_bp' command is executed.
10:49:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_49_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:52 INFO  : 'con' command is executed.
10:49:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:49:52 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
10:51:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:51:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
10:51:55 INFO  : Disconnected from the channel tcfchan#7.
10:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
10:51:56 INFO  : 'jtag frequency' command is executed.
10:51:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:51:56 INFO  : Context for 'APU' is selected.
10:51:57 INFO  : System reset is completed.
10:52:00 INFO  : 'after 3000' command is executed.
10:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
10:52:10 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
10:52:10 INFO  : Context for 'APU' is selected.
10:52:10 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
10:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:10 INFO  : Context for 'APU' is selected.
10:52:10 INFO  : Boot mode is read from the target.
10:52:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:14 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:52:14 INFO  : 'set bp_52_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:52:14 INFO  : 'con -block -timeout 60' command is executed.
10:52:14 INFO  : 'bpremove $bp_52_14_fsbl_bp' command is executed.
10:52:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
10:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_52_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:22 INFO  : 'con' command is executed.
10:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:52:22 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:05:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:05:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:05:41 INFO  : Disconnected from the channel tcfchan#8.
11:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:05:42 INFO  : 'jtag frequency' command is executed.
11:05:42 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:05:42 INFO  : Context for 'APU' is selected.
11:05:44 INFO  : System reset is completed.
11:05:47 INFO  : 'after 3000' command is executed.
11:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:05:56 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:05:56 INFO  : Context for 'APU' is selected.
11:05:56 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:05:56 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:56 INFO  : Context for 'APU' is selected.
11:05:56 INFO  : Boot mode is read from the target.
11:05:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:05:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:01 INFO  : 'set bp_6_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:06:01 INFO  : 'con -block -timeout 60' command is executed.
11:06:01 INFO  : 'bpremove $bp_6_1_fsbl_bp' command is executed.
11:06:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:06:08 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:06:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_6_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:06:08 INFO  : 'con' command is executed.
11:06:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:06:08 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:07:24 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:07:39 INFO  : Disconnected from the channel tcfchan#9.
11:07:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:07:40 INFO  : 'jtag frequency' command is executed.
11:07:40 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:07:40 INFO  : Context for 'APU' is selected.
11:07:41 INFO  : System reset is completed.
11:07:44 INFO  : 'after 3000' command is executed.
11:07:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:07:54 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:07:54 INFO  : Context for 'APU' is selected.
11:07:54 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:07:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:54 INFO  : Context for 'APU' is selected.
11:07:54 INFO  : Boot mode is read from the target.
11:07:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:07:58 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:07:58 INFO  : 'set bp_7_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:07:58 INFO  : 'con -block -timeout 60' command is executed.
11:07:58 INFO  : 'bpremove $bp_7_58_fsbl_bp' command is executed.
11:07:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:07:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:08:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_7_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:08:05 INFO  : 'con' command is executed.
11:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:08:05 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:13:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:13:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:14:16 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
11:14:16 INFO  : No changes in MSS file content so sources will not be generated.
11:16:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:16:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:16:19 INFO  : Disconnected from the channel tcfchan#10.
11:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:20 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:16:20 INFO  : 'jtag frequency' command is executed.
11:16:20 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:21 INFO  : Context for 'APU' is selected.
11:16:22 INFO  : System reset is completed.
11:16:25 INFO  : 'after 3000' command is executed.
11:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:16:34 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:16:34 INFO  : Context for 'APU' is selected.
11:16:34 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:16:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:34 INFO  : Context for 'APU' is selected.
11:16:34 INFO  : Boot mode is read from the target.
11:16:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:39 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:16:39 INFO  : 'set bp_16_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:16:40 INFO  : 'con -block -timeout 60' command is executed.
11:16:40 INFO  : 'bpremove $bp_16_39_fsbl_bp' command is executed.
11:16:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_16_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:47 INFO  : 'con' command is executed.
11:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:16:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:20:29 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:20:32 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:20:37 INFO  : Disconnected from the channel tcfchan#11.
11:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:38 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:20:38 INFO  : 'jtag frequency' command is executed.
11:20:38 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:20:38 INFO  : Context for 'APU' is selected.
11:20:39 INFO  : System reset is completed.
11:20:42 INFO  : 'after 3000' command is executed.
11:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:20:52 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:20:52 INFO  : Context for 'APU' is selected.
11:20:52 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:20:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:52 INFO  : Context for 'APU' is selected.
11:20:52 INFO  : Boot mode is read from the target.
11:20:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:20:56 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:20:56 INFO  : 'set bp_20_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:20:57 INFO  : 'con -block -timeout 60' command is executed.
11:20:57 INFO  : 'bpremove $bp_20_56_fsbl_bp' command is executed.
11:20:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:20:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:21:04 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:21:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_20_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:21:04 INFO  : 'con' command is executed.
11:21:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:21:04 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:21:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:21:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:21:58 INFO  : Disconnected from the channel tcfchan#12.
11:22:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:00 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:22:00 INFO  : 'jtag frequency' command is executed.
11:22:00 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:22:00 INFO  : Context for 'APU' is selected.
11:22:01 INFO  : System reset is completed.
11:22:04 INFO  : 'after 3000' command is executed.
11:22:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:22:13 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:22:13 INFO  : Context for 'APU' is selected.
11:22:13 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:22:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:22:13 INFO  : Context for 'APU' is selected.
11:22:14 INFO  : Boot mode is read from the target.
11:22:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:22:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:22:18 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:22:18 INFO  : 'set bp_22_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:22:18 INFO  : 'con -block -timeout 60' command is executed.
11:22:18 INFO  : 'bpremove $bp_22_18_fsbl_bp' command is executed.
11:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:22:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:22:25 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_22_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:22:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:22:25 INFO  : 'con' command is executed.
11:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:22:25 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:22:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:22:55 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:22:59 INFO  : Disconnected from the channel tcfchan#13.
11:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:23:01 INFO  : 'jtag frequency' command is executed.
11:23:01 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:23:01 INFO  : Context for 'APU' is selected.
11:23:02 INFO  : System reset is completed.
11:23:05 INFO  : 'after 3000' command is executed.
11:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:23:14 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:23:14 INFO  : Context for 'APU' is selected.
11:23:14 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:14 INFO  : Context for 'APU' is selected.
11:23:14 INFO  : Boot mode is read from the target.
11:23:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:19 INFO  : 'set bp_23_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:23:19 INFO  : 'con -block -timeout 60' command is executed.
11:23:19 INFO  : 'bpremove $bp_23_19_fsbl_bp' command is executed.
11:23:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_23_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:26 INFO  : 'con' command is executed.
11:23:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:23:26 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:24:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:24:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:24:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:24:57 INFO  : Disconnected from the channel tcfchan#14.
11:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:58 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:24:58 INFO  : 'jtag frequency' command is executed.
11:24:58 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:24:58 INFO  : Context for 'APU' is selected.
11:24:59 INFO  : System reset is completed.
11:25:02 INFO  : 'after 3000' command is executed.
11:25:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:25:12 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:25:12 INFO  : Context for 'APU' is selected.
11:25:12 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:25:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:12 INFO  : Context for 'APU' is selected.
11:25:12 INFO  : Boot mode is read from the target.
11:25:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:17 INFO  : 'set bp_25_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:17 INFO  : 'con -block -timeout 60' command is executed.
11:25:17 INFO  : 'bpremove $bp_25_16_fsbl_bp' command is executed.
11:25:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_25_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:24 INFO  : 'con' command is executed.
11:25:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:25:24 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:25:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:25:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:25:56 INFO  : Disconnected from the channel tcfchan#15.
11:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:25:57 INFO  : 'jtag frequency' command is executed.
11:25:57 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:57 INFO  : Context for 'APU' is selected.
11:25:58 INFO  : System reset is completed.
11:26:01 INFO  : 'after 3000' command is executed.
11:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:26:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:26:11 INFO  : Context for 'APU' is selected.
11:26:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:11 INFO  : Context for 'APU' is selected.
11:26:11 INFO  : Boot mode is read from the target.
11:26:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:15 INFO  : 'set bp_26_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:26:16 INFO  : 'con -block -timeout 60' command is executed.
11:26:16 INFO  : 'bpremove $bp_26_15_fsbl_bp' command is executed.
11:26:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:23 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_26_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:23 INFO  : 'con' command is executed.
11:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:26:23 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:28:37 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:28:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:28:45 INFO  : Disconnected from the channel tcfchan#16.
11:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:28:46 INFO  : 'jtag frequency' command is executed.
11:28:46 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:28:46 INFO  : Context for 'APU' is selected.
11:28:48 INFO  : System reset is completed.
11:28:51 INFO  : 'after 3000' command is executed.
11:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:29:00 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:29:00 INFO  : Context for 'APU' is selected.
11:29:00 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:29:00 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:00 INFO  : Context for 'APU' is selected.
11:29:00 INFO  : Boot mode is read from the target.
11:29:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:29:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:29:05 INFO  : 'set bp_29_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:29:05 INFO  : 'con -block -timeout 60' command is executed.
11:29:05 INFO  : 'bpremove $bp_29_5_fsbl_bp' command is executed.
11:29:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:29:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:29:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_29_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:29:12 INFO  : 'con' command is executed.
11:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:29:12 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
11:54:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:54:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
11:54:18 INFO  : Disconnected from the channel tcfchan#17.
11:54:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:19 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
11:54:19 INFO  : 'jtag frequency' command is executed.
11:54:19 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:54:19 INFO  : Context for 'APU' is selected.
11:54:20 INFO  : System reset is completed.
11:54:23 INFO  : 'after 3000' command is executed.
11:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
11:54:32 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
11:54:32 INFO  : Context for 'APU' is selected.
11:54:33 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
11:54:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:33 INFO  : Context for 'APU' is selected.
11:54:33 INFO  : Boot mode is read from the target.
11:54:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:37 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:37 INFO  : 'set bp_54_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:54:38 INFO  : 'con -block -timeout 60' command is executed.
11:54:38 INFO  : 'bpremove $bp_54_37_fsbl_bp' command is executed.
11:54:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_54_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:45 INFO  : 'con' command is executed.
11:54:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:54:45 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:05:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:05:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:05:44 INFO  : Disconnected from the channel tcfchan#18.
12:05:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:05:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:05:45 INFO  : 'jtag frequency' command is executed.
12:05:45 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:05:45 INFO  : Context for 'APU' is selected.
12:05:46 INFO  : System reset is completed.
12:05:49 INFO  : 'after 3000' command is executed.
12:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:05:58 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:05:58 INFO  : Context for 'APU' is selected.
12:05:58 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:05:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:05:58 INFO  : Context for 'APU' is selected.
12:05:58 INFO  : Boot mode is read from the target.
12:05:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:05:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:03 INFO  : 'set bp_6_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:06:03 INFO  : 'con -block -timeout 60' command is executed.
12:06:03 INFO  : 'bpremove $bp_6_3_fsbl_bp' command is executed.
12:06:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:06:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:06:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:06:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_6_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:06:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:06:10 INFO  : 'con' command is executed.
12:06:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:06:10 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:07:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:07:26 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:07:29 INFO  : Disconnected from the channel tcfchan#19.
12:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:30 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:07:30 INFO  : 'jtag frequency' command is executed.
12:07:30 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:07:30 INFO  : Context for 'APU' is selected.
12:07:31 INFO  : System reset is completed.
12:07:34 INFO  : 'after 3000' command is executed.
12:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:07:43 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:07:43 INFO  : Context for 'APU' is selected.
12:07:43 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:07:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:44 INFO  : Context for 'APU' is selected.
12:07:44 INFO  : Boot mode is read from the target.
12:07:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:07:48 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:07:48 INFO  : 'set bp_7_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:07:48 INFO  : 'con -block -timeout 60' command is executed.
12:07:48 INFO  : 'bpremove $bp_7_48_fsbl_bp' command is executed.
12:07:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:07:55 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:07:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_7_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:07:55 INFO  : 'con' command is executed.
12:07:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:07:55 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:08:46 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:08:48 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:08:54 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:09:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:09:21 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:09:28 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:09:37 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
12:09:37 INFO  : No changes in MSS file content so sources will not be generated.
12:09:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:09:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:09:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:10:01 INFO  : Disconnected from the channel tcfchan#20.
12:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:02 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:10:02 INFO  : 'jtag frequency' command is executed.
12:10:02 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:10:03 INFO  : Context for 'APU' is selected.
12:10:04 INFO  : System reset is completed.
12:10:07 INFO  : 'after 3000' command is executed.
12:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:10:16 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:10:16 INFO  : Context for 'APU' is selected.
12:10:16 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:16 INFO  : Context for 'APU' is selected.
12:10:16 INFO  : Boot mode is read from the target.
12:10:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:10:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:10:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:10:21 INFO  : 'set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:10:21 INFO  : 'con -block -timeout 60' command is executed.
12:10:21 INFO  : 'bpremove $bp_10_21_fsbl_bp' command is executed.
12:10:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:10:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:10:27 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:10:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_10_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:10:28 INFO  : 'con' command is executed.
12:10:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:10:28 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:13:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:13:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:13:39 INFO  : Disconnected from the channel tcfchan#22.
12:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:40 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:13:40 INFO  : 'jtag frequency' command is executed.
12:13:40 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:13:40 INFO  : Context for 'APU' is selected.
12:13:41 INFO  : System reset is completed.
12:13:44 INFO  : 'after 3000' command is executed.
12:13:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:13:53 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:13:53 INFO  : Context for 'APU' is selected.
12:13:53 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:13:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:13:53 INFO  : Context for 'APU' is selected.
12:13:53 INFO  : Boot mode is read from the target.
12:13:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:13:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:13:58 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:13:58 INFO  : 'set bp_13_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:13:58 INFO  : 'con -block -timeout 60' command is executed.
12:13:58 INFO  : 'bpremove $bp_13_58_fsbl_bp' command is executed.
12:13:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:13:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:14:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:14:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_13_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:14:05 INFO  : 'con' command is executed.
12:14:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:14:05 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:14:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:14:50 INFO  : Disconnected from the channel tcfchan#24.
12:14:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:52 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:14:52 INFO  : 'jtag frequency' command is executed.
12:14:52 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:14:52 INFO  : Context for 'APU' is selected.
12:14:53 INFO  : System reset is completed.
12:14:56 INFO  : 'after 3000' command is executed.
12:14:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:15:05 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:15:05 INFO  : Context for 'APU' is selected.
12:15:05 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:15:05 INFO  : 'configparams force-mem-access 1' command is executed.
12:15:05 INFO  : Context for 'APU' is selected.
12:15:05 INFO  : Boot mode is read from the target.
12:15:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:10 INFO  : 'set bp_15_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:15:10 INFO  : 'con -block -timeout 60' command is executed.
12:15:10 INFO  : 'bpremove $bp_15_10_fsbl_bp' command is executed.
12:15:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:15:17 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:15:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:15:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_15_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:15:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:15:17 INFO  : 'con' command is executed.
12:15:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:15:17 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:17:52 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:17:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:18:00 INFO  : Disconnected from the channel tcfchan#25.
12:18:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:18:01 INFO  : 'jtag frequency' command is executed.
12:18:01 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:18:01 INFO  : Context for 'APU' is selected.
12:18:02 INFO  : System reset is completed.
12:18:05 INFO  : 'after 3000' command is executed.
12:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:18:15 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:18:15 INFO  : Context for 'APU' is selected.
12:18:15 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:18:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:15 INFO  : Context for 'APU' is selected.
12:18:15 INFO  : Boot mode is read from the target.
12:18:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:19 INFO  : 'set bp_18_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:18:19 INFO  : 'con -block -timeout 60' command is executed.
12:18:19 INFO  : 'bpremove $bp_18_19_fsbl_bp' command is executed.
12:18:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_18_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:26 INFO  : 'con' command is executed.
12:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:18:26 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:19:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:19:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:20:10 INFO  : Disconnected from the channel tcfchan#26.
12:20:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:20:12 INFO  : 'jtag frequency' command is executed.
12:20:12 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:20:12 INFO  : Context for 'APU' is selected.
12:20:13 INFO  : System reset is completed.
12:20:16 INFO  : 'after 3000' command is executed.
12:20:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:20:25 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:20:25 INFO  : Context for 'APU' is selected.
12:20:25 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:20:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:25 INFO  : Context for 'APU' is selected.
12:20:25 INFO  : Boot mode is read from the target.
12:20:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:30 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:20:30 INFO  : 'set bp_20_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:20:30 INFO  : 'con -block -timeout 60' command is executed.
12:20:30 INFO  : 'bpremove $bp_20_30_fsbl_bp' command is executed.
12:20:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:20:37 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:20:37 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_20_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:20:37 INFO  : 'con' command is executed.
12:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:20:37 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:22:36 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:22:41 INFO  : Disconnected from the channel tcfchan#27.
12:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:42 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:22:42 INFO  : 'jtag frequency' command is executed.
12:22:42 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:22:42 INFO  : Context for 'APU' is selected.
12:22:43 INFO  : System reset is completed.
12:22:46 INFO  : 'after 3000' command is executed.
12:22:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:22:55 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:22:55 INFO  : Context for 'APU' is selected.
12:22:55 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:22:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:55 INFO  : Context for 'APU' is selected.
12:22:55 INFO  : Boot mode is read from the target.
12:22:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:22:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:23:00 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:23:00 INFO  : 'set bp_23_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:23:00 INFO  : 'con -block -timeout 60' command is executed.
12:23:00 INFO  : 'bpremove $bp_23_0_fsbl_bp' command is executed.
12:23:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:23:06 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_23_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:23:07 INFO  : 'con' command is executed.
12:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:23:07 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:24:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:24:31 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:24:36 INFO  : Disconnected from the channel tcfchan#28.
12:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:37 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:24:37 INFO  : 'jtag frequency' command is executed.
12:24:37 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:24:37 INFO  : Context for 'APU' is selected.
12:24:38 INFO  : System reset is completed.
12:24:41 INFO  : 'after 3000' command is executed.
12:24:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}' command is executed.
12:24:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:24:50 INFO  : Context for 'APU' is selected.
12:24:51 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:24:51 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:51 INFO  : Context for 'APU' is selected.
12:24:51 INFO  : Boot mode is read from the target.
12:24:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:55 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:55 INFO  : 'set bp_24_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:24:55 INFO  : 'con -block -timeout 60' command is executed.
12:24:55 INFO  : 'bpremove $bp_24_55_fsbl_bp' command is executed.
12:24:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:25:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:25:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-5ba00477-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_24_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:25:02 INFO  : 'con' command is executed.
12:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:25:02 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:27:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:16 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:29 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:33 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:35 INFO  : (SwPlatform) Successfully done update_mss 
12:27:36 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
12:28:12 INFO  : Result from executing command 'getProjects': system_wrapper
12:28:12 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
12:28:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:28:18 INFO  : Updating application flags with new BSP settings...
12:28:18 INFO  : Successfully updated application flags for project test.
12:28:35 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:29:09 INFO  : Disconnected from the channel tcfchan#29.
12:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:11 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:29:11 INFO  : 'jtag frequency' command is executed.
12:29:11 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:29:11 INFO  : Context for 'APU' is selected.
12:29:12 INFO  : System reset is completed.
12:29:15 INFO  : 'after 3000' command is executed.
12:29:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
12:29:25 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:29:25 INFO  : Context for 'APU' is selected.
12:29:26 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:26 INFO  : Context for 'APU' is selected.
12:29:26 INFO  : Boot mode is read from the target.
12:29:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:29:30 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:29:30 INFO  : 'set bp_29_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:29:31 INFO  : 'con -block -timeout 60' command is executed.
12:29:31 INFO  : 'bpremove $bp_29_30_fsbl_bp' command is executed.
12:29:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:29:38 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:29:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_29_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:29:38 INFO  : 'con' command is executed.
12:29:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:29:38 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:30:58 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:31:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:31:15 INFO  : Disconnected from the channel tcfchan#32.
12:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:31:16 INFO  : 'jtag frequency' command is executed.
12:31:16 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:31:16 INFO  : Context for 'APU' is selected.
12:31:18 INFO  : System reset is completed.
12:31:21 INFO  : 'after 3000' command is executed.
12:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
12:31:30 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:31:30 INFO  : Context for 'APU' is selected.
12:31:30 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:31:30 INFO  : Context for 'APU' is selected.
12:31:30 INFO  : Boot mode is read from the target.
12:31:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:34 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:34 INFO  : 'set bp_31_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:31:35 INFO  : 'con -block -timeout 60' command is executed.
12:31:35 INFO  : 'bpremove $bp_31_34_fsbl_bp' command is executed.
12:31:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:31:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_31_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:31:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:31:41 INFO  : 'con' command is executed.
12:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:31:41 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:33:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:33:04 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:33:08 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:33:10 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:33:12 INFO  : (SwPlatform) Successfully done update_mss 
12:33:12 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
12:33:51 INFO  : Result from executing command 'getProjects': system_wrapper
12:33:51 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
12:33:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:33:51 INFO  : Updating application flags with new BSP settings...
12:33:51 INFO  : Successfully updated application flags for project test.
12:34:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:34:14 INFO  : Disconnected from the channel tcfchan#35.
12:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:34:16 INFO  : 'jtag frequency' command is executed.
12:34:16 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:34:16 INFO  : Context for 'APU' is selected.
12:34:17 INFO  : System reset is completed.
12:34:20 INFO  : 'after 3000' command is executed.
12:34:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
12:34:29 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:34:29 INFO  : Context for 'APU' is selected.
12:34:29 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:34:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:29 INFO  : Context for 'APU' is selected.
12:34:29 INFO  : Boot mode is read from the target.
12:34:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:34:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:34:33 INFO  : 'set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:34:34 INFO  : 'con -block -timeout 60' command is executed.
12:34:34 INFO  : 'bpremove $bp_34_33_fsbl_bp' command is executed.
12:34:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:34:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:34:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:34:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:34:40 INFO  : 'con' command is executed.
12:34:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:34:40 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:35:33 INFO  : Disconnected from the channel tcfchan#38.
12:35:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:34 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:35:34 INFO  : 'jtag frequency' command is executed.
12:35:34 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:35:34 INFO  : Context for 'APU' is selected.
12:35:35 INFO  : System reset is completed.
12:35:38 INFO  : 'after 3000' command is executed.
12:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
12:35:48 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:35:48 INFO  : Context for 'APU' is selected.
12:35:48 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:35:48 INFO  : Context for 'APU' is selected.
12:35:48 INFO  : Boot mode is read from the target.
12:35:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:52 INFO  : 'set bp_35_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:35:52 INFO  : 'con -block -timeout 60' command is executed.
12:35:52 INFO  : 'bpremove $bp_35_52_fsbl_bp' command is executed.
12:35:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:35:59 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_35_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:35:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:35:59 INFO  : 'con' command is executed.
12:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:35:59 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
12:36:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:37:05 INFO  : (SwPlatform) Successfully done update_mss 
12:37:06 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
12:38:09 INFO  : Result from executing command 'getProjects': system_wrapper
12:38:09 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
12:38:10 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:38:10 INFO  : Updating application flags with new BSP settings...
12:38:10 INFO  : Successfully updated application flags for project test.
12:38:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
12:38:47 INFO  : Disconnected from the channel tcfchan#39.
12:38:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:48 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
12:38:48 INFO  : 'jtag frequency' command is executed.
12:38:48 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:38:48 INFO  : Context for 'APU' is selected.
12:38:49 INFO  : System reset is completed.
12:38:52 INFO  : 'after 3000' command is executed.
12:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
12:39:02 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
12:39:02 INFO  : Context for 'APU' is selected.
12:39:02 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
12:39:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:39:02 INFO  : Context for 'APU' is selected.
12:39:02 INFO  : Boot mode is read from the target.
12:39:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:39:06 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:39:06 INFO  : 'set bp_39_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:39:06 INFO  : 'con -block -timeout 60' command is executed.
12:39:06 INFO  : 'bpremove $bp_39_6_fsbl_bp' command is executed.
12:39:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:39:13 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
12:39:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:39:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_39_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:39:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:39:13 INFO  : 'con' command is executed.
12:39:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:39:13 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:06:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:07:00 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
13:07:00 INFO  : No changes in MSS file content so sources will not be generated.
13:07:43 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:07:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:07:51 INFO  : Disconnected from the channel tcfchan#42.
13:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:08:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:08:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:08:37 INFO  : 'jtag frequency' command is executed.
13:08:37 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:08:37 INFO  : Context for 'APU' is selected.
13:08:38 INFO  : System reset is completed.
13:08:41 INFO  : 'after 3000' command is executed.
13:08:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:08:50 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:08:50 INFO  : Context for 'APU' is selected.
13:08:50 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:08:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:50 INFO  : Context for 'APU' is selected.
13:08:50 INFO  : Boot mode is read from the target.
13:08:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:55 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:55 INFO  : 'set bp_8_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:08:55 INFO  : 'con -block -timeout 60' command is executed.
13:08:55 INFO  : 'bpremove $bp_8_55_fsbl_bp' command is executed.
13:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:09:01 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_8_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:09:02 INFO  : 'con' command is executed.
13:09:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:09:02 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:12:15 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:12:19 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:12:22 INFO  : Disconnected from the channel tcfchan#43.
13:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:23 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:12:23 INFO  : 'jtag frequency' command is executed.
13:12:23 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:12:23 INFO  : Context for 'APU' is selected.
13:12:24 INFO  : System reset is completed.
13:12:27 INFO  : 'after 3000' command is executed.
13:12:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:12:36 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:12:37 INFO  : Context for 'APU' is selected.
13:12:37 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:12:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:37 INFO  : Context for 'APU' is selected.
13:12:37 INFO  : Boot mode is read from the target.
13:12:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:12:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:12:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:12:41 INFO  : 'set bp_12_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:12:41 INFO  : 'con -block -timeout 60' command is executed.
13:12:41 INFO  : 'bpremove $bp_12_41_fsbl_bp' command is executed.
13:12:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:12:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:12:48 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_12_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:12:48 INFO  : 'con' command is executed.
13:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:12:48 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:13:43 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:13:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:13:52 INFO  : Disconnected from the channel tcfchan#44.
13:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:13:53 INFO  : 'jtag frequency' command is executed.
13:13:53 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:13:53 INFO  : Context for 'APU' is selected.
13:13:54 INFO  : System reset is completed.
13:13:57 INFO  : 'after 3000' command is executed.
13:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:14:07 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:14:07 INFO  : Context for 'APU' is selected.
13:14:07 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:14:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:07 INFO  : Context for 'APU' is selected.
13:14:07 INFO  : Boot mode is read from the target.
13:14:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:14:11 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:14:11 INFO  : 'set bp_14_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:14:11 INFO  : 'con -block -timeout 60' command is executed.
13:14:11 INFO  : 'bpremove $bp_14_11_fsbl_bp' command is executed.
13:14:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:14:18 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:14:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_14_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:14:18 INFO  : 'con' command is executed.
13:14:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:14:18 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:18:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:18:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:18:26 INFO  : Disconnected from the channel tcfchan#45.
13:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:18:27 INFO  : 'jtag frequency' command is executed.
13:18:27 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:18:27 INFO  : Context for 'APU' is selected.
13:18:28 INFO  : System reset is completed.
13:18:31 INFO  : 'after 3000' command is executed.
13:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:18:40 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:18:40 INFO  : Context for 'APU' is selected.
13:18:40 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:18:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:40 INFO  : Context for 'APU' is selected.
13:18:40 INFO  : Boot mode is read from the target.
13:18:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:45 INFO  : 'set bp_18_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:18:45 INFO  : 'con -block -timeout 60' command is executed.
13:18:45 INFO  : 'bpremove $bp_18_45_fsbl_bp' command is executed.
13:18:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:18:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_18_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:18:52 INFO  : 'con' command is executed.
13:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:18:52 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:20:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:20:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:21:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:21:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:21:17 INFO  : Disconnected from the channel tcfchan#46.
13:21:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:18 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:21:18 INFO  : 'jtag frequency' command is executed.
13:21:18 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:21:18 INFO  : Context for 'APU' is selected.
13:21:20 INFO  : System reset is completed.
13:21:23 INFO  : 'after 3000' command is executed.
13:21:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:21:32 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:21:32 INFO  : Context for 'APU' is selected.
13:21:32 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:21:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:32 INFO  : Context for 'APU' is selected.
13:21:32 INFO  : Boot mode is read from the target.
13:21:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:37 INFO  : 'set bp_21_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:21:37 INFO  : 'con -block -timeout 60' command is executed.
13:21:37 INFO  : 'bpremove $bp_21_36_fsbl_bp' command is executed.
13:21:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:21:43 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:21:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_21_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:21:43 INFO  : 'con' command is executed.
13:21:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:21:43 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:21:52 INFO  : Disconnected from the channel tcfchan#47.
13:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:53 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:21:53 INFO  : 'jtag frequency' command is executed.
13:21:53 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:21:53 INFO  : Context for 'APU' is selected.
13:21:54 INFO  : System reset is completed.
13:21:57 INFO  : 'after 3000' command is executed.
13:21:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:22:06 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:22:06 INFO  : Context for 'APU' is selected.
13:22:06 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:22:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:06 INFO  : Context for 'APU' is selected.
13:22:06 INFO  : Boot mode is read from the target.
13:22:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:22:11 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:22:11 INFO  : 'set bp_22_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:22:12 INFO  : 'con -block -timeout 60' command is executed.
13:22:12 INFO  : 'bpremove $bp_22_11_fsbl_bp' command is executed.
13:22:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:22:18 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:22:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_22_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:22:18 INFO  : 'con' command is executed.
13:22:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:22:18 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:23:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:23:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:23:44 INFO  : Disconnected from the channel tcfchan#48.
13:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:23:45 INFO  : 'jtag frequency' command is executed.
13:23:45 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:23:45 INFO  : Context for 'APU' is selected.
13:23:46 INFO  : System reset is completed.
13:23:49 INFO  : 'after 3000' command is executed.
13:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:23:58 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:23:58 INFO  : Context for 'APU' is selected.
13:23:59 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:59 INFO  : Context for 'APU' is selected.
13:23:59 INFO  : Boot mode is read from the target.
13:23:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:23:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:24:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:24:03 INFO  : 'set bp_24_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:24:03 INFO  : 'con -block -timeout 60' command is executed.
13:24:03 INFO  : 'bpremove $bp_24_3_fsbl_bp' command is executed.
13:24:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:24:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:24:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:24:10 INFO  : 'configparams force-mem-access 0' command is executed.
13:24:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_24_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:24:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:24:10 INFO  : 'con' command is executed.
13:24:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:24:10 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:32:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:33:33 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:33:40 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:33:43 INFO  : Disconnected from the channel tcfchan#49.
13:33:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:45 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:33:45 INFO  : 'jtag frequency' command is executed.
13:33:45 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:45 INFO  : Context for 'APU' is selected.
13:33:46 INFO  : System reset is completed.
13:33:49 INFO  : 'after 3000' command is executed.
13:33:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:33:58 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:33:58 INFO  : Context for 'APU' is selected.
13:33:58 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:33:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:58 INFO  : Context for 'APU' is selected.
13:33:58 INFO  : Boot mode is read from the target.
13:33:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:02 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:02 INFO  : 'set bp_34_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:34:03 INFO  : 'con -block -timeout 60' command is executed.
13:34:03 INFO  : 'bpremove $bp_34_2_fsbl_bp' command is executed.
13:34:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:09 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:09 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_34_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:09 INFO  : 'con' command is executed.
13:34:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:34:09 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:36:16 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:36:20 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:36:23 INFO  : Disconnected from the channel tcfchan#50.
13:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:36:24 INFO  : 'jtag frequency' command is executed.
13:36:24 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:36:24 INFO  : Context for 'APU' is selected.
13:36:26 INFO  : System reset is completed.
13:36:29 INFO  : 'after 3000' command is executed.
13:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:36:38 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:36:38 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:36:38 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:38 INFO  : Context for 'APU' is selected.
13:36:38 INFO  : Boot mode is read from the target.
13:36:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:42 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:42 INFO  : 'set bp_36_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:43 INFO  : 'con -block -timeout 60' command is executed.
13:36:43 INFO  : 'bpremove $bp_36_42_fsbl_bp' command is executed.
13:36:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:49 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_36_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:49 INFO  : 'con' command is executed.
13:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:36:49 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:38:28 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:38:38 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:38:46 INFO  : Disconnected from the channel tcfchan#51.
13:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:48 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:38:48 INFO  : 'jtag frequency' command is executed.
13:38:48 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:38:48 INFO  : Context for 'APU' is selected.
13:38:49 INFO  : System reset is completed.
13:38:52 INFO  : 'after 3000' command is executed.
13:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:39:01 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:39:01 INFO  : Context for 'APU' is selected.
13:39:01 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:39:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:01 INFO  : Context for 'APU' is selected.
13:39:01 INFO  : Boot mode is read from the target.
13:39:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:39:05 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:39:05 INFO  : 'set bp_39_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:39:06 INFO  : 'con -block -timeout 60' command is executed.
13:39:06 INFO  : 'bpremove $bp_39_5_fsbl_bp' command is executed.
13:39:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:39:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:39:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_39_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:39:12 INFO  : 'con' command is executed.
13:39:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:39:12 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:44:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:44:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:45:00 INFO  : Disconnected from the channel tcfchan#54.
13:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:45:01 INFO  : 'jtag frequency' command is executed.
13:45:02 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:45:02 INFO  : Context for 'APU' is selected.
13:45:03 INFO  : System reset is completed.
13:45:06 INFO  : 'after 3000' command is executed.
13:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:45:15 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:45:15 INFO  : Context for 'APU' is selected.
13:45:15 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:45:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:15 INFO  : Context for 'APU' is selected.
13:45:15 INFO  : Boot mode is read from the target.
13:45:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:45:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:45:20 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:45:20 INFO  : 'set bp_45_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:45:20 INFO  : 'con -block -timeout 60' command is executed.
13:45:20 INFO  : 'bpremove $bp_45_20_fsbl_bp' command is executed.
13:45:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:45:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:45:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:45:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_45_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:45:27 INFO  : 'con' command is executed.
13:45:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:45:27 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:48:54 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:49:21 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:49:26 INFO  : Disconnected from the channel tcfchan#55.
13:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:28 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:49:28 INFO  : 'jtag frequency' command is executed.
13:49:28 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:49:28 INFO  : Context for 'APU' is selected.
13:49:29 INFO  : System reset is completed.
13:49:32 INFO  : 'after 3000' command is executed.
13:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:49:41 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:49:41 INFO  : Context for 'APU' is selected.
13:49:41 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:49:41 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:41 INFO  : Context for 'APU' is selected.
13:49:41 INFO  : Boot mode is read from the target.
13:49:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:49:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:49:46 INFO  : 'set bp_49_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:49:46 INFO  : 'con -block -timeout 60' command is executed.
13:49:46 INFO  : 'bpremove $bp_49_45_fsbl_bp' command is executed.
13:49:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:49:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:49:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_49_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:49:53 INFO  : 'con' command is executed.
13:49:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:49:53 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:49:56 INFO  : Disconnected from the channel tcfchan#57.
13:49:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:49:57 INFO  : 'jtag frequency' command is executed.
13:49:57 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:49:57 INFO  : Context for 'APU' is selected.
13:49:58 INFO  : System reset is completed.
13:50:01 INFO  : 'after 3000' command is executed.
13:50:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:50:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:50:11 INFO  : Context for 'APU' is selected.
13:50:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:50:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:11 INFO  : Context for 'APU' is selected.
13:50:11 INFO  : Boot mode is read from the target.
13:50:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:15 INFO  : 'set bp_50_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:50:16 INFO  : 'con -block -timeout 60' command is executed.
13:50:16 INFO  : 'bpremove $bp_50_15_fsbl_bp' command is executed.
13:50:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:50:23 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:50:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_50_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:50:23 INFO  : 'con' command is executed.
13:50:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:50:23 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:52:09 INFO  : Disconnected from the channel tcfchan#58.
13:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:10 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:52:10 INFO  : 'jtag frequency' command is executed.
13:52:10 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:52:10 INFO  : Context for 'APU' is selected.
13:52:11 INFO  : System reset is completed.
13:52:14 INFO  : 'after 3000' command is executed.
13:52:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:52:24 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:52:24 INFO  : Context for 'APU' is selected.
13:52:24 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:52:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:24 INFO  : Context for 'APU' is selected.
13:52:24 INFO  : Boot mode is read from the target.
13:52:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:28 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:28 INFO  : 'set bp_52_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:52:29 INFO  : 'con -block -timeout 60' command is executed.
13:52:29 INFO  : 'bpremove $bp_52_28_fsbl_bp' command is executed.
13:52:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:36 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_52_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:36 INFO  : 'con' command is executed.
13:52:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:52:36 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:57:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:57:09 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:57:14 INFO  : Disconnected from the channel tcfchan#59.
13:57:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:16 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:57:16 INFO  : 'jtag frequency' command is executed.
13:57:16 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:57:16 INFO  : Context for 'APU' is selected.
13:57:17 INFO  : System reset is completed.
13:57:20 INFO  : 'after 3000' command is executed.
13:57:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:57:29 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:57:29 INFO  : Context for 'APU' is selected.
13:57:29 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:57:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:29 INFO  : Context for 'APU' is selected.
13:57:29 INFO  : Boot mode is read from the target.
13:57:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:34 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:34 INFO  : 'set bp_57_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:57:34 INFO  : 'con -block -timeout 60' command is executed.
13:57:34 INFO  : 'bpremove $bp_57_34_fsbl_bp' command is executed.
13:57:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_57_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:41 INFO  : 'con' command is executed.
13:57:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:57:41 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
13:58:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
13:58:06 INFO  : Disconnected from the channel tcfchan#60.
13:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:07 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
13:58:07 INFO  : 'jtag frequency' command is executed.
13:58:07 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:58:07 INFO  : Context for 'APU' is selected.
13:58:08 INFO  : System reset is completed.
13:58:11 INFO  : 'after 3000' command is executed.
13:58:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
13:58:21 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
13:58:21 INFO  : Context for 'APU' is selected.
13:58:21 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
13:58:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:21 INFO  : Context for 'APU' is selected.
13:58:21 INFO  : Boot mode is read from the target.
13:58:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:25 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:25 INFO  : 'set bp_58_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:58:25 INFO  : 'con -block -timeout 60' command is executed.
13:58:26 INFO  : 'bpremove $bp_58_25_fsbl_bp' command is executed.
13:58:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:58:32 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
13:58:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_58_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:58:32 INFO  : 'con' command is executed.
13:58:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:58:32 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:01:14 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:01:18 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:01:23 INFO  : Disconnected from the channel tcfchan#61.
14:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:01:24 INFO  : 'jtag frequency' command is executed.
14:01:24 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:01:24 INFO  : Context for 'APU' is selected.
14:01:25 INFO  : System reset is completed.
14:01:28 INFO  : 'after 3000' command is executed.
14:01:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:01:38 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:01:38 INFO  : Context for 'APU' is selected.
14:01:38 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:38 INFO  : Context for 'APU' is selected.
14:01:38 INFO  : Boot mode is read from the target.
14:01:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:42 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:42 INFO  : 'set bp_1_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:01:43 INFO  : 'con -block -timeout 60' command is executed.
14:01:43 INFO  : 'bpremove $bp_1_42_fsbl_bp' command is executed.
14:01:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:01:49 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_1_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:01:49 INFO  : 'con' command is executed.
14:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:01:49 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:02:34 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:02:39 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:02:44 INFO  : Disconnected from the channel tcfchan#62.
14:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:46 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:02:46 INFO  : 'jtag frequency' command is executed.
14:02:46 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:02:46 INFO  : Context for 'APU' is selected.
14:02:47 INFO  : System reset is completed.
14:02:50 INFO  : 'after 3000' command is executed.
14:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:02:59 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:02:59 INFO  : Context for 'APU' is selected.
14:02:59 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:59 INFO  : Context for 'APU' is selected.
14:02:59 INFO  : Boot mode is read from the target.
14:02:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:02:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:03 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:04 INFO  : 'set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:03:04 INFO  : 'con -block -timeout 60' command is executed.
14:03:04 INFO  : 'bpremove $bp_3_3_fsbl_bp' command is executed.
14:03:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:10 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:10 INFO  : 'con' command is executed.
14:03:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:03:10 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:04:13 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:04:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:04:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:04:26 INFO  : Disconnected from the channel tcfchan#63.
14:04:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:27 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:04:27 INFO  : 'jtag frequency' command is executed.
14:04:27 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:04:27 INFO  : Context for 'APU' is selected.
14:04:28 INFO  : System reset is completed.
14:04:31 INFO  : 'after 3000' command is executed.
14:04:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:04:41 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:04:41 INFO  : Context for 'APU' is selected.
14:04:41 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:04:41 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:41 INFO  : Context for 'APU' is selected.
14:04:41 INFO  : Boot mode is read from the target.
14:04:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:45 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:45 INFO  : 'set bp_4_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:04:45 INFO  : 'con -block -timeout 60' command is executed.
14:04:45 INFO  : 'bpremove $bp_4_45_fsbl_bp' command is executed.
14:04:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:52 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_4_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:52 INFO  : 'con' command is executed.
14:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:04:52 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:11:44 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:11:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:11:53 INFO  : Disconnected from the channel tcfchan#64.
14:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:55 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:11:55 INFO  : 'jtag frequency' command is executed.
14:11:55 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:11:55 INFO  : Context for 'APU' is selected.
14:11:56 INFO  : System reset is completed.
14:11:59 INFO  : 'after 3000' command is executed.
14:11:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:12:08 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:12:08 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:12:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:12:08 INFO  : Context for 'APU' is selected.
14:12:08 INFO  : Boot mode is read from the target.
14:12:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:12 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:13 INFO  : 'set bp_12_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:12:13 INFO  : 'con -block -timeout 60' command is executed.
14:12:13 INFO  : 'bpremove $bp_12_12_fsbl_bp' command is executed.
14:12:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:12:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:12:19 INFO  : 'configparams force-mem-access 0' command is executed.
14:12:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_12_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:12:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:12:19 INFO  : 'con' command is executed.
14:12:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:12:19 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:13:57 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:14:00 INFO  : Disconnected from the channel tcfchan#65.
14:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:01 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:14:01 INFO  : 'jtag frequency' command is executed.
14:14:01 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:14:01 INFO  : Context for 'APU' is selected.
14:14:02 INFO  : System reset is completed.
14:14:06 INFO  : 'after 3000' command is executed.
14:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:14:15 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:14:15 INFO  : Context for 'APU' is selected.
14:14:15 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:14:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:15 INFO  : Context for 'APU' is selected.
14:14:15 INFO  : Boot mode is read from the target.
14:14:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:19 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:19 INFO  : 'set bp_14_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:14:20 INFO  : 'con -block -timeout 60' command is executed.
14:14:20 INFO  : 'bpremove $bp_14_19_fsbl_bp' command is executed.
14:14:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:14:27 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:14:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_14_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:14:27 INFO  : 'con' command is executed.
14:14:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:14:27 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:23:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:23:07 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:23:12 INFO  : Disconnected from the channel tcfchan#66.
14:23:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:14 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:23:14 INFO  : 'jtag frequency' command is executed.
14:23:14 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:23:14 INFO  : Context for 'APU' is selected.
14:23:15 INFO  : System reset is completed.
14:23:18 INFO  : 'after 3000' command is executed.
14:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:23:27 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:23:27 INFO  : Context for 'APU' is selected.
14:23:27 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:23:27 INFO  : Context for 'APU' is selected.
14:23:27 INFO  : Boot mode is read from the target.
14:23:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:23:31 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:23:31 INFO  : 'set bp_23_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:23:32 INFO  : 'con -block -timeout 60' command is executed.
14:23:32 INFO  : 'bpremove $bp_23_31_fsbl_bp' command is executed.
14:23:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:23:39 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
14:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_23_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:23:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:23:39 INFO  : 'con' command is executed.
14:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:23:39 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:25:56 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:26:00 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:26:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:26:06 INFO  : Disconnected from the channel tcfchan#67.
14:26:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:08 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:26:08 INFO  : 'jtag frequency' command is executed.
14:26:08 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:26:08 INFO  : Context for 'APU' is selected.
14:26:09 INFO  : System reset is completed.
14:26:12 INFO  : 'after 3000' command is executed.
14:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:26:21 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:26:21 INFO  : Context for 'APU' is selected.
14:26:21 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:21 INFO  : Context for 'APU' is selected.
14:26:21 INFO  : Boot mode is read from the target.
14:26:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:26 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:26 INFO  : 'set bp_26_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:26:26 INFO  : 'con -block -timeout 60' command is executed.
14:26:26 INFO  : 'bpremove $bp_26_26_fsbl_bp' command is executed.
14:26:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:33 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_26_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:33 INFO  : 'con' command is executed.
14:26:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:26:33 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:27:03 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:27:03 INFO  : No changes in MSS file content so sources will not be generated.
14:27:41 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:27:45 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:27:49 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:27:54 INFO  : Disconnected from the channel tcfchan#68.
14:27:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:27:56 INFO  : 'jtag frequency' command is executed.
14:27:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:27:56 INFO  : Context for 'APU' is selected.
14:27:57 INFO  : System reset is completed.
14:28:00 INFO  : 'after 3000' command is executed.
14:28:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:28:09 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:28:09 INFO  : Context for 'APU' is selected.
14:28:09 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:28:09 INFO  : Context for 'APU' is selected.
14:28:09 INFO  : Boot mode is read from the target.
14:28:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:28:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:28:13 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:28:13 INFO  : 'set bp_28_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:28:14 INFO  : 'con -block -timeout 60' command is executed.
14:28:15 INFO  : 'bpremove $bp_28_13_fsbl_bp' command is executed.
14:28:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:28:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:28:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_28_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:28:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:28:21 INFO  : 'con' command is executed.
14:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:28:21 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:28:47 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:28:51 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:28:56 INFO  : Disconnected from the channel tcfchan#69.
14:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:57 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:28:57 INFO  : 'jtag frequency' command is executed.
14:28:57 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:28:57 INFO  : Context for 'APU' is selected.
14:28:58 INFO  : System reset is completed.
14:29:01 INFO  : 'after 3000' command is executed.
14:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:29:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:29:11 INFO  : Context for 'APU' is selected.
14:29:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:29:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:11 INFO  : Context for 'APU' is selected.
14:29:11 INFO  : Boot mode is read from the target.
14:29:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:15 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:15 INFO  : 'set bp_29_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:29:15 INFO  : 'con -block -timeout 60' command is executed.
14:29:15 INFO  : 'bpremove $bp_29_15_fsbl_bp' command is executed.
14:29:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_29_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:22 INFO  : 'con' command is executed.
14:29:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:29:22 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:29:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:33:02 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:33:11 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:33:22 INFO  : Disconnected from the channel tcfchan#70.
14:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:33:24 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:33:24 INFO  : 'jtag frequency' command is executed.
14:33:24 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:33:24 INFO  : Context for 'APU' is selected.
14:33:25 INFO  : System reset is completed.
14:33:28 INFO  : 'after 3000' command is executed.
14:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:33:37 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:33:37 INFO  : Context for 'APU' is selected.
14:33:37 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:33:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:33:37 INFO  : Context for 'APU' is selected.
14:33:37 INFO  : Boot mode is read from the target.
14:33:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:33:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:33:41 INFO  : 'set bp_33_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:33:42 INFO  : 'con -block -timeout 60' command is executed.
14:33:42 INFO  : 'bpremove $bp_33_41_fsbl_bp' command is executed.
14:33:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:33:48 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_33_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:33:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:33:48 INFO  : 'con' command is executed.
14:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:33:48 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:37:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:38:05 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:38:11 INFO  : Disconnected from the channel tcfchan#73.
14:38:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:12 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:38:12 INFO  : 'jtag frequency' command is executed.
14:38:12 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:38:12 INFO  : Context for 'APU' is selected.
14:38:14 INFO  : System reset is completed.
14:38:17 INFO  : 'after 3000' command is executed.
14:38:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:38:26 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:38:26 INFO  : Context for 'APU' is selected.
14:38:26 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:26 INFO  : Context for 'APU' is selected.
14:38:26 INFO  : Boot mode is read from the target.
14:38:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:30 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:31 INFO  : 'set bp_38_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:38:31 INFO  : 'con -block -timeout 60' command is executed.
14:38:31 INFO  : 'bpremove $bp_38_30_fsbl_bp' command is executed.
14:38:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:38:37 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_38_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:38:37 INFO  : 'con' command is executed.
14:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:38:37 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:40:46 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:40:50 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:40:55 INFO  : Disconnected from the channel tcfchan#75.
14:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:40:56 INFO  : 'jtag frequency' command is executed.
14:40:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:40:56 INFO  : Context for 'APU' is selected.
14:40:57 INFO  : System reset is completed.
14:41:00 INFO  : 'after 3000' command is executed.
14:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:41:09 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:41:09 INFO  : Context for 'APU' is selected.
14:41:09 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:09 INFO  : Context for 'APU' is selected.
14:41:09 INFO  : Boot mode is read from the target.
14:41:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:41:13 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:41:14 INFO  : 'set bp_41_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:41:14 INFO  : 'con -block -timeout 60' command is executed.
14:41:14 INFO  : 'bpremove $bp_41_13_fsbl_bp' command is executed.
14:41:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:41:20 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_41_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:20 INFO  : 'con' command is executed.
14:41:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:41:20 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:43:12 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:43:17 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:43:21 INFO  : Disconnected from the channel tcfchan#76.
14:43:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:22 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:43:22 INFO  : 'jtag frequency' command is executed.
14:43:22 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:43:22 INFO  : Context for 'APU' is selected.
14:43:24 INFO  : System reset is completed.
14:43:27 INFO  : 'after 3000' command is executed.
14:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:43:36 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:43:36 INFO  : Context for 'APU' is selected.
14:43:36 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:36 INFO  : Context for 'APU' is selected.
14:43:36 INFO  : Boot mode is read from the target.
14:43:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:40 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:41 INFO  : 'set bp_43_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:43:41 INFO  : 'con -block -timeout 60' command is executed.
14:43:41 INFO  : 'bpremove $bp_43_40_fsbl_bp' command is executed.
14:43:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:43:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:43:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_43_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:43:47 INFO  : 'con' command is executed.
14:43:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:43:47 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:50:04 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:50:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:50:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:35 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:46 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:51:58 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:52:07 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:52:09 INFO  : (SwPlatform) Successfully done update_mss 
14:52:10 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:53:02 INFO  : Result from executing command 'getProjects': system_wrapper
14:53:02 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
14:53:03 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:53:03 INFO  : Updating application flags with new BSP settings...
14:53:03 INFO  : Successfully updated application flags for project test.
14:53:22 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:53:28 INFO  : Disconnected from the channel tcfchan#77.
14:53:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:29 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:53:29 INFO  : 'jtag frequency' command is executed.
14:53:29 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:53:29 INFO  : Context for 'APU' is selected.
14:53:30 INFO  : System reset is completed.
14:53:33 INFO  : 'after 3000' command is executed.
14:53:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:53:42 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:53:42 INFO  : Context for 'APU' is selected.
14:53:42 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:42 INFO  : Context for 'APU' is selected.
14:53:42 INFO  : Boot mode is read from the target.
14:53:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:47 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:47 INFO  : 'set bp_53_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:53:47 INFO  : 'con -block -timeout 60' command is executed.
14:53:47 INFO  : 'bpremove $bp_53_47_fsbl_bp' command is executed.
14:53:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:53:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:53:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_53_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:53:54 INFO  : 'con' command is executed.
14:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:53:54 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:55:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:55:50 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:56:26 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:56:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:57:04 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:57:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:57:22 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:57:45 INFO  : (SwPlatform) Successfully done update_mss 
14:57:46 INFO  : Successfully done sdx_reload_mss "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/psu_cortexa53_0/domain_psu_cortexa53_0/bsp/system.mss"
14:58:27 INFO  : Result from executing command 'getProjects': system_wrapper
14:58:27 INFO  : Result from executing command 'getPlatforms': system_wrapper|D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/system_wrapper.xpfm
14:58:27 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:58:27 INFO  : Updating application flags with new BSP settings...
14:58:27 INFO  : Successfully updated application flags for project test.
14:58:48 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:58:53 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:58:56 INFO  : Disconnected from the channel tcfchan#80.
14:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:58 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:58:58 INFO  : 'jtag frequency' command is executed.
14:58:58 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:58 INFO  : Context for 'APU' is selected.
14:58:59 INFO  : System reset is completed.
14:59:02 INFO  : 'after 3000' command is executed.
14:59:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:59:11 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:59:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:11 INFO  : Context for 'APU' is selected.
14:59:11 INFO  : Boot mode is read from the target.
14:59:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:16 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:16 INFO  : 'set bp_59_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:59:16 INFO  : 'con -block -timeout 60' command is executed.
14:59:16 INFO  : 'bpremove $bp_59_16_fsbl_bp' command is executed.
14:59:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:22 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_59_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:23 INFO  : 'con' command is executed.
14:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:59:23 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
14:59:25 INFO  : Checking for BSP changes to sync application flags for project 'test'...
14:59:34 INFO  : Disconnected from the channel tcfchan#83.
14:59:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:36 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
14:59:36 INFO  : 'jtag frequency' command is executed.
14:59:36 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:59:36 INFO  : Context for 'APU' is selected.
14:59:37 INFO  : System reset is completed.
14:59:40 INFO  : 'after 3000' command is executed.
14:59:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
14:59:49 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
14:59:49 INFO  : Context for 'APU' is selected.
14:59:49 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
14:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:49 INFO  : Context for 'APU' is selected.
14:59:49 INFO  : Boot mode is read from the target.
14:59:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:59:53 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:59:53 INFO  : 'set bp_59_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:59:53 INFO  : 'con -block -timeout 60' command is executed.
14:59:53 INFO  : 'bpremove $bp_59_53_fsbl_bp' command is executed.
14:59:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:59:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:00 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_59_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:00 INFO  : 'con' command is executed.
15:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:00 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:02:54 INFO  : Disconnected from the channel tcfchan#85.
15:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:56 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:02:56 INFO  : 'jtag frequency' command is executed.
15:02:56 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:02:56 INFO  : Context for 'APU' is selected.
15:02:57 INFO  : System reset is completed.
15:03:00 INFO  : 'after 3000' command is executed.
15:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:03:09 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:03:09 INFO  : Context for 'APU' is selected.
15:03:09 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:03:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:09 INFO  : Context for 'APU' is selected.
15:03:09 INFO  : Boot mode is read from the target.
15:03:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:14 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:14 INFO  : 'set bp_3_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:03:14 INFO  : 'con -block -timeout 60' command is executed.
15:03:14 INFO  : 'bpremove $bp_3_14_fsbl_bp' command is executed.
15:03:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:03:21 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:03:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_3_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:03:21 INFO  : 'con' command is executed.
15:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:03:21 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
15:04:04 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:04:08 INFO  : Checking for BSP changes to sync application flags for project 'test'...
15:04:14 INFO  : Disconnected from the channel tcfchan#86.
15:04:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:15 INFO  : Jtag cable 'Platform Cable USB 00000000000000' is selected.
15:04:15 INFO  : 'jtag frequency' command is executed.
15:04:15 INFO  : Sourcing of 'D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:04:15 INFO  : Context for 'APU' is selected.
15:04:16 INFO  : System reset is completed.
15:04:19 INFO  : 'after 3000' command is executed.
15:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}' command is executed.
15:04:28 INFO  : FPGA configured successfully with bitstream "D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit"
15:04:28 INFO  : Context for 'APU' is selected.
15:04:28 INFO  : Hardware design and registers information is loaded from 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa'.
15:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:28 INFO  : Context for 'APU' is selected.
15:04:28 INFO  : Boot mode is read from the target.
15:04:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:33 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:33 INFO  : 'set bp_4_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:04:34 INFO  : 'con -block -timeout 60' command is executed.
15:04:34 INFO  : 'bpremove $bp_4_33_fsbl_bp' command is executed.
15:04:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:04:41 INFO  : The application 'D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf' is downloaded to processor 'psu_cortexa53_0'.
15:04:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Vivado/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB 00000000000000" && level==0 && jtag_device_ctx=="jsn-DLC9LP-00000000000000-14711093-0"}
fpga -file D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/_ide/bitstream/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/boot/fsbl.elf
set bp_4_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/workdir/pic_lwip_udp/video_mix/vitis/sdk_workspace/test/Debug/test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:04:41 INFO  : 'con' command is executed.
15:04:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:04:41 INFO  : Launch script is exported to file 'D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\.sdk\launch_scripts\single_application_debug\debugger_test-default.tcl'
18:10:40 INFO  : Disconnected from the channel tcfchan#87.
17:29:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\workdir\pic_lwip_udp\video_mix\vitis\sdk_workspace\temp_xsdb_launch_script.tcl
17:29:21 INFO  : XSCT server has started successfully.
17:29:21 INFO  : plnx-install-location is set to ''
17:29:21 INFO  : Successfully done setting XSCT server connection channel  
17:29:21 INFO  : Successfully done setting workspace for the tool. 
17:29:31 INFO  : Platform repository initialization has completed.
17:29:31 INFO  : Registering command handlers for Vitis TCF services
17:29:48 INFO  : Successfully done query RDI_DATADIR 
