macro_line|#ifndef _M68K_BVME6000HW_H_
DECL|macro|_M68K_BVME6000HW_H_
mdefine_line|#define _M68K_BVME6000HW_H_
macro_line|#include &lt;asm/irq.h&gt;
multiline_comment|/*&n; * PIT structure&n; */
DECL|macro|BVME_PIT_BASE
mdefine_line|#define BVME_PIT_BASE&t;0xffa00000
r_typedef
r_struct
(brace
r_int
r_char
DECL|member|pad_a
DECL|member|pgcr
id|pad_a
(braket
l_int|3
)braket
comma
id|pgcr
comma
DECL|member|pad_b
DECL|member|psrr
id|pad_b
(braket
l_int|3
)braket
comma
id|psrr
comma
DECL|member|pad_c
DECL|member|paddr
id|pad_c
(braket
l_int|3
)braket
comma
id|paddr
comma
DECL|member|pad_d
DECL|member|pbddr
id|pad_d
(braket
l_int|3
)braket
comma
id|pbddr
comma
DECL|member|pad_e
DECL|member|pcddr
id|pad_e
(braket
l_int|3
)braket
comma
id|pcddr
comma
DECL|member|pad_f
DECL|member|pivr
id|pad_f
(braket
l_int|3
)braket
comma
id|pivr
comma
DECL|member|pad_g
DECL|member|pacr
id|pad_g
(braket
l_int|3
)braket
comma
id|pacr
comma
DECL|member|pad_h
DECL|member|pbcr
id|pad_h
(braket
l_int|3
)braket
comma
id|pbcr
comma
DECL|member|pad_i
DECL|member|padr
id|pad_i
(braket
l_int|3
)braket
comma
id|padr
comma
DECL|member|pad_j
DECL|member|pbdr
id|pad_j
(braket
l_int|3
)braket
comma
id|pbdr
comma
DECL|member|pad_k
DECL|member|paar
id|pad_k
(braket
l_int|3
)braket
comma
id|paar
comma
DECL|member|pad_l
DECL|member|pbar
id|pad_l
(braket
l_int|3
)braket
comma
id|pbar
comma
DECL|member|pad_m
DECL|member|pcdr
id|pad_m
(braket
l_int|3
)braket
comma
id|pcdr
comma
DECL|member|pad_n
DECL|member|psr
id|pad_n
(braket
l_int|3
)braket
comma
id|psr
comma
DECL|member|pad_o
DECL|member|res1
id|pad_o
(braket
l_int|3
)braket
comma
id|res1
comma
DECL|member|pad_p
DECL|member|res2
id|pad_p
(braket
l_int|3
)braket
comma
id|res2
comma
DECL|member|pad_q
DECL|member|tcr
id|pad_q
(braket
l_int|3
)braket
comma
id|tcr
comma
DECL|member|pad_r
DECL|member|tivr
id|pad_r
(braket
l_int|3
)braket
comma
id|tivr
comma
DECL|member|pad_s
DECL|member|res3
id|pad_s
(braket
l_int|3
)braket
comma
id|res3
comma
DECL|member|pad_t
DECL|member|cprh
id|pad_t
(braket
l_int|3
)braket
comma
id|cprh
comma
DECL|member|pad_u
DECL|member|cprm
id|pad_u
(braket
l_int|3
)braket
comma
id|cprm
comma
DECL|member|pad_v
DECL|member|cprl
id|pad_v
(braket
l_int|3
)braket
comma
id|cprl
comma
DECL|member|pad_w
DECL|member|res4
id|pad_w
(braket
l_int|3
)braket
comma
id|res4
comma
DECL|member|pad_x
DECL|member|crh
id|pad_x
(braket
l_int|3
)braket
comma
id|crh
comma
DECL|member|pad_y
DECL|member|crm
id|pad_y
(braket
l_int|3
)braket
comma
id|crm
comma
DECL|member|pad_z
DECL|member|crl
id|pad_z
(braket
l_int|3
)braket
comma
id|crl
comma
DECL|member|pad_A
DECL|member|tsr
id|pad_A
(braket
l_int|3
)braket
comma
id|tsr
comma
DECL|member|pad_B
DECL|member|res5
id|pad_B
(braket
l_int|3
)braket
comma
id|res5
suffix:semicolon
DECL|typedef|PitRegs_t
DECL|typedef|PitRegsPtr
)brace
id|PitRegs_t
comma
op_star
id|PitRegsPtr
suffix:semicolon
DECL|macro|bvmepit
mdefine_line|#define bvmepit   ((*(volatile PitRegsPtr)(BVME_PIT_BASE)))
DECL|macro|BVME_RTC_BASE
mdefine_line|#define BVME_RTC_BASE&t;0xff900000
r_typedef
r_struct
(brace
r_int
r_char
DECL|member|pad_a
DECL|member|msr
id|pad_a
(braket
l_int|3
)braket
comma
id|msr
comma
DECL|member|pad_b
DECL|member|t0cr_rtmr
id|pad_b
(braket
l_int|3
)braket
comma
id|t0cr_rtmr
comma
DECL|member|pad_c
DECL|member|t1cr_omr
id|pad_c
(braket
l_int|3
)braket
comma
id|t1cr_omr
comma
DECL|member|pad_d
DECL|member|pfr_icr0
id|pad_d
(braket
l_int|3
)braket
comma
id|pfr_icr0
comma
DECL|member|pad_e
DECL|member|irr_icr1
id|pad_e
(braket
l_int|3
)braket
comma
id|irr_icr1
comma
DECL|member|pad_f
DECL|member|bcd_tenms
id|pad_f
(braket
l_int|3
)braket
comma
id|bcd_tenms
comma
DECL|member|pad_g
DECL|member|bcd_sec
id|pad_g
(braket
l_int|3
)braket
comma
id|bcd_sec
comma
DECL|member|pad_h
DECL|member|bcd_min
id|pad_h
(braket
l_int|3
)braket
comma
id|bcd_min
comma
DECL|member|pad_i
DECL|member|bcd_hr
id|pad_i
(braket
l_int|3
)braket
comma
id|bcd_hr
comma
DECL|member|pad_j
DECL|member|bcd_dom
id|pad_j
(braket
l_int|3
)braket
comma
id|bcd_dom
comma
DECL|member|pad_k
DECL|member|bcd_mth
id|pad_k
(braket
l_int|3
)braket
comma
id|bcd_mth
comma
DECL|member|pad_l
DECL|member|bcd_year
id|pad_l
(braket
l_int|3
)braket
comma
id|bcd_year
comma
DECL|member|pad_m
DECL|member|bcd_ujcc
id|pad_m
(braket
l_int|3
)braket
comma
id|bcd_ujcc
comma
DECL|member|pad_n
DECL|member|bcd_hjcc
id|pad_n
(braket
l_int|3
)braket
comma
id|bcd_hjcc
comma
DECL|member|pad_o
DECL|member|bcd_dow
id|pad_o
(braket
l_int|3
)braket
comma
id|bcd_dow
comma
DECL|member|pad_p
DECL|member|t0lsb
id|pad_p
(braket
l_int|3
)braket
comma
id|t0lsb
comma
DECL|member|pad_q
DECL|member|t0msb
id|pad_q
(braket
l_int|3
)braket
comma
id|t0msb
comma
DECL|member|pad_r
DECL|member|t1lsb
id|pad_r
(braket
l_int|3
)braket
comma
id|t1lsb
comma
DECL|member|pad_s
DECL|member|t1msb
id|pad_s
(braket
l_int|3
)braket
comma
id|t1msb
comma
DECL|member|pad_t
DECL|member|cmp_sec
id|pad_t
(braket
l_int|3
)braket
comma
id|cmp_sec
comma
DECL|member|pad_u
DECL|member|cmp_min
id|pad_u
(braket
l_int|3
)braket
comma
id|cmp_min
comma
DECL|member|pad_v
DECL|member|cmp_hr
id|pad_v
(braket
l_int|3
)braket
comma
id|cmp_hr
comma
DECL|member|pad_w
DECL|member|cmp_dom
id|pad_w
(braket
l_int|3
)braket
comma
id|cmp_dom
comma
DECL|member|pad_x
DECL|member|cmp_mth
id|pad_x
(braket
l_int|3
)braket
comma
id|cmp_mth
comma
DECL|member|pad_y
DECL|member|cmp_dow
id|pad_y
(braket
l_int|3
)braket
comma
id|cmp_dow
comma
DECL|member|pad_z
DECL|member|sav_sec
id|pad_z
(braket
l_int|3
)braket
comma
id|sav_sec
comma
DECL|member|pad_A
DECL|member|sav_min
id|pad_A
(braket
l_int|3
)braket
comma
id|sav_min
comma
DECL|member|pad_B
DECL|member|sav_hr
id|pad_B
(braket
l_int|3
)braket
comma
id|sav_hr
comma
DECL|member|pad_C
DECL|member|sav_dom
id|pad_C
(braket
l_int|3
)braket
comma
id|sav_dom
comma
DECL|member|pad_D
DECL|member|sav_mth
id|pad_D
(braket
l_int|3
)braket
comma
id|sav_mth
comma
DECL|member|pad_E
DECL|member|ram
id|pad_E
(braket
l_int|3
)braket
comma
id|ram
comma
DECL|member|pad_F
DECL|member|test
id|pad_F
(braket
l_int|3
)braket
comma
id|test
suffix:semicolon
DECL|typedef|RtcRegs_t
DECL|typedef|RtcPtr_t
)brace
id|RtcRegs_t
comma
op_star
id|RtcPtr_t
suffix:semicolon
DECL|macro|BVME_I596_BASE
mdefine_line|#define BVME_I596_BASE&t;0xff100000
DECL|macro|BVME_ETHIRQ_REG
mdefine_line|#define BVME_ETHIRQ_REG&t;0xff20000b
DECL|macro|BVME_LOCAL_IRQ_STAT
mdefine_line|#define BVME_LOCAL_IRQ_STAT  0xff20000f
DECL|macro|BVME_ETHERR
mdefine_line|#define BVME_ETHERR          0x02
DECL|macro|BVME_ABORT_STATUS
mdefine_line|#define BVME_ABORT_STATUS    0x08
DECL|macro|BVME_NCR53C710_BASE
mdefine_line|#define BVME_NCR53C710_BASE&t;0xff000000
DECL|macro|BVME_SCC_A_ADDR
mdefine_line|#define BVME_SCC_A_ADDR&t;0xffb0000b
DECL|macro|BVME_SCC_B_ADDR
mdefine_line|#define BVME_SCC_B_ADDR&t;0xffb00003
DECL|macro|BVME_SCC_RTxC
mdefine_line|#define BVME_SCC_RTxC&t;7372800
DECL|macro|BVME_CONFIG_REG
mdefine_line|#define BVME_CONFIG_REG&t;0xff500003
DECL|macro|config_reg_ptr
mdefine_line|#define config_reg_ptr&t;(volatile unsigned char *)BVME_CONFIG_REG
DECL|macro|BVME_CONFIG_SW1
mdefine_line|#define BVME_CONFIG_SW1&t;0x08
DECL|macro|BVME_CONFIG_SW2
mdefine_line|#define BVME_CONFIG_SW2&t;0x04
DECL|macro|BVME_CONFIG_SW3
mdefine_line|#define BVME_CONFIG_SW3&t;0x02
DECL|macro|BVME_CONFIG_SW4
mdefine_line|#define BVME_CONFIG_SW4&t;0x01
DECL|macro|BVME_IRQ_TYPE_PRIO
mdefine_line|#define BVME_IRQ_TYPE_PRIO&t;0
DECL|macro|BVME_IRQ_PRN
mdefine_line|#define BVME_IRQ_PRN&t;&t;0x54
DECL|macro|BVME_IRQ_I596
mdefine_line|#define BVME_IRQ_I596&t;&t;0x1a
DECL|macro|BVME_IRQ_SCSI
mdefine_line|#define BVME_IRQ_SCSI&t;&t;0x1b
DECL|macro|BVME_IRQ_TIMER
mdefine_line|#define BVME_IRQ_TIMER&t;&t;0x59
DECL|macro|BVME_IRQ_RTC
mdefine_line|#define BVME_IRQ_RTC&t;&t;0x1e
DECL|macro|BVME_IRQ_ABORT
mdefine_line|#define BVME_IRQ_ABORT&t;&t;0x1f
multiline_comment|/* SCC interrupts */
DECL|macro|BVME_IRQ_SCC_BASE
mdefine_line|#define BVME_IRQ_SCC_BASE&t;&t;0x40
DECL|macro|BVME_IRQ_SCCB_TX
mdefine_line|#define BVME_IRQ_SCCB_TX&t;&t;0x40
DECL|macro|BVME_IRQ_SCCB_STAT
mdefine_line|#define BVME_IRQ_SCCB_STAT&t;&t;0x42
DECL|macro|BVME_IRQ_SCCB_RX
mdefine_line|#define BVME_IRQ_SCCB_RX&t;&t;0x44
DECL|macro|BVME_IRQ_SCCB_SPCOND
mdefine_line|#define BVME_IRQ_SCCB_SPCOND&t;&t;0x46
DECL|macro|BVME_IRQ_SCCA_TX
mdefine_line|#define BVME_IRQ_SCCA_TX&t;&t;0x48
DECL|macro|BVME_IRQ_SCCA_STAT
mdefine_line|#define BVME_IRQ_SCCA_STAT&t;&t;0x4a
DECL|macro|BVME_IRQ_SCCA_RX
mdefine_line|#define BVME_IRQ_SCCA_RX&t;&t;0x4c
DECL|macro|BVME_IRQ_SCCA_SPCOND
mdefine_line|#define BVME_IRQ_SCCA_SPCOND&t;&t;0x4e
multiline_comment|/* Address control registers */
DECL|macro|BVME_ACR_A32VBA
mdefine_line|#define BVME_ACR_A32VBA&t;&t;0xff400003
DECL|macro|BVME_ACR_A32MSK
mdefine_line|#define BVME_ACR_A32MSK&t;&t;0xff410003
DECL|macro|BVME_ACR_A24VBA
mdefine_line|#define BVME_ACR_A24VBA&t;&t;0xff420003
DECL|macro|BVME_ACR_A24MSK
mdefine_line|#define BVME_ACR_A24MSK&t;&t;0xff430003
DECL|macro|BVME_ACR_A16VBA
mdefine_line|#define BVME_ACR_A16VBA&t;&t;0xff440003
DECL|macro|BVME_ACR_A32LBA
mdefine_line|#define BVME_ACR_A32LBA&t;&t;0xff450003
DECL|macro|BVME_ACR_A24LBA
mdefine_line|#define BVME_ACR_A24LBA&t;&t;0xff460003
DECL|macro|BVME_ACR_ADDRCTL
mdefine_line|#define BVME_ACR_ADDRCTL&t;0xff470003
DECL|macro|bvme_acr_a32vba
mdefine_line|#define bvme_acr_a32vba&t;&t;*(volatile unsigned char *)BVME_ACR_A32VBA
DECL|macro|bvme_acr_a32msk
mdefine_line|#define bvme_acr_a32msk&t;&t;*(volatile unsigned char *)BVME_ACR_A32MSK
DECL|macro|bvme_acr_a24vba
mdefine_line|#define bvme_acr_a24vba&t;&t;*(volatile unsigned char *)BVME_ACR_A24VBA
DECL|macro|bvme_acr_a24msk
mdefine_line|#define bvme_acr_a24msk&t;&t;*(volatile unsigned char *)BVME_ACR_A24MSK
DECL|macro|bvme_acr_a16vba
mdefine_line|#define bvme_acr_a16vba&t;&t;*(volatile unsigned char *)BVME_ACR_A16VBA
DECL|macro|bvme_acr_a32lba
mdefine_line|#define bvme_acr_a32lba&t;&t;*(volatile unsigned char *)BVME_ACR_A32LBA
DECL|macro|bvme_acr_a24lba
mdefine_line|#define bvme_acr_a24lba&t;&t;*(volatile unsigned char *)BVME_ACR_A24LBA
DECL|macro|bvme_acr_addrctl
mdefine_line|#define bvme_acr_addrctl&t;*(volatile unsigned char *)BVME_ACR_ADDRCTL
macro_line|#endif
eof
