m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_hazard
Eregister_pc
Z0 w1610564917
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_register
Z5 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_PC.vhd
Z6 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_PC.vhd
l0
L5
VIzhNh8oPj2XLem:V`7kLH1
!s100 SH>2=CMeDoCPcz0Mbf?Jf1
Z7 OV;C;10.5b;63
32
Z8 !s110 1611129348
!i10b 1
Z9 !s108 1611129348.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_PC.vhd|
Z11 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_PC.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 11 register_pc 0 22 IzhNh8oPj2XLem:V`7kLH1
l17
L16
VBVOT81Y6_nbe7_aC3SiM@2
!s100 d^?QPiRT@YdofAYKoR0EQ1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eregister_std
Z14 w1610450621
R1
R2
R3
R4
Z15 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd
Z16 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd
l0
L5
V19GG6z88G]H]5>6Ih;7X?1
!s100 :=1TXMRPGZhCcI]8nlCHW2
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd|
Z18 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_std.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 12 register_std 0 22 19GG6z88G]H]5>6Ih;7X?1
l16
L15
Va1PUg:^2E=:KTh5=TUH7z0
!s100 Mg]_JfO@C0;o6W0<iaHcX2
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Eregister_vec
Z19 w1610449557
R1
R2
R3
R4
Z20 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd
Z21 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd
l0
L5
VDYT`0C?LaiPeJKbnjl4@;2
!s100 T2LoH_`P=GZG>B<<;lY6U2
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd|
Z23 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/vhdl/Register_vec.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 12 register_vec 0 22 DYT`0C?LaiPeJKbnjl4@;2
l17
L16
V>3HT4^1?aXAH;G8;FBER^2
!s100 :2Ea_Em8B_V]jEO8HV3K:1
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Etest_register
Z24 w1611129626
Z25 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z26 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R4
Z27 8C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_register/test_register.vhd
Z28 FC:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_register/test_register.vhd
l0
L6
V[FaOhIa826`bK>4g@HVhG1
!s100 j?2b27R04Ag0[TcgR;;K40
R7
32
Z29 !s110 1611129633
!i10b 1
Z30 !s108 1611129633.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_register/test_register.vhd|
Z32 !s107 C:/Users/gianl/Desktop/POLITO/SECONDO ANNO/INTEGRATED SYSTEM ARCHITECTURE/Lab_ISA/LAB3/sim_register/test_register.vhd|
!i113 1
R12
R13
Abehaviour
R25
R26
R2
R3
Z33 DEx4 work 13 test_register 0 22 [FaOhIa826`bK>4g@HVhG1
l54
L10
VX8ZhOU=4Oh57606IdA97C0
!s100 PX;4K7Ro]F>@dZ=nY;44@1
R7
32
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
