Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Mar 27 11:38:37 2017
| Host         : DESKTOP-VJMBMHE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file use_Iterative_Sorter_FSM_timing_summary_routed.rpt -rpx use_Iterative_Sorter_FSM_timing_summary_routed.rpx
| Design       : use_Iterative_Sorter_FSM
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.571        0.000                      0                 1113        0.103        0.000                      0                 1113        4.500        0.000                       0                   565  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.571        0.000                      0                 1113        0.103        0.000                      0                 1113        4.500        0.000                       0                   565  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.190ns (23.218%)  route 3.935ns (76.782%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X82Y58         FDRE                                         r  sort/arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[3][0]/Q
                         net (fo=7, routed)           1.267     5.863    sort/res[96]
    SLICE_X76Y57         LUT4 (Prop_lut4_I1_O)        0.097     5.960 r  sort/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.960    sort/i__carry_i_8__1_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.339 r  sort/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    sort/ltOp_inferred__2/i__carry_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.431 r  sort/ltOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.431    sort/ltOp_inferred__2/i__carry__0_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.523 r  sort/ltOp_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.523    sort/ltOp_inferred__2/i__carry__1_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.615 r  sort/ltOp_inferred__2/i__carry__2/CO[3]
                         net (fo=3, routed)           1.246     7.861    sort/ltOp_inferred__2/i__carry__2_n_0
    SLICE_X85Y62         LUT5 (Prop_lut5_I3_O)        0.097     7.958 r  sort/arr[4][31]_i_1/O
                         net (fo=32, routed)          1.423     9.381    sort/arr[4][31]_i_1_n_0
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[4][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[4][12]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X71Y58         FDRE (Setup_fdre_C_CE)      -0.150    13.952    sort/arr_reg[4][12]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.190ns (23.218%)  route 3.935ns (76.782%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X82Y58         FDRE                                         r  sort/arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[3][0]/Q
                         net (fo=7, routed)           1.267     5.863    sort/res[96]
    SLICE_X76Y57         LUT4 (Prop_lut4_I1_O)        0.097     5.960 r  sort/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.960    sort/i__carry_i_8__1_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.339 r  sort/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    sort/ltOp_inferred__2/i__carry_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.431 r  sort/ltOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.431    sort/ltOp_inferred__2/i__carry__0_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.523 r  sort/ltOp_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.523    sort/ltOp_inferred__2/i__carry__1_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.615 r  sort/ltOp_inferred__2/i__carry__2/CO[3]
                         net (fo=3, routed)           1.246     7.861    sort/ltOp_inferred__2/i__carry__2_n_0
    SLICE_X85Y62         LUT5 (Prop_lut5_I3_O)        0.097     7.958 r  sort/arr[4][31]_i_1/O
                         net (fo=32, routed)          1.423     9.381    sort/arr[4][31]_i_1_n_0
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[4][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[4][13]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X71Y58         FDRE (Setup_fdre_C_CE)      -0.150    13.952    sort/arr_reg[4][13]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 sort/arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.190ns (23.218%)  route 3.935ns (76.782%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X82Y58         FDRE                                         r  sort/arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[3][0]/Q
                         net (fo=7, routed)           1.267     5.863    sort/res[96]
    SLICE_X76Y57         LUT4 (Prop_lut4_I1_O)        0.097     5.960 r  sort/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.960    sort/i__carry_i_8__1_n_0
    SLICE_X76Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     6.339 r  sort/ltOp_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.339    sort/ltOp_inferred__2/i__carry_n_0
    SLICE_X76Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.431 r  sort/ltOp_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.431    sort/ltOp_inferred__2/i__carry__0_n_0
    SLICE_X76Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.523 r  sort/ltOp_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.523    sort/ltOp_inferred__2/i__carry__1_n_0
    SLICE_X76Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.615 r  sort/ltOp_inferred__2/i__carry__2/CO[3]
                         net (fo=3, routed)           1.246     7.861    sort/ltOp_inferred__2/i__carry__2_n_0
    SLICE_X85Y62         LUT5 (Prop_lut5_I3_O)        0.097     7.958 r  sort/arr[4][31]_i_1/O
                         net (fo=32, routed)          1.423     9.381    sort/arr[4][31]_i_1_n_0
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[4][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X71Y58         FDRE                                         r  sort/arr_reg[4][14]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X71Y58         FDRE (Setup_fdre_C_CE)      -0.150    13.952    sort/arr_reg[4][14]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 sort/arr_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.036ns (20.385%)  route 4.046ns (79.615%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  sort/arr_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[6][18]/Q
                         net (fo=7, routed)           1.659     6.256    sort/res[210]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.097     6.353 r  sort/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.353    sort/i__carry__1_i_7_n_0
    SLICE_X73Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.765 r  sort/ltOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.765    sort/ltOp_inferred__0/i__carry__1_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  sort/ltOp_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.304     8.158    sort/ltOp_inferred__0/i__carry__2_n_0
    SLICE_X84Y62         LUT5 (Prop_lut5_I3_O)        0.097     8.255 r  sort/arr[6][31]_i_1/O
                         net (fo=32, routed)          1.082     9.338    sort/arr[6][31]_i_1_n_0
    SLICE_X69Y59         FDRE                                         r  sort/arr_reg[6][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X69Y59         FDRE                                         r  sort/arr_reg[6][13]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X69Y59         FDRE (Setup_fdre_C_CE)      -0.150    13.952    sort/arr_reg[6][13]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 sort/arr_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.036ns (20.385%)  route 4.046ns (79.615%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  sort/arr_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[6][18]/Q
                         net (fo=7, routed)           1.659     6.256    sort/res[210]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.097     6.353 r  sort/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.353    sort/i__carry__1_i_7_n_0
    SLICE_X73Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.765 r  sort/ltOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.765    sort/ltOp_inferred__0/i__carry__1_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  sort/ltOp_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.304     8.158    sort/ltOp_inferred__0/i__carry__2_n_0
    SLICE_X84Y62         LUT5 (Prop_lut5_I3_O)        0.097     8.255 r  sort/arr[6][31]_i_1/O
                         net (fo=32, routed)          1.082     9.338    sort/arr[6][31]_i_1_n_0
    SLICE_X69Y59         FDRE                                         r  sort/arr_reg[6][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X69Y59         FDRE                                         r  sort/arr_reg[6][14]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X69Y59         FDRE (Setup_fdre_C_CE)      -0.150    13.952    sort/arr_reg[6][14]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 sort/arr_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.036ns (20.385%)  route 4.046ns (79.615%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  sort/arr_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[6][18]/Q
                         net (fo=7, routed)           1.659     6.256    sort/res[210]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.097     6.353 r  sort/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.353    sort/i__carry__1_i_7_n_0
    SLICE_X73Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.765 r  sort/ltOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.765    sort/ltOp_inferred__0/i__carry__1_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  sort/ltOp_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.304     8.158    sort/ltOp_inferred__0/i__carry__2_n_0
    SLICE_X84Y62         LUT5 (Prop_lut5_I3_O)        0.097     8.255 r  sort/arr[6][31]_i_1/O
                         net (fo=32, routed)          1.082     9.338    sort/arr[6][31]_i_1_n_0
    SLICE_X69Y59         FDRE                                         r  sort/arr_reg[6][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X69Y59         FDRE                                         r  sort/arr_reg[6][9]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X69Y59         FDRE (Setup_fdre_C_CE)      -0.150    13.952    sort/arr_reg[6][9]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 sort/arr_reg[6][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.036ns (21.142%)  route 3.864ns (78.858%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.324     4.256    sort/clk_IBUF_BUFG
    SLICE_X85Y59         FDRE                                         r  sort/arr_reg[6][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y59         FDRE (Prop_fdre_C_Q)         0.341     4.597 r  sort/arr_reg[6][18]/Q
                         net (fo=7, routed)           1.659     6.256    sort/res[210]
    SLICE_X73Y59         LUT4 (Prop_lut4_I0_O)        0.097     6.353 r  sort/i__carry__1_i_7/O
                         net (fo=1, routed)           0.000     6.353    sort/i__carry__1_i_7_n_0
    SLICE_X73Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.765 r  sort/ltOp_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.765    sort/ltOp_inferred__0/i__carry__1_n_0
    SLICE_X73Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.854 r  sort/ltOp_inferred__0/i__carry__2/CO[3]
                         net (fo=3, routed)           1.304     8.158    sort/ltOp_inferred__0/i__carry__2_n_0
    SLICE_X84Y62         LUT5 (Prop_lut5_I3_O)        0.097     8.255 r  sort/arr[6][31]_i_1/O
                         net (fo=32, routed)          0.900     9.156    sort/arr[6][31]_i_1_n_0
    SLICE_X69Y61         FDRE                                         r  sort/arr_reg[6][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.144    13.922    sort/clk_IBUF_BUFG
    SLICE_X69Y61         FDRE                                         r  sort/arr_reg[6][12]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X69Y61         FDRE (Setup_fdre_C_CE)      -0.150    13.950    sort/arr_reg[6][12]
  -------------------------------------------------------------------
                         required time                         13.950    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.036ns (21.196%)  route 3.852ns (78.804%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.323     4.255    sort/clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  sort/arr_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.341     4.596 r  sort/arr_reg[1][18]/Q
                         net (fo=7, routed)           1.470     6.065    sort/res[50]
    SLICE_X77Y62         LUT4 (Prop_lut4_I1_O)        0.097     6.162 r  sort/i__carry__1_i_7__4/O
                         net (fo=1, routed)           0.000     6.162    sort/i__carry__1_i_7__4_n_0
    SLICE_X77Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.574 r  sort/ltOp_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.574    sort/ltOp_inferred__5/i__carry__1_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  sort/ltOp_inferred__5/i__carry__2/CO[3]
                         net (fo=3, routed)           0.764     7.427    sort/ltOp_inferred__5/i__carry__2_n_0
    SLICE_X82Y62         LUT5 (Prop_lut5_I3_O)        0.097     7.524 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.618     9.142    sort/arr[1][31]_i_1_n_0
    SLICE_X70Y59         FDRE                                         r  sort/arr_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X70Y59         FDRE                                         r  sort/arr_reg[1][12]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X70Y59         FDRE (Setup_fdre_C_CE)      -0.119    13.983    sort/arr_reg[1][12]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.036ns (21.196%)  route 3.852ns (78.804%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.323     4.255    sort/clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  sort/arr_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.341     4.596 r  sort/arr_reg[1][18]/Q
                         net (fo=7, routed)           1.470     6.065    sort/res[50]
    SLICE_X77Y62         LUT4 (Prop_lut4_I1_O)        0.097     6.162 r  sort/i__carry__1_i_7__4/O
                         net (fo=1, routed)           0.000     6.162    sort/i__carry__1_i_7__4_n_0
    SLICE_X77Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.574 r  sort/ltOp_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.574    sort/ltOp_inferred__5/i__carry__1_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  sort/ltOp_inferred__5/i__carry__2/CO[3]
                         net (fo=3, routed)           0.764     7.427    sort/ltOp_inferred__5/i__carry__2_n_0
    SLICE_X82Y62         LUT5 (Prop_lut5_I3_O)        0.097     7.524 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.618     9.142    sort/arr[1][31]_i_1_n_0
    SLICE_X70Y59         FDRE                                         r  sort/arr_reg[1][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X70Y59         FDRE                                         r  sort/arr_reg[1][13]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X70Y59         FDRE (Setup_fdre_C_CE)      -0.119    13.983    sort/arr_reg[1][13]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 sort/arr_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.036ns (21.196%)  route 3.852ns (78.804%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.924ns = ( 13.924 - 10.000 ) 
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.323     4.255    sort/clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  sort/arr_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.341     4.596 r  sort/arr_reg[1][18]/Q
                         net (fo=7, routed)           1.470     6.065    sort/res[50]
    SLICE_X77Y62         LUT4 (Prop_lut4_I1_O)        0.097     6.162 r  sort/i__carry__1_i_7__4/O
                         net (fo=1, routed)           0.000     6.162    sort/i__carry__1_i_7__4_n_0
    SLICE_X77Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.574 r  sort/ltOp_inferred__5/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.574    sort/ltOp_inferred__5/i__carry__1_n_0
    SLICE_X77Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  sort/ltOp_inferred__5/i__carry__2/CO[3]
                         net (fo=3, routed)           0.764     7.427    sort/ltOp_inferred__5/i__carry__2_n_0
    SLICE_X82Y62         LUT5 (Prop_lut5_I3_O)        0.097     7.524 r  sort/arr[1][31]_i_1/O
                         net (fo=32, routed)          1.618     9.142    sort/arr[1][31]_i_1_n_0
    SLICE_X70Y59         FDRE                                         r  sort/arr_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         1.146    13.924    sort/clk_IBUF_BUFG
    SLICE_X70Y59         FDRE                                         r  sort/arr_reg[1][14]/C
                         clock pessimism              0.214    14.138    
                         clock uncertainty           -0.035    14.102    
    SLICE_X70Y59         FDRE (Setup_fdre_C_CE)      -0.119    13.983    sort/arr_reg[1][14]
  -------------------------------------------------------------------
                         required time                         13.983    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  4.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 big_number_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.600     1.519    clk_IBUF_BUFG
    SLICE_X79Y55         FDRE                                         r  big_number_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y55         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  big_number_reg[40]/Q
                         net (fo=1, routed)           0.051     1.711    sort/big_number[40]
    SLICE_X78Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.756 r  sort/arr[1][8]_i_1/O
                         net (fo=1, routed)           0.000     1.756    sort/next_arr[1]_6[8]
    SLICE_X78Y55         FDRE                                         r  sort/arr_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.872     2.037    sort/clk_IBUF_BUFG
    SLICE_X78Y55         FDRE                                         r  sort/arr_reg[1][8]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X78Y55         FDRE (Hold_fdre_C_D)         0.121     1.653    sort/arr_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 big_number_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  big_number_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y56         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  big_number_reg[68]/Q
                         net (fo=1, routed)           0.053     1.715    sort/big_number[68]
    SLICE_X80Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.760 r  sort/arr[2][4]_i_1/O
                         net (fo=1, routed)           0.000     1.760    sort/next_arr[2]_5[4]
    SLICE_X80Y56         FDRE                                         r  sort/arr_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.874     2.039    sort/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  sort/arr_reg[2][4]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X80Y56         FDRE (Hold_fdre_C_D)         0.121     1.655    sort/arr_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 big_number_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.822%)  route 0.053ns (22.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X77Y63         FDRE                                         r  big_number_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  big_number_reg[125]/Q
                         net (fo=1, routed)           0.053     1.706    sort/big_number[125]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.751 r  sort/arr[3][29]_i_1/O
                         net (fo=1, routed)           0.000     1.751    sort/next_arr[3]_4[29]
    SLICE_X76Y63         FDRE                                         r  sort/arr_reg[3][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.865     2.030    sort/clk_IBUF_BUFG
    SLICE_X76Y63         FDRE                                         r  sort/arr_reg[3][29]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X76Y63         FDRE (Hold_fdre_C_D)         0.121     1.646    sort/arr_reg[3][29]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 big_number_reg[247]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[7][23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X81Y59         FDRE                                         r  big_number_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  big_number_reg[247]/Q
                         net (fo=1, routed)           0.079     1.740    sort/big_number[247]
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  sort/arr[7][23]_i_1/O
                         net (fo=1, routed)           0.000     1.785    sort/next_arr[7]_0[23]
    SLICE_X80Y59         FDRE                                         r  sort/arr_reg[7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.873     2.038    sort/clk_IBUF_BUFG
    SLICE_X80Y59         FDRE                                         r  sort/arr_reg[7][23]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X80Y59         FDRE (Hold_fdre_C_D)         0.121     1.654    sort/arr_reg[7][23]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 big_number_reg[219]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[6][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X72Y63         FDRE                                         r  big_number_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  big_number_reg[219]/Q
                         net (fo=1, routed)           0.052     1.703    sort/big_number[219]
    SLICE_X73Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.748 r  sort/arr[6][27]_i_1/O
                         net (fo=1, routed)           0.000     1.748    sort/next_arr[6]_1[27]
    SLICE_X73Y63         FDRE                                         r  sort/arr_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.862     2.027    sort/clk_IBUF_BUFG
    SLICE_X73Y63         FDRE                                         r  sort/arr_reg[6][27]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X73Y63         FDRE (Hold_fdre_C_D)         0.092     1.615    sort/arr_reg[6][27]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 big_number_reg[179]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.923%)  route 0.056ns (23.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.605     1.524    clk_IBUF_BUFG
    SLICE_X87Y61         FDRE                                         r  big_number_reg[179]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  big_number_reg[179]/Q
                         net (fo=1, routed)           0.056     1.721    sort/big_number[179]
    SLICE_X86Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.766 r  sort/arr[5][19]_i_1/O
                         net (fo=1, routed)           0.000     1.766    sort/next_arr[5]_2[19]
    SLICE_X86Y61         FDRE                                         r  sort/arr_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.877     2.042    sort/clk_IBUF_BUFG
    SLICE_X86Y61         FDRE                                         r  sort/arr_reg[5][19]/C
                         clock pessimism             -0.504     1.537    
    SLICE_X86Y61         FDRE (Hold_fdre_C_D)         0.092     1.629    sort/arr_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 big_number_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[5][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.146%)  route 0.055ns (22.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X73Y65         FDRE                                         r  big_number_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  big_number_reg[187]/Q
                         net (fo=1, routed)           0.055     1.706    sort/big_number[187]
    SLICE_X72Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.751 r  sort/arr[5][27]_i_1/O
                         net (fo=1, routed)           0.000     1.751    sort/next_arr[5]_2[27]
    SLICE_X72Y65         FDRE                                         r  sort/arr_reg[5][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.861     2.026    sort/clk_IBUF_BUFG
    SLICE_X72Y65         FDRE                                         r  sort/arr_reg[5][27]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X72Y65         FDRE (Hold_fdre_C_D)         0.091     1.614    sort/arr_reg[5][27]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 big_number_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[3][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.593     1.512    clk_IBUF_BUFG
    SLICE_X77Y63         FDRE                                         r  big_number_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y63         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  big_number_reg[116]/Q
                         net (fo=1, routed)           0.086     1.739    sort/big_number[116]
    SLICE_X76Y63         LUT5 (Prop_lut5_I3_O)        0.045     1.784 r  sort/arr[3][20]_i_1/O
                         net (fo=1, routed)           0.000     1.784    sort/next_arr[3]_4[20]
    SLICE_X76Y63         FDRE                                         r  sort/arr_reg[3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.865     2.030    sort/clk_IBUF_BUFG
    SLICE_X76Y63         FDRE                                         r  sort/arr_reg[3][20]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X76Y63         FDRE (Hold_fdre_C_D)         0.120     1.645    sort/arr_reg[3][20]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 big_number_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X81Y56         FDRE                                         r  big_number_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y56         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  big_number_reg[71]/Q
                         net (fo=1, routed)           0.088     1.750    sort/big_number[71]
    SLICE_X80Y56         LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  sort/arr[2][7]_i_1/O
                         net (fo=1, routed)           0.000     1.795    sort/next_arr[2]_5[7]
    SLICE_X80Y56         FDRE                                         r  sort/arr_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.874     2.039    sort/clk_IBUF_BUFG
    SLICE_X80Y56         FDRE                                         r  sort/arr_reg[2][7]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X80Y56         FDRE (Hold_fdre_C_D)         0.121     1.655    sort/arr_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 big_number_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sort/arr_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.881%)  route 0.088ns (32.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.601     1.520    clk_IBUF_BUFG
    SLICE_X81Y57         FDRE                                         r  big_number_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  big_number_reg[131]/Q
                         net (fo=1, routed)           0.088     1.749    sort/big_number[131]
    SLICE_X80Y57         LUT5 (Prop_lut5_I3_O)        0.045     1.794 r  sort/arr[4][3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    sort/next_arr[4]_3[3]
    SLICE_X80Y57         FDRE                                         r  sort/arr_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=564, routed)         0.873     2.038    sort/clk_IBUF_BUFG
    SLICE_X80Y57         FDRE                                         r  sort/arr_reg[4][3]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X80Y57         FDRE (Hold_fdre_C_D)         0.121     1.654    sort/arr_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y22    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y22    lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y52    addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y52    addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y52    addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y53    addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X72Y53    addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y53    addr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X73Y53    addr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y52    sort/arr_reg[2][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y52    big_number_reg[69]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y56    big_number_reg[108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y56    big_number_reg[108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y65    big_number_reg[180]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y60    big_number_reg[182]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y65    big_number_reg[185]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y60    big_number_reg[186]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y65    big_number_reg[187]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y65    big_number_reg[189]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y63    big_number_reg[184]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y53    big_number_reg[193]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y53    big_number_reg[194]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y53    sort/arr_reg[2][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y52    sort/arr_reg[2][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y53    sort/arr_reg[2][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X74Y55    sort/arr_reg[3][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y63    sort/arr_reg[5][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y63    sort/arr_reg[5][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X79Y63    sort/arr_reg[5][28]/C



