{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 24,
    "design__inferred_latch__count": 0,
    "design__instance__count": 321,
    "design__instance__area": 7184.89,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0,
    "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0,
    "power__internal__total": 0.001773311523720622,
    "power__switching__total": 0.00047837055171839893,
    "power__leakage__total": 7.87682878922169e-08,
    "power__total": 0.0022517608013004065,
    "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.10174626706926315,
    "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.10181548947680627,
    "timing__hold__ws__corner:nom_tt_025C_5v00": 1.085448761596141,
    "timing__setup__ws__corner:nom_tt_025C_5v00": 14.969052199246402,
    "timing__hold__tns__corner:nom_tt_025C_5v00": 0,
    "timing__setup__tns__corner:nom_tt_025C_5v00": 0,
    "timing__hold__wns__corner:nom_tt_025C_5v00": 0,
    "timing__setup__wns__corner:nom_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 1.085449,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0,
    "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0,
    "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0,
    "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.1034178189024135,
    "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.10348787397724864,
    "timing__hold__ws__corner:nom_ss_125C_4v50": 2.108041134652404,
    "timing__setup__ws__corner:nom_ss_125C_4v50": 13.721452806804868,
    "timing__hold__tns__corner:nom_ss_125C_4v50": 0,
    "timing__setup__tns__corner:nom_ss_125C_4v50": 0,
    "timing__hold__wns__corner:nom_ss_125C_4v50": 0,
    "timing__setup__wns__corner:nom_ss_125C_4v50": 0,
    "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 2.108041,
    "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0,
    "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 13.721453,
    "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.10100014166446195,
    "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.10106928080527587,
    "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.6356840234128279,
    "timing__setup__ws__corner:nom_ff_n40C_5v50": 15.29550396299671,
    "timing__hold__tns__corner:nom_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:nom_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:nom_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:nom_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.635684,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 0,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.10083993647747763,
    "clock__skew__worst_setup": 0.10090621679392228,
    "timing__hold__ws": 0.6184428144642968,
    "timing__setup__ws": 13.622383606712809,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.618443,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 13.622384,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 160.0 100.0",
    "design__core__bbox": "3.36 3.92 156.24 94.08",
    "design__io": 15,
    "design__die__area": 16000,
    "design__core__area": 13783.7,
    "design__instance__count__stdcell": 321,
    "design__instance__area__stdcell": 7184.89,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.521261,
    "design__instance__utilization__stdcell": 0.521261,
    "design__instance__count__class:tie_cell": 3,
    "design__instance__count__class:inverter": 16,
    "design__instance__count__class:sequential_cell": 51,
    "design__instance__count__class:multi_input_combinational_cell": 92,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "design__instance__count__class:endcap_cell": 46,
    "design__instance__count__class:tap_cell": 87,
    "design__power_grid_violation__count__net:VDD": 0,
    "design__power_grid_violation__count__net:VSS": 0,
    "design__power_grid_violation__count": 0,
    "floorplan__design__io": 13,
    "design__io__hpwl": 1038760,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 4935.72,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 22,
    "design__instance__count__class:clock_buffer": 4,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 0,
    "route__net": 199,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 11,
    "route__wirelength__iter:1": 5267,
    "route__drc_errors__iter:2": 0,
    "route__wirelength__iter:2": 5186,
    "route__drc_errors": 0,
    "route__wirelength": 5186,
    "route__vias": 1127,
    "route__vias__singlecut": 1127,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 1,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 155.73,
    "design__instance__count__class:fill_cell": 363,
    "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 2,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 2,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0,
    "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.10141969495733358,
    "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.10148608629608383,
    "timing__hold__ws__corner:min_tt_025C_5v00": 1.0588230591996468,
    "timing__setup__ws__corner:min_tt_025C_5v00": 15.001614597390377,
    "timing__hold__tns__corner:min_tt_025C_5v00": 0,
    "timing__setup__tns__corner:min_tt_025C_5v00": 0,
    "timing__hold__wns__corner:min_tt_025C_5v00": 0,
    "timing__setup__wns__corner:min_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 1.058823,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_5v00": 2,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0,
    "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0,
    "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0,
    "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.10272892549615036,
    "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.10279609399103984,
    "timing__hold__ws__corner:min_ss_125C_4v50": 2.06208456147133,
    "timing__setup__ws__corner:min_ss_125C_4v50": 13.804461964257701,
    "timing__hold__tns__corner:min_ss_125C_4v50": 0,
    "timing__setup__tns__corner:min_ss_125C_4v50": 0,
    "timing__hold__wns__corner:min_ss_125C_4v50": 0,
    "timing__setup__wns__corner:min_ss_125C_4v50": 0,
    "timing__hold_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 2.062085,
    "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 13.804462,
    "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:min_ss_125C_4v50": 2,
    "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0,
    "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.10083993647747763,
    "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.10090621679392228,
    "timing__hold__ws__corner:min_ff_n40C_5v50": 0.6184428144642968,
    "timing__setup__ws__corner:min_ff_n40C_5v50": 15.314931978298691,
    "timing__hold__tns__corner:min_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:min_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:min_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:min_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.618443,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 2,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0,
    "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.10194793908738999,
    "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.10202015909718437,
    "timing__hold__ws__corner:max_tt_025C_5v00": 1.1108434486681154,
    "timing__setup__ws__corner:max_tt_025C_5v00": 14.929803593769828,
    "timing__hold__tns__corner:max_tt_025C_5v00": 0,
    "timing__setup__tns__corner:max_tt_025C_5v00": 0,
    "timing__hold__wns__corner:max_tt_025C_5v00": 0,
    "timing__setup__wns__corner:max_tt_025C_5v00": 0,
    "timing__hold_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 1.110843,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__setup_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_5v00": 2,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0,
    "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0,
    "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0,
    "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0,
    "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.10382804632161452,
    "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.10390109899870092,
    "timing__hold__ws__corner:max_ss_125C_4v50": 2.1585558396122924,
    "timing__setup__ws__corner:max_ss_125C_4v50": 13.622383606712809,
    "timing__hold__tns__corner:max_ss_125C_4v50": 0,
    "timing__setup__tns__corner:max_ss_125C_4v50": 0,
    "timing__hold__wns__corner:max_ss_125C_4v50": 0,
    "timing__setup__wns__corner:max_ss_125C_4v50": 0,
    "timing__hold_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 2.158556,
    "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__setup_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 13.622384,
    "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0,
    "timing__unannotated_net__count__corner:max_ss_125C_4v50": 2,
    "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0,
    "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.10112201640043703,
    "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.10119415314350222,
    "timing__hold__ws__corner:max_ff_n40C_5v50": 0.6514408641354543,
    "timing__setup__ws__corner:max_ff_n40C_5v50": 15.272203489675315,
    "timing__hold__tns__corner:max_ff_n40C_5v50": 0,
    "timing__setup__tns__corner:max_ff_n40C_5v50": 0,
    "timing__hold__wns__corner:max_ff_n40C_5v50": 0,
    "timing__setup__wns__corner:max_ff_n40C_5v50": 0,
    "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.651441,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 2,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0,
    "timing__unannotated_net__count": 2,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99986,
    "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99997,
    "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000142582,
    "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000117988,
    "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.22507e-05,
    "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000117988,
    "design_powergrid__voltage__worst": 0.000117988,
    "design_powergrid__voltage__worst__net:VDD": 4.99986,
    "design_powergrid__drop__worst": 0.000142582,
    "design_powergrid__drop__worst__net:VDD": 0.000142582,
    "design_powergrid__voltage__worst__net:VSS": 0.000117988,
    "design_powergrid__drop__worst__net:VSS": 0.000117988,
    "ir__voltage__worst": 5,
    "ir__drop__avg": 3.34e-05,
    "ir__drop__worst": 0.000143,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}