\hypertarget{group__IOCON__17XX__40XX}{}\section{C\+H\+IP\+: L\+P\+C17xx/40xx I/O configuration driver}
\label{group__IOCON__17XX__40XX}\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T}
\begin{DoxyCompactList}\small\item\em I\+O\+C\+ON register block. \end{DoxyCompactList}\item 
struct \hyperlink{structPINMUX__GRP__T}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T}
\begin{DoxyCompactList}\small\item\em Array of I\+O\+C\+ON pin definitions passed to \hyperlink{group__IOCON__17XX__40XX_gad97c96e401016cf296e6d20454f1c522}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing()} must be in this format. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}{F\+U\+N\+C0}~0x0				/$\ast$$\ast$ Function 0  $\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga3f9b8eb1b4789fef1da73f4eb041ddfc}{F\+U\+N\+C1}~0x1				/$\ast$$\ast$ Function 1  $\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga0e8023a25dd46655b8eda5b0476ba169}{F\+U\+N\+C2}~0x2				/$\ast$$\ast$ Function 2	$\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}{F\+U\+N\+C3}~0x3				/$\ast$$\ast$ Function 3	$\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga769e96bef0ce818be7aa2cb0a0a67753}{F\+U\+N\+C4}~0x4				/$\ast$$\ast$ Function 4  $\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gaa8d0feff604f4d347ce09d433de1b32d}{F\+U\+N\+C5}~0x5				/$\ast$$\ast$ Function 5  $\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga3070395c343da6e051c4ebbcd3185a87}{F\+U\+N\+C6}~0x6				/$\ast$$\ast$ Function 6	$\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga25318daff6c777173bc54d6eeac7cb83}{F\+U\+N\+C7}~0x7				/$\ast$$\ast$ Function 7	$\ast$/
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga9a3d4f3e281c382f795b9a769073d4e4}{I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN}~(0x0 $<$$<$ 7)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gabb788549592ca772def19f2a8060aa3d}{I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN}~(0x1 $<$$<$ 16)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga516e9d9bc7b1f3aaefd9d09c6ece74d2}{I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN}~(0x1 $<$$<$ 7)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga478aa0f55e07c89035e36378b2c3780b}{I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN}~(0x1 $<$$<$ 9)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gabebfb8b8646d151bfee9615c75724119}{I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}~(0x1 $<$$<$ 8)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gab08f72eae45dd5656aeca24c346c8626}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0}~0x0
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gab6449233bd56957c684b9ad694606e3a}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1}~0x1
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga43ebb7abf055ce2491fbba5ef72f6fc7}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2}~0x2
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gace4708e511b3aa9c352600604331bec0}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3}~0x3
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gac621b96a2bd1ee57a83ff1af98287a8d}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4}~0x4
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga0f9630599f40a3f96a5887c7e65508a9}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5}~0x5
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga6284e27c6e5df6bc9f37c482e736a1d3}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6}~0x6
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga38efe875290e90d2f4185cb0ffe33e03}{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7}~0x7
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gadaa6e6eca0d7d555f4f0816aa83dc8f3}{I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN}~(0x1 $<$$<$ 9)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gab2c8963063faa2ee583ad54750b842fa}{I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS}~(0x1 $<$$<$ 8)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gafb7c408ac1f52b7b7e46fde3061fe0b7}{I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN}~(0x1 $<$$<$ 5)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gae1fd1faa316f6c3108b499928f8c9922}{I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN}~(0x1 $<$$<$ 6)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gafc593aafe607c88c52864ecb7586ffe9}{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}~(0x0 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga270261df49234519bfd09e076dfcec6c}{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}~(0x1 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gad8fe947d8e7076d6cec01a5b30261141}{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}~(0x2 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga53d705841cc362c6f43ffc1370d71726}{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}~(0x3 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga226b54f672e61a7a2d2893d9ef8cbc9c}{I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN}~(0x1 $<$$<$ 10)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga12c40f516d771be23c8521a59e8f37dd}{M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS}~(0x1 $<$$<$ 7)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga981e8fc7f82693378a8856bea0b435b7}{M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA}~(0x0 $<$$<$ 7)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gaf637c444b0cbcd50aeaa4c4e34fbbd91}{M\+D\+\_\+\+B\+UK}~(0x3 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gaec6eb0c4c1101d5c5dc64ef56a5a5588}{M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS}~(0x0 $<$$<$ 16)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga6b38cbeca37aeb7bcbf7fc66ba4ec65d}{M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA}~(0x1 $<$$<$ 16)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga26dcdaed2ef64f84991cc59ae9370c80}{M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}~(0x1 $<$$<$ 9)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gad67d4495f8a8568bdedbaa13aceb2d3d}{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}~(0x1 $<$$<$ 8)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga0bbfc0ef84fc75d356d7fd36cd23527e}{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA}~(0x0 $<$$<$ 8)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga324ed23a726e0788749899278b0ce61a}{M\+D\+\_\+\+H\+D\+\_\+\+D\+IS}~(0x0 $<$$<$ 9)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga4fb2c193dc83d6b18a8afad131b2e139}{M\+D\+\_\+\+H\+D\+\_\+\+E\+NA}~(0x1 $<$$<$ 9)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gaa9af2984b24150d8c005e2b7c254adbc}{M\+D\+\_\+\+H\+S\+\_\+\+D\+IS}~(0x1 $<$$<$ 8)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga95de7405f0be07e5a3c1eac75663b7e4}{M\+D\+\_\+\+H\+S\+\_\+\+E\+NA}~(0x0 $<$$<$ 8)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga7c49147e8696b77ebf4bea2d90474a7f}{M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS}~(0x0 $<$$<$ 5)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gab6a440afbad506dec9b0227f3c82fd73}{M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA}~(0x1 $<$$<$ 5)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga3f1345e7ffe3eed8bb0c4b9e456b0df9}{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS}~(0x0 $<$$<$ 6)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gaeecb9c3d257aaea0fff788e1cdd538bb}{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA}~(0x1 $<$$<$ 6)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga1b2a7926f85c2e7fddf784ed9a692d33}{M\+D\+\_\+\+O\+D\+\_\+\+D\+IS}~(0x0 $<$$<$ 10)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga83e1ce8c76aac6481562dd26b059ae61}{M\+D\+\_\+\+O\+D\+\_\+\+E\+NA}~(0x1 $<$$<$ 10)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga27ec0d2ed4901e435240b5e5d68211e7}{M\+D\+\_\+\+P\+DN}~(0x1 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_gab1595b71147925d9e1b54402d5dd6f9c}{M\+D\+\_\+\+P\+LN}~(0x0 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga71356d77e0a6639fec743a8e73f24892}{M\+D\+\_\+\+P\+UP}~(0x2 $<$$<$ 3)
\item 
\#define \hyperlink{group__IOCON__17XX__40XX_ga190b92c2bbf82f91768ad526aaadc441}{M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}~(0x0 $<$$<$ 9)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__IOCON__17XX__40XX_ga40283d81f5ad91ba8b47647059721c9d}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init} (\hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$p\+I\+O\+C\+ON)
\begin{DoxyCompactList}\small\item\em Initialize the I\+O\+C\+ON peripheral. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__IOCON__17XX__40XX_gaa2f90b2873cda51e67b3a67d6cc92617}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux} (\hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$p\+I\+O\+C\+ON, uint8\+\_\+t port, uint8\+\_\+t pin, uint32\+\_\+t mode, uint8\+\_\+t func)
\begin{DoxyCompactList}\small\item\em Setup pin modes and function. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{group__LPC__Types__Public__Types_ga2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group__IOCON__17XX__40XX_ga5db68254cabb0d4cd4558d81557b77e4}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set} (\hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$p\+I\+O\+C\+ON, uint8\+\_\+t port, uint8\+\_\+t pin, uint32\+\_\+t modefunc)
\begin{DoxyCompactList}\small\item\em Sets I/O Control pin mux. \end{DoxyCompactList}\item 
void \hyperlink{group__IOCON__17XX__40XX_gad97c96e401016cf296e6d20454f1c522}{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing} (\hyperlink{structLPC__IOCON__T}{L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$p\+I\+O\+C\+ON, const \hyperlink{structPINMUX__GRP__T}{P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} $\ast$pin\+Array, uint32\+\_\+t array\+Length)
\begin{DoxyCompactList}\small\item\em Set all I/O Control pin muxing. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C0@{F\+U\+N\+C0}}
\index{F\+U\+N\+C0@{F\+U\+N\+C0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C0}{FUNC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C0~0x0				/$\ast$$\ast$ Function 0  $\ast$/}\hypertarget{group__IOCON__17XX__40XX_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}{}\label{group__IOCON__17XX__40XX_gaa3ba064ba85ae0da9c55e7cdb8ea09b3}
I\+O\+C\+ON function and mode selection definitions (old) For backwards compatibility. 

Definition at line 107 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C1@{F\+U\+N\+C1}}
\index{F\+U\+N\+C1@{F\+U\+N\+C1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C1}{FUNC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C1~0x1				/$\ast$$\ast$ Function 1  $\ast$/}\hypertarget{group__IOCON__17XX__40XX_ga3f9b8eb1b4789fef1da73f4eb041ddfc}{}\label{group__IOCON__17XX__40XX_ga3f9b8eb1b4789fef1da73f4eb041ddfc}


Definition at line 108 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C2@{F\+U\+N\+C2}}
\index{F\+U\+N\+C2@{F\+U\+N\+C2}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C2}{FUNC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C2~0x2				/$\ast$$\ast$ Function 2	$\ast$/}\hypertarget{group__IOCON__17XX__40XX_ga0e8023a25dd46655b8eda5b0476ba169}{}\label{group__IOCON__17XX__40XX_ga0e8023a25dd46655b8eda5b0476ba169}


Definition at line 109 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C3@{F\+U\+N\+C3}}
\index{F\+U\+N\+C3@{F\+U\+N\+C3}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C3}{FUNC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C3~0x3				/$\ast$$\ast$ Function 3	$\ast$/}\hypertarget{group__IOCON__17XX__40XX_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}{}\label{group__IOCON__17XX__40XX_gadeea02cdf0e8b64c27b6fad4d2b3b2b5}


Definition at line 110 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C4@{F\+U\+N\+C4}}
\index{F\+U\+N\+C4@{F\+U\+N\+C4}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C4}{FUNC4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C4~0x4				/$\ast$$\ast$ Function 4  $\ast$/}\hypertarget{group__IOCON__17XX__40XX_ga769e96bef0ce818be7aa2cb0a0a67753}{}\label{group__IOCON__17XX__40XX_ga769e96bef0ce818be7aa2cb0a0a67753}


Definition at line 140 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C5@{F\+U\+N\+C5}}
\index{F\+U\+N\+C5@{F\+U\+N\+C5}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C5}{FUNC5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C5~0x5				/$\ast$$\ast$ Function 5  $\ast$/}\hypertarget{group__IOCON__17XX__40XX_gaa8d0feff604f4d347ce09d433de1b32d}{}\label{group__IOCON__17XX__40XX_gaa8d0feff604f4d347ce09d433de1b32d}


Definition at line 141 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C6@{F\+U\+N\+C6}}
\index{F\+U\+N\+C6@{F\+U\+N\+C6}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C6}{FUNC6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C6~0x6				/$\ast$$\ast$ Function 6	$\ast$/}\hypertarget{group__IOCON__17XX__40XX_ga3070395c343da6e051c4ebbcd3185a87}{}\label{group__IOCON__17XX__40XX_ga3070395c343da6e051c4ebbcd3185a87}


Definition at line 142 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!F\+U\+N\+C7@{F\+U\+N\+C7}}
\index{F\+U\+N\+C7@{F\+U\+N\+C7}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{F\+U\+N\+C7}{FUNC7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define F\+U\+N\+C7~0x7				/$\ast$$\ast$ Function 7	$\ast$/}\hypertarget{group__IOCON__17XX__40XX_ga25318daff6c777173bc54d6eeac7cb83}{}\label{group__IOCON__17XX__40XX_ga25318daff6c777173bc54d6eeac7cb83}


Definition at line 143 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN}{IOCON_ADMODE_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+A\+D\+M\+O\+D\+E\+\_\+\+EN~(0x0 $<$$<$ 7)}\hypertarget{group__IOCON__17XX__40XX_ga9a3d4f3e281c382f795b9a769073d4e4}{}\label{group__IOCON__17XX__40XX_ga9a3d4f3e281c382f795b9a769073d4e4}
Enables analog input function (analog pins only) 

Definition at line 93 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN}{IOCON_DAC_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+D\+A\+C\+\_\+\+EN~(0x1 $<$$<$ 16)}\hypertarget{group__IOCON__17XX__40XX_gabb788549592ca772def19f2a8060aa3d}{}\label{group__IOCON__17XX__40XX_gabb788549592ca772def19f2a8060aa3d}
Enables D\+AC function 

Definition at line 100 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN}{IOCON_DIGMODE_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+D\+I\+G\+M\+O\+D\+E\+\_\+\+EN~(0x1 $<$$<$ 7)}\hypertarget{group__IOCON__17XX__40XX_ga516e9d9bc7b1f3aaefd9d09c6ece74d2}{}\label{group__IOCON__17XX__40XX_ga516e9d9bc7b1f3aaefd9d09c6ece74d2}
Enables digital function (analog pins only) 

Definition at line 94 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN}{IOCON_FASTSLEW_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+A\+S\+T\+S\+L\+E\+W\+\_\+\+EN~(0x1 $<$$<$ 9)}\hypertarget{group__IOCON__17XX__40XX_ga478aa0f55e07c89035e36378b2c3780b}{}\label{group__IOCON__17XX__40XX_ga478aa0f55e07c89035e36378b2c3780b}
Enables fast slew 

Definition at line 98 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS@{I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS@{I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}{IOCON_FILT_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS~(0x1 $<$$<$ 8)}\hypertarget{group__IOCON__17XX__40XX_gabebfb8b8646d151bfee9615c75724119}{}\label{group__IOCON__17XX__40XX_gabebfb8b8646d151bfee9615c75724119}
Disables noise pulses filtering (10nS glitch filter) 

Definition at line 95 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0}{IOCON_FUNC0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0~0x0}\hypertarget{group__IOCON__17XX__40XX_gab08f72eae45dd5656aeca24c346c8626}{}\label{group__IOCON__17XX__40XX_gab08f72eae45dd5656aeca24c346c8626}
I\+O\+C\+ON function and mode selection definitions See the User Manual for specific modes and functions supoprted by the various L\+P\+C11xx devices. Functionality can vary per device.\+Selects pin function 0 

Definition at line 73 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1}{IOCON_FUNC1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C1~0x1}\hypertarget{group__IOCON__17XX__40XX_gab6449233bd56957c684b9ad694606e3a}{}\label{group__IOCON__17XX__40XX_gab6449233bd56957c684b9ad694606e3a}
Selects pin function 1 

Definition at line 74 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2}{IOCON_FUNC2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C2~0x2}\hypertarget{group__IOCON__17XX__40XX_ga43ebb7abf055ce2491fbba5ef72f6fc7}{}\label{group__IOCON__17XX__40XX_ga43ebb7abf055ce2491fbba5ef72f6fc7}
Selects pin function 2 

Definition at line 75 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3}{IOCON_FUNC3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C3~0x3}\hypertarget{group__IOCON__17XX__40XX_gace4708e511b3aa9c352600604331bec0}{}\label{group__IOCON__17XX__40XX_gace4708e511b3aa9c352600604331bec0}
Selects pin function 3 

Definition at line 76 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4}{IOCON_FUNC4}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C4~0x4}\hypertarget{group__IOCON__17XX__40XX_gac621b96a2bd1ee57a83ff1af98287a8d}{}\label{group__IOCON__17XX__40XX_gac621b96a2bd1ee57a83ff1af98287a8d}
Selects pin function 4 

Definition at line 83 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5}{IOCON_FUNC5}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C5~0x5}\hypertarget{group__IOCON__17XX__40XX_ga0f9630599f40a3f96a5887c7e65508a9}{}\label{group__IOCON__17XX__40XX_ga0f9630599f40a3f96a5887c7e65508a9}
Selects pin function 5 

Definition at line 84 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6}{IOCON_FUNC6}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C6~0x6}\hypertarget{group__IOCON__17XX__40XX_ga6284e27c6e5df6bc9f37c482e736a1d3}{}\label{group__IOCON__17XX__40XX_ga6284e27c6e5df6bc9f37c482e736a1d3}
Selects pin function 6 

Definition at line 85 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7}}
\index{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7@{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7}{IOCON_FUNC7}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7~0x7}\hypertarget{group__IOCON__17XX__40XX_ga38efe875290e90d2f4185cb0ffe33e03}{}\label{group__IOCON__17XX__40XX_ga38efe875290e90d2f4185cb0ffe33e03}
Selects pin function 7 

Definition at line 86 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN}{IOCON_HIDRIVE_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+H\+I\+D\+R\+I\+V\+E\+\_\+\+EN~(0x1 $<$$<$ 9)}\hypertarget{group__IOCON__17XX__40XX_gadaa6e6eca0d7d555f4f0816aa83dc8f3}{}\label{group__IOCON__17XX__40XX_gadaa6e6eca0d7d555f4f0816aa83dc8f3}
Sink current is 20 mA 

Definition at line 97 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS@{I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS}}
\index{I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS@{I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS}{IOCON_HS_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+H\+S\+\_\+\+D\+IS~(0x1 $<$$<$ 8)}\hypertarget{group__IOCON__17XX__40XX_gab2c8963063faa2ee583ad54750b842fa}{}\label{group__IOCON__17XX__40XX_gab2c8963063faa2ee583ad54750b842fa}
I2C glitch filter and slew rate disabled 

Definition at line 96 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN}{IOCON_HYS_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+H\+Y\+S\+\_\+\+EN~(0x1 $<$$<$ 5)}\hypertarget{group__IOCON__17XX__40XX_gafb7c408ac1f52b7b7e46fde3061fe0b7}{}\label{group__IOCON__17XX__40XX_gafb7c408ac1f52b7b7e46fde3061fe0b7}
Enables hysteresis 

Definition at line 91 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN}{IOCON_INV_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+I\+N\+V\+\_\+\+EN~(0x1 $<$$<$ 6)}\hypertarget{group__IOCON__17XX__40XX_gae1fd1faa316f6c3108b499928f8c9922}{}\label{group__IOCON__17XX__40XX_gae1fd1faa316f6c3108b499928f8c9922}
Enables invert function on input 

Definition at line 92 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}}
\index{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT}{IOCON_MODE_INACT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+A\+CT~(0x0 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_gafc593aafe607c88c52864ecb7586ffe9}{}\label{group__IOCON__17XX__40XX_gafc593aafe607c88c52864ecb7586ffe9}
No addition pin function 

Definition at line 87 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}}
\index{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN}{IOCON_MODE_PULLDOWN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+D\+O\+WN~(0x1 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_ga270261df49234519bfd09e076dfcec6c}{}\label{group__IOCON__17XX__40XX_ga270261df49234519bfd09e076dfcec6c}
Selects pull-\/down function 

Definition at line 88 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}}
\index{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP}{IOCON_MODE_PULLUP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+P\+U\+L\+L\+UP~(0x2 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_gad8fe947d8e7076d6cec01a5b30261141}{}\label{group__IOCON__17XX__40XX_gad8fe947d8e7076d6cec01a5b30261141}
Selects pull-\/up function 

Definition at line 89 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}}
\index{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER@{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER}{IOCON_MODE_REPEATER}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+M\+O\+D\+E\+\_\+\+R\+E\+P\+E\+A\+T\+ER~(0x3 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_ga53d705841cc362c6f43ffc1370d71726}{}\label{group__IOCON__17XX__40XX_ga53d705841cc362c6f43ffc1370d71726}
Selects pin repeater function 

Definition at line 90 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN}}
\index{I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN@{I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN}{IOCON_OPENDRAIN_EN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+O\+C\+O\+N\+\_\+\+O\+P\+E\+N\+D\+R\+A\+I\+N\+\_\+\+EN~(0x1 $<$$<$ 10)}\hypertarget{group__IOCON__17XX__40XX_ga226b54f672e61a7a2d2893d9ef8cbc9c}{}\label{group__IOCON__17XX__40XX_ga226b54f672e61a7a2d2893d9ef8cbc9c}
Enables open-\/drain function 

Definition at line 99 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS@{M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS@{M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS}{MD_ANA_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+A\+N\+A\+\_\+\+D\+IS~(0x1 $<$$<$ 7)}\hypertarget{group__IOCON__17XX__40XX_ga12c40f516d771be23c8521a59e8f37dd}{}\label{group__IOCON__17XX__40XX_ga12c40f516d771be23c8521a59e8f37dd}
Macro to disable analog mode (A\+DC)-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 131 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA@{M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA@{M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA}{MD_ANA_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+A\+N\+A\+\_\+\+E\+NA~(0x0 $<$$<$ 7)}\hypertarget{group__IOCON__17XX__40XX_ga981e8fc7f82693378a8856bea0b435b7}{}\label{group__IOCON__17XX__40XX_ga981e8fc7f82693378a8856bea0b435b7}
Macro to enable analog mode (A\+DC)-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 130 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+B\+UK@{M\+D\+\_\+\+B\+UK}}
\index{M\+D\+\_\+\+B\+UK@{M\+D\+\_\+\+B\+UK}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+B\+UK}{MD_BUK}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+B\+UK~(0x3 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_gaf637c444b0cbcd50aeaa4c4e34fbbd91}{}\label{group__IOCON__17XX__40XX_gaf637c444b0cbcd50aeaa4c4e34fbbd91}


Definition at line 121 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS@{M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS@{M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS}{MD_DAC_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+D\+A\+C\+\_\+\+D\+IS~(0x0 $<$$<$ 16)}\hypertarget{group__IOCON__17XX__40XX_gaec6eb0c4c1101d5c5dc64ef56a5a5588}{}\label{group__IOCON__17XX__40XX_gaec6eb0c4c1101d5c5dc64ef56a5a5588}
Macro to disable D\+A\+C-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 135 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA@{M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA@{M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA}{MD_DAC_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+D\+A\+C\+\_\+\+E\+NA~(0x1 $<$$<$ 16)}\hypertarget{group__IOCON__17XX__40XX_ga6b38cbeca37aeb7bcbf7fc66ba4ec65d}{}\label{group__IOCON__17XX__40XX_ga6b38cbeca37aeb7bcbf7fc66ba4ec65d}
Macro to enable D\+A\+C-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 134 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE@{M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}}
\index{M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE@{M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}{MD_FAST_SLEW_RATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+F\+A\+S\+T\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE~(0x1 $<$$<$ 9)}\hypertarget{group__IOCON__17XX__40XX_ga26dcdaed2ef64f84991cc59ae9370c80}{}\label{group__IOCON__17XX__40XX_ga26dcdaed2ef64f84991cc59ae9370c80}
Macro to enable fast mode, slew rate control is disabled -\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 137 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS@{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS@{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS}{MD_FILT_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+D\+IS~(0x1 $<$$<$ 8)}\hypertarget{group__IOCON__17XX__40XX_gad67d4495f8a8568bdedbaa13aceb2d3d}{}\label{group__IOCON__17XX__40XX_gad67d4495f8a8568bdedbaa13aceb2d3d}
Macro to disable input filter-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 133 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA@{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA@{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA}{MD_FILT_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+F\+I\+L\+T\+\_\+\+E\+NA~(0x0 $<$$<$ 8)}\hypertarget{group__IOCON__17XX__40XX_ga0bbfc0ef84fc75d356d7fd36cd23527e}{}\label{group__IOCON__17XX__40XX_ga0bbfc0ef84fc75d356d7fd36cd23527e}
Macro to enable input filter-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 132 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+H\+D\+\_\+\+D\+IS@{M\+D\+\_\+\+H\+D\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+H\+D\+\_\+\+D\+IS@{M\+D\+\_\+\+H\+D\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+H\+D\+\_\+\+D\+IS}{MD_HD_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+H\+D\+\_\+\+D\+IS~(0x0 $<$$<$ 9)}\hypertarget{group__IOCON__17XX__40XX_ga324ed23a726e0788749899278b0ce61a}{}\label{group__IOCON__17XX__40XX_ga324ed23a726e0788749899278b0ce61a}
Macro to disable high drive output-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 139 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+H\+D\+\_\+\+E\+NA@{M\+D\+\_\+\+H\+D\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+H\+D\+\_\+\+E\+NA@{M\+D\+\_\+\+H\+D\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+H\+D\+\_\+\+E\+NA}{MD_HD_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+H\+D\+\_\+\+E\+NA~(0x1 $<$$<$ 9)}\hypertarget{group__IOCON__17XX__40XX_ga4fb2c193dc83d6b18a8afad131b2e139}{}\label{group__IOCON__17XX__40XX_ga4fb2c193dc83d6b18a8afad131b2e139}
Macro to enable high drive output-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 138 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+H\+S\+\_\+\+D\+IS@{M\+D\+\_\+\+H\+S\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+H\+S\+\_\+\+D\+IS@{M\+D\+\_\+\+H\+S\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+H\+S\+\_\+\+D\+IS}{MD_HS_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+H\+S\+\_\+\+D\+IS~(0x1 $<$$<$ 8)}\hypertarget{group__IOCON__17XX__40XX_gaa9af2984b24150d8c005e2b7c254adbc}{}\label{group__IOCON__17XX__40XX_gaa9af2984b24150d8c005e2b7c254adbc}
Macro to disable I2C 50ns glitch filter and slew rate control-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 129 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+H\+S\+\_\+\+E\+NA@{M\+D\+\_\+\+H\+S\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+H\+S\+\_\+\+E\+NA@{M\+D\+\_\+\+H\+S\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+H\+S\+\_\+\+E\+NA}{MD_HS_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+H\+S\+\_\+\+E\+NA~(0x0 $<$$<$ 8)}\hypertarget{group__IOCON__17XX__40XX_ga95de7405f0be07e5a3c1eac75663b7e4}{}\label{group__IOCON__17XX__40XX_ga95de7405f0be07e5a3c1eac75663b7e4}
Macro to enable I2C 50ns glitch filter and slew rate control-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 128 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS@{M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS@{M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS}{MD_HYS_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+H\+Y\+S\+\_\+\+D\+IS~(0x0 $<$$<$ 5)}\hypertarget{group__IOCON__17XX__40XX_ga7c49147e8696b77ebf4bea2d90474a7f}{}\label{group__IOCON__17XX__40XX_ga7c49147e8696b77ebf4bea2d90474a7f}
Macro to disable hysteresis-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 123 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA@{M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA@{M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA}{MD_HYS_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+H\+Y\+S\+\_\+\+E\+NA~(0x1 $<$$<$ 5)}\hypertarget{group__IOCON__17XX__40XX_gab6a440afbad506dec9b0227f3c82fd73}{}\label{group__IOCON__17XX__40XX_gab6a440afbad506dec9b0227f3c82fd73}
Macro to enable hysteresis-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 122 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS@{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS@{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS}{MD_IINV_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+D\+IS~(0x0 $<$$<$ 6)}\hypertarget{group__IOCON__17XX__40XX_ga3f1345e7ffe3eed8bb0c4b9e456b0df9}{}\label{group__IOCON__17XX__40XX_ga3f1345e7ffe3eed8bb0c4b9e456b0df9}
Macro to disable input inversion-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 125 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA@{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA@{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA}{MD_IINV_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+I\+I\+N\+V\+\_\+\+E\+NA~(0x1 $<$$<$ 6)}\hypertarget{group__IOCON__17XX__40XX_gaeecb9c3d257aaea0fff788e1cdd538bb}{}\label{group__IOCON__17XX__40XX_gaeecb9c3d257aaea0fff788e1cdd538bb}
Macro to enable input inversion-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 124 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+O\+D\+\_\+\+D\+IS@{M\+D\+\_\+\+O\+D\+\_\+\+D\+IS}}
\index{M\+D\+\_\+\+O\+D\+\_\+\+D\+IS@{M\+D\+\_\+\+O\+D\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+O\+D\+\_\+\+D\+IS}{MD_OD_DIS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+O\+D\+\_\+\+D\+IS~(0x0 $<$$<$ 10)}\hypertarget{group__IOCON__17XX__40XX_ga1b2a7926f85c2e7fddf784ed9a692d33}{}\label{group__IOCON__17XX__40XX_ga1b2a7926f85c2e7fddf784ed9a692d33}
Macro to disable simulated open drain mode-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 127 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+O\+D\+\_\+\+E\+NA@{M\+D\+\_\+\+O\+D\+\_\+\+E\+NA}}
\index{M\+D\+\_\+\+O\+D\+\_\+\+E\+NA@{M\+D\+\_\+\+O\+D\+\_\+\+E\+NA}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+O\+D\+\_\+\+E\+NA}{MD_OD_ENA}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+O\+D\+\_\+\+E\+NA~(0x1 $<$$<$ 10)}\hypertarget{group__IOCON__17XX__40XX_ga83e1ce8c76aac6481562dd26b059ae61}{}\label{group__IOCON__17XX__40XX_ga83e1ce8c76aac6481562dd26b059ae61}
Macro to enable simulated open drain mode-\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 126 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+P\+DN@{M\+D\+\_\+\+P\+DN}}
\index{M\+D\+\_\+\+P\+DN@{M\+D\+\_\+\+P\+DN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+DN}{MD_PDN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+DN~(0x1 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_ga27ec0d2ed4901e435240b5e5d68211e7}{}\label{group__IOCON__17XX__40XX_ga27ec0d2ed4901e435240b5e5d68211e7}


Definition at line 119 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+P\+LN@{M\+D\+\_\+\+P\+LN}}
\index{M\+D\+\_\+\+P\+LN@{M\+D\+\_\+\+P\+LN}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+LN}{MD_PLN}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+LN~(0x0 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_gab1595b71147925d9e1b54402d5dd6f9c}{}\label{group__IOCON__17XX__40XX_gab1595b71147925d9e1b54402d5dd6f9c}


Definition at line 118 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+P\+UP@{M\+D\+\_\+\+P\+UP}}
\index{M\+D\+\_\+\+P\+UP@{M\+D\+\_\+\+P\+UP}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+P\+UP}{MD_PUP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+P\+UP~(0x2 $<$$<$ 3)}\hypertarget{group__IOCON__17XX__40XX_ga71356d77e0a6639fec743a8e73f24892}{}\label{group__IOCON__17XX__40XX_ga71356d77e0a6639fec743a8e73f24892}


Definition at line 120 of file iocon\+\_\+17xx\+\_\+40xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE@{M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}}
\index{M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE@{M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE}{MD_STD_SLEW_RATE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define M\+D\+\_\+\+S\+T\+D\+\_\+\+S\+L\+E\+W\+\_\+\+R\+A\+TE~(0x0 $<$$<$ 9)}\hypertarget{group__IOCON__17XX__40XX_ga190b92c2bbf82f91768ad526aaadc441}{}\label{group__IOCON__17XX__40XX_ga190b92c2bbf82f91768ad526aaadc441}
Macro to enable standard mode, slew rate control is enabled -\/ use with Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux 

Definition at line 136 of file iocon\+\_\+17xx\+\_\+40xx.\+h.



\subsection{Function Documentation}
\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init}}
\index{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init(\+L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+T $\ast$p\+I\+O\+C\+O\+N)}{Chip_IOCON_Init(LPC_IOCON_T *pIOCON)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$}]{p\+I\+O\+C\+ON}
\end{DoxyParamCaption}
)}\hypertarget{group__IOCON__17XX__40XX_ga40283d81f5ad91ba8b47647059721c9d}{}\label{group__IOCON__17XX__40XX_ga40283d81f5ad91ba8b47647059721c9d}


Initialize the I\+O\+C\+ON peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+I\+O\+C\+ON} & \+: The base of I\+O\+C\+ON peripheral on the chip \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 151 of file iocon\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 0




Here is the caller graph for this function\+:
% FIG 1


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux}}
\index{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux(\+L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+T $\ast$p\+I\+O\+C\+O\+N, uint8\+\_\+t port, uint8\+\_\+t pin, uint32\+\_\+t mode, uint8\+\_\+t func)}{Chip_IOCON_PinMux(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin, uint32_t mode, uint8_t func)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$}]{p\+I\+O\+C\+ON, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{uint32\+\_\+t}]{mode, }
\item[{uint8\+\_\+t}]{func}
\end{DoxyParamCaption}
)}\hypertarget{group__IOCON__17XX__40XX_gaa2f90b2873cda51e67b3a67d6cc92617}{}\label{group__IOCON__17XX__40XX_gaa2f90b2873cda51e67b3a67d6cc92617}


Setup pin modes and function. 


\begin{DoxyParams}{Parameters}
{\em p\+I\+O\+C\+ON} & \+: The base of I\+O\+C\+ON peripheral on the chip \\
\hline
{\em port} & \+: port number \\
\hline
{\em pin} & \+: gpio pin number \\
\hline
{\em mode} & \+: OR\textquotesingle{}ed values or type I\+O\+C\+O\+N\+\_\+$\ast$ \\
\hline
{\em func} & \+: Pin function, value of type I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C0 to I\+O\+C\+O\+N\+\_\+\+F\+U\+N\+C7 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 251 of file iocon\+\_\+17xx\+\_\+40xx.\+h.



Here is the call graph for this function\+:
% FIG 2




Here is the caller graph for this function\+:
% FIG 3


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set}}
\index{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set(\+L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+T $\ast$p\+I\+O\+C\+O\+N, uint8\+\_\+t port, uint8\+\_\+t pin, uint32\+\_\+t modefunc)}{Chip_IOCON_PinMuxSet(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin, uint32_t modefunc)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Pin\+Mux\+Set (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$}]{p\+I\+O\+C\+ON, }
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{uint32\+\_\+t}]{modefunc}
\end{DoxyParamCaption}
)}\hypertarget{group__IOCON__17XX__40XX_ga5db68254cabb0d4cd4558d81557b77e4}{}\label{group__IOCON__17XX__40XX_ga5db68254cabb0d4cd4558d81557b77e4}


Sets I/O Control pin mux. 


\begin{DoxyParams}{Parameters}
{\em p\+I\+O\+C\+ON} & \+: The base of I\+O\+C\+ON peripheral on the chip \\
\hline
{\em port} & \+: G\+P\+IO port to mux \\
\hline
{\em pin} & \+: G\+P\+IO pin to mux \\
\hline
{\em modefunc} & \+: OR\textquotesingle{}ed values or type I\+O\+C\+O\+N\+\_\+$\ast$ \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 237 of file iocon\+\_\+17xx\+\_\+40xx.\+h.



Here is the caller graph for this function\+:
% FIG 4


\index{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}!Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing}}
\index{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing@{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing}!C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver@{C\+H\+I\+P\+: L\+P\+C17xx/40xx I/\+O configuration driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing(\+L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+\+T $\ast$p\+I\+O\+C\+O\+N, const P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+\+T $\ast$pin\+Array, uint32\+\_\+t array\+Length)}{Chip_IOCON_SetPinMuxing(LPC_IOCON_T *pIOCON, const PINMUX_GRP_T *pinArray, uint32_t arrayLength)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+I\+O\+C\+O\+N\+\_\+\+Set\+Pin\+Muxing (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+I\+O\+C\+O\+N\+\_\+T} $\ast$}]{p\+I\+O\+C\+ON, }
\item[{const {\bf P\+I\+N\+M\+U\+X\+\_\+\+G\+R\+P\+\_\+T} $\ast$}]{pin\+Array, }
\item[{uint32\+\_\+t}]{array\+Length}
\end{DoxyParamCaption}
)}\hypertarget{group__IOCON__17XX__40XX_gad97c96e401016cf296e6d20454f1c522}{}\label{group__IOCON__17XX__40XX_gad97c96e401016cf296e6d20454f1c522}


Set all I/O Control pin muxing. 


\begin{DoxyParams}{Parameters}
{\em p\+I\+O\+C\+ON} & \+: The base of I\+O\+C\+ON peripheral on the chip \\
\hline
{\em pin\+Array} & \+: Pointer to array of pin mux selections \\
\hline
{\em array\+Length} & \+: Number of entries in pin\+Array \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 76 of file iocon\+\_\+17xx\+\_\+40xx.\+c.



Here is the call graph for this function\+:
% FIG 5




Here is the caller graph for this function\+:
% FIG 6


