// Seed: 1803434923
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  output wire id_1;
  logic ["" : -1] id_3;
  wire id_4;
  ;
  assign id_2 = -1'b0;
  assign id_2 = -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd52,
    parameter id_5 = 32'd63
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout logic [7:0] id_4;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  inout wire _id_3;
  inout wire id_2;
  output wire id_1;
  wire _id_5;
  always id_4[id_5<id_5] <= 1;
  wire [id_3  *  id_3 : id_3] id_6;
endmodule
