// Seed: 1650821178
module module_0 ();
  assign id_0 = 1 == 1'b0;
  logic id_1;
  logic id_2;
  type_5(
      1, 1'b0
  );
endmodule
`timescale 1ps / 1ps
