INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/BRANCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRANCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module INST_MEM
INFO: [VRFC 10-311] analyzing module DATA_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/DECODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/FORWARDING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fowarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/NPCMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module npc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/PCADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/REGFILES.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_FILE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/SEG_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/imports/Pipeline-CPU-main/CPU/SL_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/smart/Desktop/code/DeepSleep/wjq/project_2/project_2.srcs/sources_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
