# UART-Protocol-Design-
- Designed and implemented a complete UART system in Verilog, including a baud rate generator, transmitter, and receiver modules.
- Achieved reliable serial communication by transmitting 8-bit data frames with start and stop bits at a baud rate of 9600 bps.

<br>The image attached below is generated based on the testbench code execution. <br>
<br>
<img width="1733" height="860" alt="Screenshot 2026-01-29 004625" src="https://github.com/user-attachments/assets/37f9b727-948b-42e2-a8f5-a6a582d25e70" />
<!-- wrong output , recheck again -->
