m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/intelFPGA/18.1/modelsim_ase/win32aloem
vbitty_riscv
Z0 !s110 1588833449
!i10b 1
!s100 n;;0_=06I=Qma`NF;5Sbj0
I:X=V42z9BfePU4<OVI=k42
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dE:/work/GitHub/bittyCore_RISC-V/rtl/sim
w1588833063
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v
Z3 L0 28
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1588833449.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbitty_riscv_sopc
R0
!i10b 1
!s100 2K]ESGJcGL<fAjZUE=PdF1
I2JJ6FURQ1:^ZGRk5jMkM]0
R1
R2
w1588315354
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_riscv_sopc.v|
!i113 1
R6
R7
vbitty_riscv_sopc_tb
!s110 1588833448
!i10b 1
!s100 I`5MGze5lz52cezR=Z;Ni1
IN?0B09:1jlP=<5b_nG?QV1
R1
R2
Z8 w1588579897
8E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v
R3
R4
r1
!s85 0
31
!s108 1588833448.000000
!s107 E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/sim/bitty_riscv_sopc_tb.v|
!i113 1
R6
R7
vctrl
R0
!i10b 1
!s100 l^bRJ<L:VkBLS[@R9Yj2;3
I]:f7m45o[CTOPZF9^3[C20
R1
R2
w1588833443
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ctrl.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ctrl.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ctrl.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ctrl.v|
!i113 1
R6
R7
vdata_ram
R0
!i10b 1
!s100 bSHWeKD`@ng]cb4]E=>WO3
I^jeUAPB4lGN7V6RE5WSV41
R1
R2
R8
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/data_ram.v|
!i113 1
R6
R7
vex
R0
!i10b 1
!s100 aWYDi=d<dIRO54Smc1B?Q3
IM`nPaP1_gYFWfZ9KWWfI`2
R1
R2
w1588509419
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex.v|
!i113 1
R6
R7
vex_mem
R0
!i10b 1
!s100 MD`zm1mlh0]KmMl0:oohG2
IJl91[nF6OG^jdbO>LUneh2
R1
R2
w1588349514
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/ex_mem.v|
!i113 1
R6
R7
vid
R0
!i10b 1
!s100 of2Jk;CJmXdA:<J;3>hg60
Id`8CkK[m6NPc6B2MbBYcJ2
R1
R2
w1588814379
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id.v|
!i113 1
R6
R7
vid_ex
R0
!i10b 1
!s100 PSo_8`S7W5OkKooJEJAaK1
Ij_=>7Uj<47FjJLEKQBH<n2
R1
R2
w1588496135
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/id_ex.v|
!i113 1
R6
R7
vif_id
R0
!i10b 1
!s100 5Q>4;A>mi`G7WOoGM;IYI0
I=c^DHlf85HffOIYfU]QUm0
R1
R2
w1588496240
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/if_id.v|
!i113 1
R6
R7
vinst_rom
R0
!i10b 1
!s100 <1bJ4BUdR0L?@>8Sd@fGa0
ImBR^5g9KAVB2SINT`BI`L3
R1
R2
R8
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_rom.v|
!i113 1
R6
R7
vmem
R0
!i10b 1
!s100 [`6DV[m>Al>jM<=9PHH?G2
In:YkVzTLzS:jB0inGLK4i1
R1
R2
w1588509010
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v
R3
R4
r1
!s85 0
31
R5
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem.v|
!i113 1
R6
R7
vmem_wb
Z9 !s110 1588833450
!i10b 1
!s100 I^hcgNEH>m:U9MYA^GSK>0
I;1Ci<:T@_L4@^GA9SF@fC2
R1
R2
w1587480203
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v
R3
R4
r1
!s85 0
31
Z10 !s108 1588833450.000000
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/mem_wb.v|
!i113 1
R6
R7
vpc_reg
R9
!i10b 1
!s100 d2FlIJR:<lWODb2g;L^8A2
I]5MBUR@TXDU82`[3>BSZP3
R1
R2
w1588496318
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
R3
R4
r1
!s85 0
31
R10
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v|
!i113 1
R6
R7
vregsfile
R9
!i10b 1
!s100 5VOIFfB9IH58zEF`_;[D>1
I:je5DJb3W^D1gDmBlLn820
R1
R2
w1588316727
8E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
FE:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v
R3
R4
r1
!s85 0
31
R10
!s107 E:\work\GitHub\bittyCore_RISC-V\rtl\core\bitty_defs.v|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|E:/work/GitHub/bittyCore_RISC-V/rtl/core/regsfile.v|
!i113 1
R6
R7
