# read design
read_verilog Byte_un_striping_cond.v

# elaborate design hierarchy
hierarchy -check -top Byte_un_striping_cond

# the high-level stuff
proc; opt; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# mapping flip-flops to cmos.lib
dfflibmap -liberty cmos.lib

# mapping logic to cmos.lib
abc -liberty cmos.lib

# cleanup
clean

# write synthesized design
write_verilog Byte_un_striping_estr.v
