INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_112_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/MMCM_112/MMCM_112.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_112
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_256_32bit/sim/ROM_256_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_256_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_16bit/sim/BRAM_512_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_512_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_512_32bit/sim/BRAM_512_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_512_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_32_16bit/sim/ROM_32_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_32_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/FIFO_32bit/sim/FIFO_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/BRAM_2048_8bit/sim/BRAM_2048_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BRAM_2048_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_4/sim/ROM_1024_16bit_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_3/sim/ROM_1024_16bit_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_2/sim/ROM_1024_16bit_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_1/sim/ROM_1024_16bit_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_0/sim/ROM_1024_16bit_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/ROM_1024_16bit_5/sim/ROM_1024_16bit_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_1024_16bit_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_2048_16bit/sim/RAM_2048_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_2048_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.srcs/sources_1/ip/RAM_4096_8bit/sim/RAM_4096_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_4096_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hhartmann/Documents/GitHub/WAV_Player/05_FPGA/Arty-S7/WAV_Player/WAV_Player.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
