pp	,	V_8
get_resources	,	V_156
dw_handle_msi_irq	,	F_6
err_rst_axi_m_sticky	,	V_93
slave_bus	,	V_53
PCI_CLASS_BRIDGE_PCI	,	V_145
err_clk_core	,	V_38
devm_phy_optional_get	,	F_66
err_clk_aux	,	V_97
err_slave	,	V_59
post_init	,	V_137
axi_m_vmid_reset	,	V_82
qcom_pcie_host_init	,	F_50
dev	,	V_21
"elbi"	,	L_70
dw_pcie	,	V_9
iface_clk	,	V_25
"axi_s"	,	L_39
err_rst_pipe_sticky	,	V_91
PCI_CLASS_REVISION	,	V_144
PCIE20_PARF_PHY_REFCLK	,	V_42
vdda_refclk	,	V_24
ARRAY_SIZE	,	F_44
"pciephy"	,	L_71
v1_0_0	,	V_49
cfg_clk	,	V_67
"core"	,	L_5
qcom_pcie_msi_irq_handler	,	F_5
qcom_pcie	,	V_1
"msi"	,	L_72
size	,	V_143
"cannot deassert axi master reset\n"	,	L_58
reset_control_deassert	,	F_28
qcom_pcie_init_2_4_0	,	F_42
GFP_KERNEL	,	V_150
device	,	V_20
"qcom-pcie-msi"	,	L_73
"sleep"	,	L_63
qcom_pcie_get_resources_1_0_0	,	F_30
"reset #%d assert failed (%d)\n"	,	L_64
qcom_pcie_post_init_2_3_2	,	F_39
"vdda"	,	L_1
PCIE_CAP_LINK1_VAL	,	V_125
dbi_base	,	V_44
usleep_range	,	F_3
devm_regulator_get	,	F_14
"axi_m_vmid"	,	L_40
pcie_port	,	V_7
ltssm_enable	,	V_12
"cannot deassert phy reset\n"	,	L_19
rst	,	V_107
PCI_EXP_LNKSTA_DLLLA	,	V_133
arg	,	V_6
where	,	V_142
"cannot prepare/enable slave_bus clock\n"	,	L_29
"cannot assert phy ahb reset\n"	,	L_52
PCIE20_v3_PARF_SLV_ADDR_SPACE_SIZE	,	V_111
devm_ioremap_resource	,	F_64
PCIE20_ELBI_SYS_CTRL	,	V_15
phy_clk	,	V_27
"cannot deassert core reset\n"	,	L_26
PCIE20_PARF_Q2A_FLUSH	,	V_120
qcom_ep_reset_assert	,	F_1
irq	,	V_5
i	,	V_102
err_vdda_phy	,	V_35
qcom_pcie_resources_1_0_0	,	V_48
qcom_pcie_init_2_3_3	,	F_47
qcom_pcie_init_2_3_2	,	F_38
L23_CLK_RMV_DIS	,	V_118
"cannot prepare/enable core clock\n"	,	L_17
pcie	,	V_2
dw_pcie_setup_rc	,	F_54
CFG_REMOTE_RD_REQ_BRIDGE_SIZE_2K	,	V_43
platform_device	,	V_147
"axi"	,	L_8
PCIE_CAP_CPL_TIMEOUT_DISABLE	,	V_129
"cannot prepare/enable iface clock\n"	,	L_15
DBI_RO_WR_EN	,	V_123
aux_clk	,	V_66
to_qcom_pcie	,	F_52
"cannot deassert axi master sticky reset\n"	,	L_59
to_dw_pcie_from_pp	,	F_51
"cannot prepare/enable aux clock\n"	,	L_27
"cannot assert axi master sticky reset\n"	,	L_53
PCIE20_MISC_CONTROL_1_REG	,	V_124
"vdda_refclk"	,	L_3
PCIE20_CAP_ACTIVE_STATE_LINK_PM_SUPPORT	,	V_128
reset_control_assert	,	F_21
axi_m_reset	,	V_79
ret	,	V_33
"cannot assert power reset\n"	,	L_54
res	,	V_18
"axi_m"	,	L_38
err_deinit	,	V_136
PTR_ERR_OR_ZERO	,	F_19
PCIE20_PARF_SYS_CTRL	,	V_74
qcom_pcie_init_1_0_0	,	F_32
v2_3_2	,	V_65
slave_clk	,	V_69
v2_3_3	,	V_101
PCIE20_CAP_LINK_CAPABILITIES	,	V_127
core_clk	,	V_26
"cannot deassert axi slave reset\n"	,	L_60
ops	,	V_11
"iface"	,	L_4
PCIE20_PARF_MHI_CLOCK_RESET_CTRL	,	V_75
err_refclk	,	V_34
"cannot assert axi slave reset\n"	,	L_48
qcom_pcie_rd_own_conf	,	F_57
err_assert_ahb	,	V_36
aux	,	V_51
qcom_pcie_get_resources_2_4_0	,	F_40
err_master	,	V_58
phy_power_off	,	F_56
dw_pcie_msi_init	,	F_55
dev_err	,	F_26
axi_m_clk	,	V_104
"cannot assert pipe sticky reset\n"	,	L_50
"bus_slave"	,	L_32
"vdda_phy"	,	L_2
"cannot deassert pipe sticky reset\n"	,	L_57
parf_reset	,	V_84
pci	,	V_10
gpiod_set_value_cansleep	,	F_2
"slave_bus"	,	L_25
"cannot assert axi master reset\n"	,	L_47
pipe_clk	,	V_70
"cannot prepare/enable slave clock\n"	,	L_36
devm_clk_get	,	F_17
"cannot prepare/enable phy clock\n"	,	L_16
dw_pcie_wait_for_link	,	F_9
clk_disable_unprepare	,	F_22
v2_4_0	,	V_78
BIT	,	F_29
qcom_pcie_dw_ops	,	V_158
qcom_pcie_deinit_2_1_0	,	F_20
devm_gpiod_get_optional	,	F_62
"dbi"	,	L_69
err_clk_ahb	,	V_109
regulator_enable	,	F_25
phy_init	,	F_69
elbi	,	V_14
ENOMEM	,	V_151
"cannot assert ahb reset\n"	,	L_14
"cannot deassert por reset\n"	,	L_21
PCIE20_CAP	,	V_131
CORE_CLK_CGC_DIS	,	V_116
PCIE20_PARF_LTSSM	,	V_63
qcom_pcie_2_1_0_ltssm_enable	,	F_10
qcom_pcie_get_resources_2_3_2	,	F_35
err_cfg_clk	,	V_71
qcom_pcie_get_resources_2_3_3	,	F_43
"aux"	,	L_23
err_iface	,	V_57
"reset #%d deassert failed (%d)\n"	,	L_65
vdda_phy	,	V_23
"cannot enable vdda_refclk regulator\n"	,	L_12
post_deinit	,	V_140
"cannot enable vdda_phy regulator\n"	,	L_13
"cannot assert pipe reset\n"	,	L_49
v2_1_0	,	V_19
err_res	,	V_55
rst_names	,	V_103
"cannot prepare/enable axi slave clock\n"	,	L_66
"pipe_sticky"	,	L_44
phy_ahb_reset	,	V_88
qcom_pcie_resources_2_1_0	,	V_17
"cannot initialize host\n"	,	L_75
err_rst_ahb	,	V_96
CMD_BME_VAL	,	V_121
val	,	V_13
init	,	V_134
err_clk_iface	,	V_108
regulator_disable	,	F_23
"cannot deassert pci reset\n"	,	L_20
PCIE20_PARF_PHY_CTRL	,	V_41
of_device_get_match_data	,	F_61
qcom_pcie_establish_link	,	F_7
"perst"	,	L_68
"pipe"	,	L_33
qcom_pcie_deinit_2_4_0	,	F_41
ahb_reset	,	V_30
"cannot deassert axi reset\n"	,	L_22
IRQF_NO_THREAD	,	V_161
reset	,	V_3
err_aux	,	V_56
"cannot prepare/enable ahb clock\n"	,	L_67
"pci"	,	L_7
"por"	,	L_10
PCIE20_PARF_DBI_BASE_ADDR	,	V_60
CONFIG_PCI_MSI	,	V_61
"pwr"	,	L_45
"cannot prepare/enable master_bus clock\n"	,	L_28
PCIE20_DEVICE_CONTROL2_STATUS2	,	V_130
root_bus_nr	,	V_157
err_clk_phy	,	V_37
"cannot assert phy reset\n"	,	L_51
dw_pcie_host_init	,	F_71
master_bus	,	V_52
PCIE20_PARF_AXI_MSTR_WR_ADDR_HALT_V2	,	V_76
u16	,	T_3
PCI_EXP_LNKSTA	,	V_132
clk_prepare_enable	,	F_27
"cannot prepare/enable cfg clock\n"	,	L_34
pipe_reset	,	V_81
qcom_pcie_ops	,	V_153
axi_m_sticky_reset	,	V_85
err	,	V_139
"cannot prepare/enable master clock\n"	,	L_35
platform_get_irq_byname	,	F_67
devm_reset_control_get_exclusive	,	F_18
SLV_ACLK_CGC_DIS	,	V_115
PCIE20_ELBI_SYS_CTRL_LT_ENABLE	,	V_16
"cfg"	,	L_30
axi_s_clk	,	V_105
qcom_pcie_deinit_2_3_2	,	F_36
qcom_pcie_deinit_2_3_3	,	F_46
deinit	,	V_141
SLV_ADDR_SPACE_SZ	,	V_110
phy	,	V_135
"phy_ahb"	,	L_46
qcom_pcie_link_up	,	F_48
"ahb"	,	L_9
PCIE20_PARF_AXI_MSTR_WR_ADDR_HALT	,	V_62
IS_ENABLED	,	F_33
err_clk_axi_m	,	V_98
"cannot deassert ahb reset\n"	,	L_18
PERST_DELAY_US	,	V_4
qcom_pcie_get_resources_2_1_0	,	F_13
err_clk_axi_s	,	V_99
pdev	,	V_148
err_master_clk	,	V_72
msi_irq	,	V_159
u32	,	T_2
PCIE20_AXI_MSTR_RESP_COMP_CTRL1	,	V_47
err_slave_clk	,	V_73
err_deassert_ahb	,	V_39
PCIE20_AXI_MSTR_RESP_COMP_CTRL0	,	V_45
axi_reset	,	V_29
err_disable_phy	,	V_138
qcom_pcie_resources_2_3_2	,	V_64
MSTR_ACLK_CGC_DIS	,	V_114
"cannot deassert power reset\n"	,	L_61
qcom_pcie_resources_2_3_3	,	V_100
vdda	,	V_22
pipe_sticky_reset	,	V_86
pci_reset	,	V_28
"master_bus"	,	L_24
resource	,	V_149
"parf"	,	L_42
PCIE20_CAP_LINK_1	,	V_126
PTR_ERR	,	F_16
err_rst_pipe	,	V_90
axi_s_xpu_reset	,	V_83
iface	,	V_50
core	,	V_54
qcom_pcie_post_deinit_2_3_2	,	F_37
qcom_ep_reset_deassert	,	F_4
CFG_BRIDGE_SB_INIT	,	V_46
qcom_pcie_deinit_1_0_0	,	F_31
ahb_clk	,	V_106
L1_CLK_RMV_DIS	,	V_119
dw_pcie_ops	,	V_152
master_clk	,	V_68
devm_pci_remap_cfg_resource	,	F_65
err_rst_axi_m	,	V_92
phy_power_on	,	F_53
platform_set_drvdata	,	F_70
devm_kzalloc	,	F_60
"cannot deassert pipe reset\n"	,	L_56
"axi_s_xpu"	,	L_41
err_rst_axi_s	,	V_94
"bus_master"	,	L_31
SLV_WAKEUP_EN	,	V_113
por_reset	,	V_31
"sticky"	,	L_62
"axi_m_sticky"	,	L_43
err_rst_pwr	,	V_95
devm_reset_control_get	,	F_45
parf	,	V_40
readw	,	F_49
"cannot deassert phy ahb reset\n"	,	L_55
MST_WAKEUP_EN	,	V_112
IRQF_SHARED	,	V_160
"cannot enable vdda regulator\n"	,	L_11
qcom_pcie_resources_2_4_0	,	V_77
qcom_pcie_probe	,	F_59
IORESOURCE_MEM	,	V_155
phy_reset	,	V_32
readl	,	F_11
axi_s_reset	,	V_80
qcom_pcie_2_3_2_ltssm_enable	,	F_34
writel	,	F_12
AUX_PWR_DET	,	V_117
GPIOD_OUT_LOW	,	V_154
platform_get_resource_byname	,	F_63
irqreturn_t	,	T_1
dw_pcie_read	,	F_58
pwr_reset	,	V_87
PCIE20_COMMAND_STATUS	,	V_122
dw_pcie_link_up	,	F_8
"phy"	,	L_6
err_rst_phy	,	V_89
"cannot request msi irq\n"	,	L_74
PCIBIOS_SUCCESSFUL	,	V_146
qcom_pcie_init_2_1_0	,	F_24
"cannot prepare/enable pipe clock\n"	,	L_37
IS_ERR	,	F_15
devm_request_irq	,	F_68
