# RVXcellerate
single cycle risc-v core implementation