// Seed: 1902484979
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  input id_15;
  input id_14;
  output id_13;
  input id_12;
  inout id_11;
  input id_10;
  inout id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  type_21(
      id_12, 1
  );
  assign id_3 = 1'b0;
  logic id_16;
  type_23(
      id_13 == 1, id_12, 1'b0
  );
  reg id_17 = id_8;
  always @(posedge 1) id_18();
  assign id_2 = 1 ? id_6 : id_14;
  assign id_8 = id_6 == 1 - 1;
  logic id_19;
  logic id_20 = 1'h0;
  always @(id_1 or negedge id_1) begin
    id_17 <= id_17;
  end
endmodule
