{"top":"global.Ring4_0001",
"namespaces":{
  "global":{
    "modules":{
      "DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "DFF_init1_has_ceFalse_has_resetFalse_has_async_resetFalse":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h1"]}
          }
        },
        "connections":[
          ["self.CLK","inst0.clk"],
          ["self.I","inst0.in.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "Ring4_0001":{
        "type":["Record",[
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init1_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceFalse_has_resetFalse_has_async_resetFalse"
          }
        },
        "connections":[
          ["self.CLK","inst0.CLK"],
          ["inst3.O","inst0.I"],
          ["inst1.I","inst0.O"],
          ["self.O.0","inst0.O"],
          ["self.CLK","inst1.CLK"],
          ["inst2.I","inst1.O"],
          ["self.O.1","inst1.O"],
          ["self.CLK","inst2.CLK"],
          ["inst3.I","inst2.O"],
          ["self.O.2","inst2.O"],
          ["self.CLK","inst3.CLK"],
          ["self.O.3","inst3.O"]
        ]
      }
    }
  }
}
}