// Seed: 538365197
module module_0;
  reg id_2 = 1;
  assign id_1 = 1;
  always @(posedge id_1 or posedge id_2) begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    output tri id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    output uwire id_8,
    output supply0 id_9,
    output uwire id_10,
    output wand id_11,
    output supply0 id_12,
    input supply0 id_13
    , id_20,
    output supply1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input tri id_17,
    output tri id_18
);
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_22 = id_20;
endmodule
