<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rv770.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rv770.c<span style="font-size: 80%;"> (source / <a href="rv770.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">835</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">25</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      32 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      33 </span>            : #include &quot;rv770d.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;avivod.h&quot;
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : #define R700_PFP_UCODE_SIZE 848
<span class="lineNum">      38 </span>            : #define R700_PM4_UCODE_SIZE 1360
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span>            : static void rv770_gpu_init(struct radeon_device *rdev);
<span class="lineNum">      41 </span>            : void rv770_fini(struct radeon_device *rdev);
<span class="lineNum">      42 </span>            : static void rv770_pcie_gen2_enable(struct radeon_device *rdev);
<a name="43"><span class="lineNum">      43 </span>            : int evergreen_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk);</a>
<span class="lineNum">      44 </span>            : 
<span class="lineNum">      45 </span><span class="lineNoCov">          0 : int rv770_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk)</span>
<span class="lineNum">      46 </span>            : {
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :         unsigned fb_div = 0, vclk_div = 0, dclk_div = 0;</span>
<span class="lineNum">      48 </span>            :         int r;
<span class="lineNum">      49 </span>            : 
<span class="lineNum">      50 </span>            :         /* RV740 uses evergreen uvd clk programming */
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV740)</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 return evergreen_set_uvd_clocks(rdev, vclk, dclk);</span>
<span class="lineNum">      53 </span>            : 
<span class="lineNum">      54 </span>            :         /* bypass vclk and dclk with bclk */
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">      56 </span>            :                  VCLK_SRC_SEL(1) | DCLK_SRC_SEL(1),
<span class="lineNum">      57 </span>            :                  ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         if (!vclk || !dclk) {</span>
<span class="lineNum">      60 </span>            :                 /* keep the Bypass mode, put PLL to sleep */
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_SLEEP_MASK, ~UPLL_SLEEP_MASK);</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">      63 </span>            :         }
<span class="lineNum">      64 </span>            : 
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :         r = radeon_uvd_calc_upll_dividers(rdev, vclk, dclk, 50000, 160000,</span>
<span class="lineNum">      66 </span>            :                                           43663, 0x03FFFFFE, 1, 30, ~0,
<span class="lineNum">      67 </span>            :                                           &amp;fb_div, &amp;vclk_div, &amp;dclk_div);
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">      70 </span>            : 
<span class="lineNum">      71 </span><span class="lineNoCov">          0 :         fb_div |= 1;</span>
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         vclk_div -= 1;</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :         dclk_div -= 1;</span>
<span class="lineNum">      74 </span>            : 
<span class="lineNum">      75 </span>            :         /* set UPLL_FB_DIV to 0x50000 */
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(0x50000), ~UPLL_FB_DIV_MASK);</span>
<span class="lineNum">      77 </span>            : 
<span class="lineNum">      78 </span>            :         /* deassert UPLL_RESET and UPLL_SLEEP */
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~(UPLL_RESET_MASK | UPLL_SLEEP_MASK));</span>
<span class="lineNum">      80 </span>            : 
<span class="lineNum">      81 </span>            :         /* assert BYPASS EN and FB_DIV[0] &lt;- ??? why? */
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_BYPASS_EN_MASK, ~UPLL_BYPASS_EN_MASK);</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(1), ~UPLL_FB_DIV(1));</span>
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         r = radeon_uvd_send_upll_ctlreq(rdev, CG_UPLL_FUNC_CNTL);</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span>            :         /* assert PLL_RESET */
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_RESET_MASK, ~UPLL_RESET_MASK);</span>
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span>            :         /* set the required FB_DIV, REF_DIV, Post divder values */
<span class="lineNum">      93 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_REF_DIV(1), ~UPLL_REF_DIV_MASK);</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">      95 </span>            :                  UPLL_SW_HILEN(vclk_div &gt;&gt; 1) |
<span class="lineNum">      96 </span>            :                  UPLL_SW_LOLEN((vclk_div &gt;&gt; 1) + (vclk_div &amp; 1)) |
<span class="lineNum">      97 </span>            :                  UPLL_SW_HILEN2(dclk_div &gt;&gt; 1) |
<span class="lineNum">      98 </span>            :                  UPLL_SW_LOLEN2((dclk_div &gt;&gt; 1) + (dclk_div &amp; 1)),
<span class="lineNum">      99 </span>            :                  ~UPLL_SW_MASK);
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_3, UPLL_FB_DIV(fb_div),</span>
<span class="lineNum">     102 </span>            :                  ~UPLL_FB_DIV_MASK);
<span class="lineNum">     103 </span>            : 
<span class="lineNum">     104 </span>            :         /* give the PLL some time to settle */
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            :         /* deassert PLL_RESET */
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK);</span>
<span class="lineNum">     109 </span>            : 
<span class="lineNum">     110 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">     111 </span>            : 
<span class="lineNum">     112 </span>            :         /* deassert BYPASS EN and FB_DIV[0] &lt;- ??? why? */
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_BYPASS_EN_MASK);</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_3, 0, ~UPLL_FB_DIV(1));</span>
<span class="lineNum">     115 </span>            : 
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         r = radeon_uvd_send_upll_ctlreq(rdev, CG_UPLL_FUNC_CNTL);</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     119 </span>            : 
<span class="lineNum">     120 </span>            :         /* switch VCLK and DCLK selection */
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">     122 </span>            :                  VCLK_SRC_SEL(2) | DCLK_SRC_SEL(2),
<span class="lineNum">     123 </span>            :                  ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         mdelay(100);</span>
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     129 </span>            : 
<span class="lineNum">     130 </span>            : static const u32 r7xx_golden_registers[] =
<span class="lineNum">     131 </span>            : {
<span class="lineNum">     132 </span>            :         0x8d00, 0xffffffff, 0x0e0e0074,
<span class="lineNum">     133 </span>            :         0x8d04, 0xffffffff, 0x013a2b34,
<span class="lineNum">     134 </span>            :         0x9508, 0xffffffff, 0x00000002,
<span class="lineNum">     135 </span>            :         0x8b20, 0xffffffff, 0,
<span class="lineNum">     136 </span>            :         0x88c4, 0xffffffff, 0x000000c2,
<span class="lineNum">     137 </span>            :         0x28350, 0xffffffff, 0,
<span class="lineNum">     138 </span>            :         0x9058, 0xffffffff, 0x0fffc40f,
<span class="lineNum">     139 </span>            :         0x240c, 0xffffffff, 0x00000380,
<span class="lineNum">     140 </span>            :         0x733c, 0xffffffff, 0x00000002,
<span class="lineNum">     141 </span>            :         0x2650, 0x00040000, 0,
<span class="lineNum">     142 </span>            :         0x20bc, 0x00040000, 0,
<span class="lineNum">     143 </span>            :         0x7300, 0xffffffff, 0x001000f0
<span class="lineNum">     144 </span>            : };
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span>            : static const u32 r7xx_golden_dyn_gpr_registers[] =
<span class="lineNum">     147 </span>            : {
<span class="lineNum">     148 </span>            :         0x8db0, 0xffffffff, 0x98989898,
<span class="lineNum">     149 </span>            :         0x8db4, 0xffffffff, 0x98989898,
<span class="lineNum">     150 </span>            :         0x8db8, 0xffffffff, 0x98989898,
<span class="lineNum">     151 </span>            :         0x8dbc, 0xffffffff, 0x98989898,
<span class="lineNum">     152 </span>            :         0x8dc0, 0xffffffff, 0x98989898,
<span class="lineNum">     153 </span>            :         0x8dc4, 0xffffffff, 0x98989898,
<span class="lineNum">     154 </span>            :         0x8dc8, 0xffffffff, 0x98989898,
<span class="lineNum">     155 </span>            :         0x8dcc, 0xffffffff, 0x98989898,
<span class="lineNum">     156 </span>            :         0x88c4, 0xffffffff, 0x00000082
<span class="lineNum">     157 </span>            : };
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span>            : static const u32 rv770_golden_registers[] =
<span class="lineNum">     160 </span>            : {
<span class="lineNum">     161 </span>            :         0x562c, 0xffffffff, 0,
<span class="lineNum">     162 </span>            :         0x3f90, 0xffffffff, 0,
<span class="lineNum">     163 </span>            :         0x9148, 0xffffffff, 0,
<span class="lineNum">     164 </span>            :         0x3f94, 0xffffffff, 0,
<span class="lineNum">     165 </span>            :         0x914c, 0xffffffff, 0,
<span class="lineNum">     166 </span>            :         0x9698, 0x18000000, 0x18000000
<span class="lineNum">     167 </span>            : };
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span>            : static const u32 rv770ce_golden_registers[] =
<span class="lineNum">     170 </span>            : {
<span class="lineNum">     171 </span>            :         0x562c, 0xffffffff, 0,
<span class="lineNum">     172 </span>            :         0x3f90, 0xffffffff, 0x00cc0000,
<span class="lineNum">     173 </span>            :         0x9148, 0xffffffff, 0x00cc0000,
<span class="lineNum">     174 </span>            :         0x3f94, 0xffffffff, 0x00cc0000,
<span class="lineNum">     175 </span>            :         0x914c, 0xffffffff, 0x00cc0000,
<span class="lineNum">     176 </span>            :         0x9b7c, 0xffffffff, 0x00fa0000,
<span class="lineNum">     177 </span>            :         0x3f8c, 0xffffffff, 0x00fa0000,
<span class="lineNum">     178 </span>            :         0x9698, 0x18000000, 0x18000000
<span class="lineNum">     179 </span>            : };
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span>            : static const u32 rv770_mgcg_init[] =
<span class="lineNum">     182 </span>            : {
<span class="lineNum">     183 </span>            :         0x8bcc, 0xffffffff, 0x130300f9,
<span class="lineNum">     184 </span>            :         0x5448, 0xffffffff, 0x100,
<span class="lineNum">     185 </span>            :         0x55e4, 0xffffffff, 0x100,
<span class="lineNum">     186 </span>            :         0x160c, 0xffffffff, 0x100,
<span class="lineNum">     187 </span>            :         0x5644, 0xffffffff, 0x100,
<span class="lineNum">     188 </span>            :         0xc164, 0xffffffff, 0x100,
<span class="lineNum">     189 </span>            :         0x8a18, 0xffffffff, 0x100,
<span class="lineNum">     190 </span>            :         0x897c, 0xffffffff, 0x8000100,
<span class="lineNum">     191 </span>            :         0x8b28, 0xffffffff, 0x3c000100,
<span class="lineNum">     192 </span>            :         0x9144, 0xffffffff, 0x100,
<span class="lineNum">     193 </span>            :         0x9a1c, 0xffffffff, 0x10000,
<span class="lineNum">     194 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     195 </span>            :         0x9a1c, 0xffffffff, 0x10001,
<span class="lineNum">     196 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     197 </span>            :         0x9a1c, 0xffffffff, 0x10002,
<span class="lineNum">     198 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     199 </span>            :         0x9a1c, 0xffffffff, 0x10003,
<span class="lineNum">     200 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     201 </span>            :         0x9a1c, 0xffffffff, 0x0,
<span class="lineNum">     202 </span>            :         0x9870, 0xffffffff, 0x100,
<span class="lineNum">     203 </span>            :         0x8d58, 0xffffffff, 0x100,
<span class="lineNum">     204 </span>            :         0x9500, 0xffffffff, 0x0,
<span class="lineNum">     205 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     206 </span>            :         0x9500, 0xffffffff, 0x1,
<span class="lineNum">     207 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     208 </span>            :         0x9500, 0xffffffff, 0x2,
<span class="lineNum">     209 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     210 </span>            :         0x9500, 0xffffffff, 0x3,
<span class="lineNum">     211 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     212 </span>            :         0x9500, 0xffffffff, 0x4,
<span class="lineNum">     213 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     214 </span>            :         0x9500, 0xffffffff, 0x5,
<span class="lineNum">     215 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     216 </span>            :         0x9500, 0xffffffff, 0x6,
<span class="lineNum">     217 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     218 </span>            :         0x9500, 0xffffffff, 0x7,
<span class="lineNum">     219 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     220 </span>            :         0x9500, 0xffffffff, 0x8,
<span class="lineNum">     221 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     222 </span>            :         0x9500, 0xffffffff, 0x9,
<span class="lineNum">     223 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     224 </span>            :         0x9500, 0xffffffff, 0x8000,
<span class="lineNum">     225 </span>            :         0x9490, 0xffffffff, 0x0,
<span class="lineNum">     226 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     227 </span>            :         0x9490, 0xffffffff, 0x1,
<span class="lineNum">     228 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     229 </span>            :         0x9490, 0xffffffff, 0x2,
<span class="lineNum">     230 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     231 </span>            :         0x9490, 0xffffffff, 0x3,
<span class="lineNum">     232 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     233 </span>            :         0x9490, 0xffffffff, 0x4,
<span class="lineNum">     234 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     235 </span>            :         0x9490, 0xffffffff, 0x5,
<span class="lineNum">     236 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     237 </span>            :         0x9490, 0xffffffff, 0x6,
<span class="lineNum">     238 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     239 </span>            :         0x9490, 0xffffffff, 0x7,
<span class="lineNum">     240 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     241 </span>            :         0x9490, 0xffffffff, 0x8,
<span class="lineNum">     242 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     243 </span>            :         0x9490, 0xffffffff, 0x9,
<span class="lineNum">     244 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     245 </span>            :         0x9490, 0xffffffff, 0x8000,
<span class="lineNum">     246 </span>            :         0x9604, 0xffffffff, 0x0,
<span class="lineNum">     247 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     248 </span>            :         0x9604, 0xffffffff, 0x1,
<span class="lineNum">     249 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     250 </span>            :         0x9604, 0xffffffff, 0x2,
<span class="lineNum">     251 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     252 </span>            :         0x9604, 0xffffffff, 0x3,
<span class="lineNum">     253 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     254 </span>            :         0x9604, 0xffffffff, 0x4,
<span class="lineNum">     255 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     256 </span>            :         0x9604, 0xffffffff, 0x5,
<span class="lineNum">     257 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     258 </span>            :         0x9604, 0xffffffff, 0x6,
<span class="lineNum">     259 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     260 </span>            :         0x9604, 0xffffffff, 0x7,
<span class="lineNum">     261 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     262 </span>            :         0x9604, 0xffffffff, 0x8,
<span class="lineNum">     263 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     264 </span>            :         0x9604, 0xffffffff, 0x9,
<span class="lineNum">     265 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     266 </span>            :         0x9604, 0xffffffff, 0x80000000,
<span class="lineNum">     267 </span>            :         0x9030, 0xffffffff, 0x100,
<span class="lineNum">     268 </span>            :         0x9034, 0xffffffff, 0x100,
<span class="lineNum">     269 </span>            :         0x9038, 0xffffffff, 0x100,
<span class="lineNum">     270 </span>            :         0x903c, 0xffffffff, 0x100,
<span class="lineNum">     271 </span>            :         0x9040, 0xffffffff, 0x100,
<span class="lineNum">     272 </span>            :         0xa200, 0xffffffff, 0x100,
<span class="lineNum">     273 </span>            :         0xa204, 0xffffffff, 0x100,
<span class="lineNum">     274 </span>            :         0xa208, 0xffffffff, 0x100,
<span class="lineNum">     275 </span>            :         0xa20c, 0xffffffff, 0x100,
<span class="lineNum">     276 </span>            :         0x971c, 0xffffffff, 0x100,
<span class="lineNum">     277 </span>            :         0x915c, 0xffffffff, 0x00020001,
<span class="lineNum">     278 </span>            :         0x9160, 0xffffffff, 0x00040003,
<span class="lineNum">     279 </span>            :         0x916c, 0xffffffff, 0x00060005,
<span class="lineNum">     280 </span>            :         0x9170, 0xffffffff, 0x00080007,
<span class="lineNum">     281 </span>            :         0x9174, 0xffffffff, 0x000a0009,
<span class="lineNum">     282 </span>            :         0x9178, 0xffffffff, 0x000c000b,
<span class="lineNum">     283 </span>            :         0x917c, 0xffffffff, 0x000e000d,
<span class="lineNum">     284 </span>            :         0x9180, 0xffffffff, 0x0010000f,
<span class="lineNum">     285 </span>            :         0x918c, 0xffffffff, 0x00120011,
<span class="lineNum">     286 </span>            :         0x9190, 0xffffffff, 0x00140013,
<span class="lineNum">     287 </span>            :         0x9194, 0xffffffff, 0x00020001,
<span class="lineNum">     288 </span>            :         0x9198, 0xffffffff, 0x00040003,
<span class="lineNum">     289 </span>            :         0x919c, 0xffffffff, 0x00060005,
<span class="lineNum">     290 </span>            :         0x91a8, 0xffffffff, 0x00080007,
<span class="lineNum">     291 </span>            :         0x91ac, 0xffffffff, 0x000a0009,
<span class="lineNum">     292 </span>            :         0x91b0, 0xffffffff, 0x000c000b,
<span class="lineNum">     293 </span>            :         0x91b4, 0xffffffff, 0x000e000d,
<span class="lineNum">     294 </span>            :         0x91b8, 0xffffffff, 0x0010000f,
<span class="lineNum">     295 </span>            :         0x91c4, 0xffffffff, 0x00120011,
<span class="lineNum">     296 </span>            :         0x91c8, 0xffffffff, 0x00140013,
<span class="lineNum">     297 </span>            :         0x91cc, 0xffffffff, 0x00020001,
<span class="lineNum">     298 </span>            :         0x91d0, 0xffffffff, 0x00040003,
<span class="lineNum">     299 </span>            :         0x91d4, 0xffffffff, 0x00060005,
<span class="lineNum">     300 </span>            :         0x91e0, 0xffffffff, 0x00080007,
<span class="lineNum">     301 </span>            :         0x91e4, 0xffffffff, 0x000a0009,
<span class="lineNum">     302 </span>            :         0x91e8, 0xffffffff, 0x000c000b,
<span class="lineNum">     303 </span>            :         0x91ec, 0xffffffff, 0x00020001,
<span class="lineNum">     304 </span>            :         0x91f0, 0xffffffff, 0x00040003,
<span class="lineNum">     305 </span>            :         0x91f4, 0xffffffff, 0x00060005,
<span class="lineNum">     306 </span>            :         0x9200, 0xffffffff, 0x00080007,
<span class="lineNum">     307 </span>            :         0x9204, 0xffffffff, 0x000a0009,
<span class="lineNum">     308 </span>            :         0x9208, 0xffffffff, 0x000c000b,
<span class="lineNum">     309 </span>            :         0x920c, 0xffffffff, 0x000e000d,
<span class="lineNum">     310 </span>            :         0x9210, 0xffffffff, 0x0010000f,
<span class="lineNum">     311 </span>            :         0x921c, 0xffffffff, 0x00120011,
<span class="lineNum">     312 </span>            :         0x9220, 0xffffffff, 0x00140013,
<span class="lineNum">     313 </span>            :         0x9224, 0xffffffff, 0x00020001,
<span class="lineNum">     314 </span>            :         0x9228, 0xffffffff, 0x00040003,
<span class="lineNum">     315 </span>            :         0x922c, 0xffffffff, 0x00060005,
<span class="lineNum">     316 </span>            :         0x9238, 0xffffffff, 0x00080007,
<span class="lineNum">     317 </span>            :         0x923c, 0xffffffff, 0x000a0009,
<span class="lineNum">     318 </span>            :         0x9240, 0xffffffff, 0x000c000b,
<span class="lineNum">     319 </span>            :         0x9244, 0xffffffff, 0x000e000d,
<span class="lineNum">     320 </span>            :         0x9248, 0xffffffff, 0x0010000f,
<span class="lineNum">     321 </span>            :         0x9254, 0xffffffff, 0x00120011,
<span class="lineNum">     322 </span>            :         0x9258, 0xffffffff, 0x00140013,
<span class="lineNum">     323 </span>            :         0x925c, 0xffffffff, 0x00020001,
<span class="lineNum">     324 </span>            :         0x9260, 0xffffffff, 0x00040003,
<span class="lineNum">     325 </span>            :         0x9264, 0xffffffff, 0x00060005,
<span class="lineNum">     326 </span>            :         0x9270, 0xffffffff, 0x00080007,
<span class="lineNum">     327 </span>            :         0x9274, 0xffffffff, 0x000a0009,
<span class="lineNum">     328 </span>            :         0x9278, 0xffffffff, 0x000c000b,
<span class="lineNum">     329 </span>            :         0x927c, 0xffffffff, 0x000e000d,
<span class="lineNum">     330 </span>            :         0x9280, 0xffffffff, 0x0010000f,
<span class="lineNum">     331 </span>            :         0x928c, 0xffffffff, 0x00120011,
<span class="lineNum">     332 </span>            :         0x9290, 0xffffffff, 0x00140013,
<span class="lineNum">     333 </span>            :         0x9294, 0xffffffff, 0x00020001,
<span class="lineNum">     334 </span>            :         0x929c, 0xffffffff, 0x00040003,
<span class="lineNum">     335 </span>            :         0x92a0, 0xffffffff, 0x00060005,
<span class="lineNum">     336 </span>            :         0x92a4, 0xffffffff, 0x00080007
<span class="lineNum">     337 </span>            : };
<span class="lineNum">     338 </span>            : 
<span class="lineNum">     339 </span>            : static const u32 rv710_golden_registers[] =
<span class="lineNum">     340 </span>            : {
<span class="lineNum">     341 </span>            :         0x3f90, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     342 </span>            :         0x9148, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     343 </span>            :         0x3f94, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     344 </span>            :         0x914c, 0x00ff0000, 0x00fc0000,
<span class="lineNum">     345 </span>            :         0xb4c, 0x00000020, 0x00000020,
<span class="lineNum">     346 </span>            :         0xa180, 0xffffffff, 0x00003f3f
<span class="lineNum">     347 </span>            : };
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span>            : static const u32 rv710_mgcg_init[] =
<span class="lineNum">     350 </span>            : {
<span class="lineNum">     351 </span>            :         0x8bcc, 0xffffffff, 0x13030040,
<span class="lineNum">     352 </span>            :         0x5448, 0xffffffff, 0x100,
<span class="lineNum">     353 </span>            :         0x55e4, 0xffffffff, 0x100,
<span class="lineNum">     354 </span>            :         0x160c, 0xffffffff, 0x100,
<span class="lineNum">     355 </span>            :         0x5644, 0xffffffff, 0x100,
<span class="lineNum">     356 </span>            :         0xc164, 0xffffffff, 0x100,
<span class="lineNum">     357 </span>            :         0x8a18, 0xffffffff, 0x100,
<span class="lineNum">     358 </span>            :         0x897c, 0xffffffff, 0x8000100,
<span class="lineNum">     359 </span>            :         0x8b28, 0xffffffff, 0x3c000100,
<span class="lineNum">     360 </span>            :         0x9144, 0xffffffff, 0x100,
<span class="lineNum">     361 </span>            :         0x9a1c, 0xffffffff, 0x10000,
<span class="lineNum">     362 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     363 </span>            :         0x9a1c, 0xffffffff, 0x0,
<span class="lineNum">     364 </span>            :         0x9870, 0xffffffff, 0x100,
<span class="lineNum">     365 </span>            :         0x8d58, 0xffffffff, 0x100,
<span class="lineNum">     366 </span>            :         0x9500, 0xffffffff, 0x0,
<span class="lineNum">     367 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     368 </span>            :         0x9500, 0xffffffff, 0x1,
<span class="lineNum">     369 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     370 </span>            :         0x9500, 0xffffffff, 0x8000,
<span class="lineNum">     371 </span>            :         0x9490, 0xffffffff, 0x0,
<span class="lineNum">     372 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     373 </span>            :         0x9490, 0xffffffff, 0x1,
<span class="lineNum">     374 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     375 </span>            :         0x9490, 0xffffffff, 0x8000,
<span class="lineNum">     376 </span>            :         0x9604, 0xffffffff, 0x0,
<span class="lineNum">     377 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     378 </span>            :         0x9604, 0xffffffff, 0x1,
<span class="lineNum">     379 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     380 </span>            :         0x9604, 0xffffffff, 0x80000000,
<span class="lineNum">     381 </span>            :         0x9030, 0xffffffff, 0x100,
<span class="lineNum">     382 </span>            :         0x9034, 0xffffffff, 0x100,
<span class="lineNum">     383 </span>            :         0x9038, 0xffffffff, 0x100,
<span class="lineNum">     384 </span>            :         0x903c, 0xffffffff, 0x100,
<span class="lineNum">     385 </span>            :         0x9040, 0xffffffff, 0x100,
<span class="lineNum">     386 </span>            :         0xa200, 0xffffffff, 0x100,
<span class="lineNum">     387 </span>            :         0xa204, 0xffffffff, 0x100,
<span class="lineNum">     388 </span>            :         0xa208, 0xffffffff, 0x100,
<span class="lineNum">     389 </span>            :         0xa20c, 0xffffffff, 0x100,
<span class="lineNum">     390 </span>            :         0x971c, 0xffffffff, 0x100,
<span class="lineNum">     391 </span>            :         0x915c, 0xffffffff, 0x00020001,
<span class="lineNum">     392 </span>            :         0x9174, 0xffffffff, 0x00000003,
<span class="lineNum">     393 </span>            :         0x9178, 0xffffffff, 0x00050001,
<span class="lineNum">     394 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     395 </span>            :         0x918c, 0xffffffff, 0x00000004,
<span class="lineNum">     396 </span>            :         0x9190, 0xffffffff, 0x00070006,
<span class="lineNum">     397 </span>            :         0x9194, 0xffffffff, 0x00050001,
<span class="lineNum">     398 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     399 </span>            :         0x91a8, 0xffffffff, 0x00000004,
<span class="lineNum">     400 </span>            :         0x91ac, 0xffffffff, 0x00070006,
<span class="lineNum">     401 </span>            :         0x91e8, 0xffffffff, 0x00000001,
<span class="lineNum">     402 </span>            :         0x9294, 0xffffffff, 0x00000001,
<span class="lineNum">     403 </span>            :         0x929c, 0xffffffff, 0x00000002,
<span class="lineNum">     404 </span>            :         0x92a0, 0xffffffff, 0x00040003,
<span class="lineNum">     405 </span>            :         0x9150, 0xffffffff, 0x4d940000
<span class="lineNum">     406 </span>            : };
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span>            : static const u32 rv730_golden_registers[] =
<span class="lineNum">     409 </span>            : {
<span class="lineNum">     410 </span>            :         0x3f90, 0x00ff0000, 0x00f00000,
<span class="lineNum">     411 </span>            :         0x9148, 0x00ff0000, 0x00f00000,
<span class="lineNum">     412 </span>            :         0x3f94, 0x00ff0000, 0x00f00000,
<span class="lineNum">     413 </span>            :         0x914c, 0x00ff0000, 0x00f00000,
<span class="lineNum">     414 </span>            :         0x900c, 0xffffffff, 0x003b033f,
<span class="lineNum">     415 </span>            :         0xb4c, 0x00000020, 0x00000020,
<span class="lineNum">     416 </span>            :         0xa180, 0xffffffff, 0x00003f3f
<span class="lineNum">     417 </span>            : };
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span>            : static const u32 rv730_mgcg_init[] =
<span class="lineNum">     420 </span>            : {
<span class="lineNum">     421 </span>            :         0x8bcc, 0xffffffff, 0x130300f9,
<span class="lineNum">     422 </span>            :         0x5448, 0xffffffff, 0x100,
<span class="lineNum">     423 </span>            :         0x55e4, 0xffffffff, 0x100,
<span class="lineNum">     424 </span>            :         0x160c, 0xffffffff, 0x100,
<span class="lineNum">     425 </span>            :         0x5644, 0xffffffff, 0x100,
<span class="lineNum">     426 </span>            :         0xc164, 0xffffffff, 0x100,
<span class="lineNum">     427 </span>            :         0x8a18, 0xffffffff, 0x100,
<span class="lineNum">     428 </span>            :         0x897c, 0xffffffff, 0x8000100,
<span class="lineNum">     429 </span>            :         0x8b28, 0xffffffff, 0x3c000100,
<span class="lineNum">     430 </span>            :         0x9144, 0xffffffff, 0x100,
<span class="lineNum">     431 </span>            :         0x9a1c, 0xffffffff, 0x10000,
<span class="lineNum">     432 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     433 </span>            :         0x9a1c, 0xffffffff, 0x10001,
<span class="lineNum">     434 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     435 </span>            :         0x9a1c, 0xffffffff, 0x0,
<span class="lineNum">     436 </span>            :         0x9870, 0xffffffff, 0x100,
<span class="lineNum">     437 </span>            :         0x8d58, 0xffffffff, 0x100,
<span class="lineNum">     438 </span>            :         0x9500, 0xffffffff, 0x0,
<span class="lineNum">     439 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     440 </span>            :         0x9500, 0xffffffff, 0x1,
<span class="lineNum">     441 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     442 </span>            :         0x9500, 0xffffffff, 0x2,
<span class="lineNum">     443 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     444 </span>            :         0x9500, 0xffffffff, 0x3,
<span class="lineNum">     445 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     446 </span>            :         0x9500, 0xffffffff, 0x4,
<span class="lineNum">     447 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     448 </span>            :         0x9500, 0xffffffff, 0x5,
<span class="lineNum">     449 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     450 </span>            :         0x9500, 0xffffffff, 0x6,
<span class="lineNum">     451 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     452 </span>            :         0x9500, 0xffffffff, 0x7,
<span class="lineNum">     453 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     454 </span>            :         0x9500, 0xffffffff, 0x8000,
<span class="lineNum">     455 </span>            :         0x9490, 0xffffffff, 0x0,
<span class="lineNum">     456 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     457 </span>            :         0x9490, 0xffffffff, 0x1,
<span class="lineNum">     458 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     459 </span>            :         0x9490, 0xffffffff, 0x2,
<span class="lineNum">     460 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     461 </span>            :         0x9490, 0xffffffff, 0x3,
<span class="lineNum">     462 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     463 </span>            :         0x9490, 0xffffffff, 0x4,
<span class="lineNum">     464 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     465 </span>            :         0x9490, 0xffffffff, 0x5,
<span class="lineNum">     466 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     467 </span>            :         0x9490, 0xffffffff, 0x6,
<span class="lineNum">     468 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     469 </span>            :         0x9490, 0xffffffff, 0x7,
<span class="lineNum">     470 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     471 </span>            :         0x9490, 0xffffffff, 0x8000,
<span class="lineNum">     472 </span>            :         0x9604, 0xffffffff, 0x0,
<span class="lineNum">     473 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     474 </span>            :         0x9604, 0xffffffff, 0x1,
<span class="lineNum">     475 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     476 </span>            :         0x9604, 0xffffffff, 0x2,
<span class="lineNum">     477 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     478 </span>            :         0x9604, 0xffffffff, 0x3,
<span class="lineNum">     479 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     480 </span>            :         0x9604, 0xffffffff, 0x4,
<span class="lineNum">     481 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     482 </span>            :         0x9604, 0xffffffff, 0x5,
<span class="lineNum">     483 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     484 </span>            :         0x9604, 0xffffffff, 0x6,
<span class="lineNum">     485 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     486 </span>            :         0x9604, 0xffffffff, 0x7,
<span class="lineNum">     487 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     488 </span>            :         0x9604, 0xffffffff, 0x80000000,
<span class="lineNum">     489 </span>            :         0x9030, 0xffffffff, 0x100,
<span class="lineNum">     490 </span>            :         0x9034, 0xffffffff, 0x100,
<span class="lineNum">     491 </span>            :         0x9038, 0xffffffff, 0x100,
<span class="lineNum">     492 </span>            :         0x903c, 0xffffffff, 0x100,
<span class="lineNum">     493 </span>            :         0x9040, 0xffffffff, 0x100,
<span class="lineNum">     494 </span>            :         0xa200, 0xffffffff, 0x100,
<span class="lineNum">     495 </span>            :         0xa204, 0xffffffff, 0x100,
<span class="lineNum">     496 </span>            :         0xa208, 0xffffffff, 0x100,
<span class="lineNum">     497 </span>            :         0xa20c, 0xffffffff, 0x100,
<span class="lineNum">     498 </span>            :         0x971c, 0xffffffff, 0x100,
<span class="lineNum">     499 </span>            :         0x915c, 0xffffffff, 0x00020001,
<span class="lineNum">     500 </span>            :         0x916c, 0xffffffff, 0x00040003,
<span class="lineNum">     501 </span>            :         0x9170, 0xffffffff, 0x00000005,
<span class="lineNum">     502 </span>            :         0x9178, 0xffffffff, 0x00050001,
<span class="lineNum">     503 </span>            :         0x917c, 0xffffffff, 0x00030002,
<span class="lineNum">     504 </span>            :         0x918c, 0xffffffff, 0x00000004,
<span class="lineNum">     505 </span>            :         0x9190, 0xffffffff, 0x00070006,
<span class="lineNum">     506 </span>            :         0x9194, 0xffffffff, 0x00050001,
<span class="lineNum">     507 </span>            :         0x9198, 0xffffffff, 0x00030002,
<span class="lineNum">     508 </span>            :         0x91a8, 0xffffffff, 0x00000004,
<span class="lineNum">     509 </span>            :         0x91ac, 0xffffffff, 0x00070006,
<span class="lineNum">     510 </span>            :         0x91b0, 0xffffffff, 0x00050001,
<span class="lineNum">     511 </span>            :         0x91b4, 0xffffffff, 0x00030002,
<span class="lineNum">     512 </span>            :         0x91c4, 0xffffffff, 0x00000004,
<span class="lineNum">     513 </span>            :         0x91c8, 0xffffffff, 0x00070006,
<span class="lineNum">     514 </span>            :         0x91cc, 0xffffffff, 0x00050001,
<span class="lineNum">     515 </span>            :         0x91d0, 0xffffffff, 0x00030002,
<span class="lineNum">     516 </span>            :         0x91e0, 0xffffffff, 0x00000004,
<span class="lineNum">     517 </span>            :         0x91e4, 0xffffffff, 0x00070006,
<span class="lineNum">     518 </span>            :         0x91e8, 0xffffffff, 0x00000001,
<span class="lineNum">     519 </span>            :         0x91ec, 0xffffffff, 0x00050001,
<span class="lineNum">     520 </span>            :         0x91f0, 0xffffffff, 0x00030002,
<span class="lineNum">     521 </span>            :         0x9200, 0xffffffff, 0x00000004,
<span class="lineNum">     522 </span>            :         0x9204, 0xffffffff, 0x00070006,
<span class="lineNum">     523 </span>            :         0x9208, 0xffffffff, 0x00050001,
<span class="lineNum">     524 </span>            :         0x920c, 0xffffffff, 0x00030002,
<span class="lineNum">     525 </span>            :         0x921c, 0xffffffff, 0x00000004,
<span class="lineNum">     526 </span>            :         0x9220, 0xffffffff, 0x00070006,
<span class="lineNum">     527 </span>            :         0x9224, 0xffffffff, 0x00050001,
<span class="lineNum">     528 </span>            :         0x9228, 0xffffffff, 0x00030002,
<span class="lineNum">     529 </span>            :         0x9238, 0xffffffff, 0x00000004,
<span class="lineNum">     530 </span>            :         0x923c, 0xffffffff, 0x00070006,
<span class="lineNum">     531 </span>            :         0x9240, 0xffffffff, 0x00050001,
<span class="lineNum">     532 </span>            :         0x9244, 0xffffffff, 0x00030002,
<span class="lineNum">     533 </span>            :         0x9254, 0xffffffff, 0x00000004,
<span class="lineNum">     534 </span>            :         0x9258, 0xffffffff, 0x00070006,
<span class="lineNum">     535 </span>            :         0x9294, 0xffffffff, 0x00000001,
<span class="lineNum">     536 </span>            :         0x929c, 0xffffffff, 0x00000002,
<span class="lineNum">     537 </span>            :         0x92a0, 0xffffffff, 0x00040003,
<span class="lineNum">     538 </span>            :         0x92a4, 0xffffffff, 0x00000005
<span class="lineNum">     539 </span>            : };
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span>            : static const u32 rv740_golden_registers[] =
<span class="lineNum">     542 </span>            : {
<span class="lineNum">     543 </span>            :         0x88c4, 0xffffffff, 0x00000082,
<span class="lineNum">     544 </span>            :         0x28a50, 0xfffffffc, 0x00000004,
<span class="lineNum">     545 </span>            :         0x2650, 0x00040000, 0,
<span class="lineNum">     546 </span>            :         0x20bc, 0x00040000, 0,
<span class="lineNum">     547 </span>            :         0x733c, 0xffffffff, 0x00000002,
<span class="lineNum">     548 </span>            :         0x7300, 0xffffffff, 0x001000f0,
<span class="lineNum">     549 </span>            :         0x3f90, 0x00ff0000, 0,
<span class="lineNum">     550 </span>            :         0x9148, 0x00ff0000, 0,
<span class="lineNum">     551 </span>            :         0x3f94, 0x00ff0000, 0,
<span class="lineNum">     552 </span>            :         0x914c, 0x00ff0000, 0,
<span class="lineNum">     553 </span>            :         0x240c, 0xffffffff, 0x00000380,
<span class="lineNum">     554 </span>            :         0x8a14, 0x00000007, 0x00000007,
<span class="lineNum">     555 </span>            :         0x8b24, 0xffffffff, 0x00ff0fff,
<span class="lineNum">     556 </span>            :         0x28a4c, 0xffffffff, 0x00004000,
<span class="lineNum">     557 </span>            :         0xa180, 0xffffffff, 0x00003f3f,
<span class="lineNum">     558 </span>            :         0x8d00, 0xffffffff, 0x0e0e003a,
<span class="lineNum">     559 </span>            :         0x8d04, 0xffffffff, 0x013a0e2a,
<span class="lineNum">     560 </span>            :         0x8c00, 0xffffffff, 0xe400000f,
<span class="lineNum">     561 </span>            :         0x8db0, 0xffffffff, 0x98989898,
<span class="lineNum">     562 </span>            :         0x8db4, 0xffffffff, 0x98989898,
<span class="lineNum">     563 </span>            :         0x8db8, 0xffffffff, 0x98989898,
<span class="lineNum">     564 </span>            :         0x8dbc, 0xffffffff, 0x98989898,
<span class="lineNum">     565 </span>            :         0x8dc0, 0xffffffff, 0x98989898,
<span class="lineNum">     566 </span>            :         0x8dc4, 0xffffffff, 0x98989898,
<span class="lineNum">     567 </span>            :         0x8dc8, 0xffffffff, 0x98989898,
<span class="lineNum">     568 </span>            :         0x8dcc, 0xffffffff, 0x98989898,
<span class="lineNum">     569 </span>            :         0x9058, 0xffffffff, 0x0fffc40f,
<span class="lineNum">     570 </span>            :         0x900c, 0xffffffff, 0x003b033f,
<span class="lineNum">     571 </span>            :         0x28350, 0xffffffff, 0,
<span class="lineNum">     572 </span>            :         0x8cf0, 0x1fffffff, 0x08e00420,
<span class="lineNum">     573 </span>            :         0x9508, 0xffffffff, 0x00000002,
<span class="lineNum">     574 </span>            :         0x88c4, 0xffffffff, 0x000000c2,
<span class="lineNum">     575 </span>            :         0x9698, 0x18000000, 0x18000000
<span class="lineNum">     576 </span>            : };
<span class="lineNum">     577 </span>            : 
<span class="lineNum">     578 </span>            : static const u32 rv740_mgcg_init[] =
<span class="lineNum">     579 </span>            : {
<span class="lineNum">     580 </span>            :         0x8bcc, 0xffffffff, 0x13030100,
<span class="lineNum">     581 </span>            :         0x5448, 0xffffffff, 0x100,
<span class="lineNum">     582 </span>            :         0x55e4, 0xffffffff, 0x100,
<span class="lineNum">     583 </span>            :         0x160c, 0xffffffff, 0x100,
<span class="lineNum">     584 </span>            :         0x5644, 0xffffffff, 0x100,
<span class="lineNum">     585 </span>            :         0xc164, 0xffffffff, 0x100,
<span class="lineNum">     586 </span>            :         0x8a18, 0xffffffff, 0x100,
<span class="lineNum">     587 </span>            :         0x897c, 0xffffffff, 0x100,
<span class="lineNum">     588 </span>            :         0x8b28, 0xffffffff, 0x100,
<span class="lineNum">     589 </span>            :         0x9144, 0xffffffff, 0x100,
<span class="lineNum">     590 </span>            :         0x9a1c, 0xffffffff, 0x10000,
<span class="lineNum">     591 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     592 </span>            :         0x9a1c, 0xffffffff, 0x10001,
<span class="lineNum">     593 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     594 </span>            :         0x9a1c, 0xffffffff, 0x10002,
<span class="lineNum">     595 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     596 </span>            :         0x9a1c, 0xffffffff, 0x10003,
<span class="lineNum">     597 </span>            :         0x9a50, 0xffffffff, 0x100,
<span class="lineNum">     598 </span>            :         0x9a1c, 0xffffffff, 0x0,
<span class="lineNum">     599 </span>            :         0x9870, 0xffffffff, 0x100,
<span class="lineNum">     600 </span>            :         0x8d58, 0xffffffff, 0x100,
<span class="lineNum">     601 </span>            :         0x9500, 0xffffffff, 0x0,
<span class="lineNum">     602 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     603 </span>            :         0x9500, 0xffffffff, 0x1,
<span class="lineNum">     604 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     605 </span>            :         0x9500, 0xffffffff, 0x2,
<span class="lineNum">     606 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     607 </span>            :         0x9500, 0xffffffff, 0x3,
<span class="lineNum">     608 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     609 </span>            :         0x9500, 0xffffffff, 0x4,
<span class="lineNum">     610 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     611 </span>            :         0x9500, 0xffffffff, 0x5,
<span class="lineNum">     612 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     613 </span>            :         0x9500, 0xffffffff, 0x6,
<span class="lineNum">     614 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     615 </span>            :         0x9500, 0xffffffff, 0x7,
<span class="lineNum">     616 </span>            :         0x9510, 0xffffffff, 0x100,
<span class="lineNum">     617 </span>            :         0x9500, 0xffffffff, 0x8000,
<span class="lineNum">     618 </span>            :         0x9490, 0xffffffff, 0x0,
<span class="lineNum">     619 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     620 </span>            :         0x9490, 0xffffffff, 0x1,
<span class="lineNum">     621 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     622 </span>            :         0x9490, 0xffffffff, 0x2,
<span class="lineNum">     623 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     624 </span>            :         0x9490, 0xffffffff, 0x3,
<span class="lineNum">     625 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     626 </span>            :         0x9490, 0xffffffff, 0x4,
<span class="lineNum">     627 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     628 </span>            :         0x9490, 0xffffffff, 0x5,
<span class="lineNum">     629 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     630 </span>            :         0x9490, 0xffffffff, 0x6,
<span class="lineNum">     631 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     632 </span>            :         0x9490, 0xffffffff, 0x7,
<span class="lineNum">     633 </span>            :         0x949c, 0xffffffff, 0x100,
<span class="lineNum">     634 </span>            :         0x9490, 0xffffffff, 0x8000,
<span class="lineNum">     635 </span>            :         0x9604, 0xffffffff, 0x0,
<span class="lineNum">     636 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     637 </span>            :         0x9604, 0xffffffff, 0x1,
<span class="lineNum">     638 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     639 </span>            :         0x9604, 0xffffffff, 0x2,
<span class="lineNum">     640 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     641 </span>            :         0x9604, 0xffffffff, 0x3,
<span class="lineNum">     642 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     643 </span>            :         0x9604, 0xffffffff, 0x4,
<span class="lineNum">     644 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     645 </span>            :         0x9604, 0xffffffff, 0x5,
<span class="lineNum">     646 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     647 </span>            :         0x9604, 0xffffffff, 0x6,
<span class="lineNum">     648 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     649 </span>            :         0x9604, 0xffffffff, 0x7,
<span class="lineNum">     650 </span>            :         0x9654, 0xffffffff, 0x100,
<span class="lineNum">     651 </span>            :         0x9604, 0xffffffff, 0x80000000,
<span class="lineNum">     652 </span>            :         0x9030, 0xffffffff, 0x100,
<span class="lineNum">     653 </span>            :         0x9034, 0xffffffff, 0x100,
<span class="lineNum">     654 </span>            :         0x9038, 0xffffffff, 0x100,
<span class="lineNum">     655 </span>            :         0x903c, 0xffffffff, 0x100,
<span class="lineNum">     656 </span>            :         0x9040, 0xffffffff, 0x100,
<span class="lineNum">     657 </span>            :         0xa200, 0xffffffff, 0x100,
<span class="lineNum">     658 </span>            :         0xa204, 0xffffffff, 0x100,
<span class="lineNum">     659 </span>            :         0xa208, 0xffffffff, 0x100,
<span class="lineNum">     660 </span>            :         0xa20c, 0xffffffff, 0x100,
<span class="lineNum">     661 </span>            :         0x971c, 0xffffffff, 0x100,
<span class="lineNum">     662 </span>            :         0x915c, 0xffffffff, 0x00020001,
<span class="lineNum">     663 </span>            :         0x9160, 0xffffffff, 0x00040003,
<span class="lineNum">     664 </span>            :         0x916c, 0xffffffff, 0x00060005,
<span class="lineNum">     665 </span>            :         0x9170, 0xffffffff, 0x00080007,
<span class="lineNum">     666 </span>            :         0x9174, 0xffffffff, 0x000a0009,
<span class="lineNum">     667 </span>            :         0x9178, 0xffffffff, 0x000c000b,
<span class="lineNum">     668 </span>            :         0x917c, 0xffffffff, 0x000e000d,
<span class="lineNum">     669 </span>            :         0x9180, 0xffffffff, 0x0010000f,
<span class="lineNum">     670 </span>            :         0x918c, 0xffffffff, 0x00120011,
<span class="lineNum">     671 </span>            :         0x9190, 0xffffffff, 0x00140013,
<span class="lineNum">     672 </span>            :         0x9194, 0xffffffff, 0x00020001,
<span class="lineNum">     673 </span>            :         0x9198, 0xffffffff, 0x00040003,
<span class="lineNum">     674 </span>            :         0x919c, 0xffffffff, 0x00060005,
<span class="lineNum">     675 </span>            :         0x91a8, 0xffffffff, 0x00080007,
<span class="lineNum">     676 </span>            :         0x91ac, 0xffffffff, 0x000a0009,
<span class="lineNum">     677 </span>            :         0x91b0, 0xffffffff, 0x000c000b,
<span class="lineNum">     678 </span>            :         0x91b4, 0xffffffff, 0x000e000d,
<span class="lineNum">     679 </span>            :         0x91b8, 0xffffffff, 0x0010000f,
<span class="lineNum">     680 </span>            :         0x91c4, 0xffffffff, 0x00120011,
<span class="lineNum">     681 </span>            :         0x91c8, 0xffffffff, 0x00140013,
<span class="lineNum">     682 </span>            :         0x91cc, 0xffffffff, 0x00020001,
<span class="lineNum">     683 </span>            :         0x91d0, 0xffffffff, 0x00040003,
<span class="lineNum">     684 </span>            :         0x91d4, 0xffffffff, 0x00060005,
<span class="lineNum">     685 </span>            :         0x91e0, 0xffffffff, 0x00080007,
<span class="lineNum">     686 </span>            :         0x91e4, 0xffffffff, 0x000a0009,
<span class="lineNum">     687 </span>            :         0x91e8, 0xffffffff, 0x000c000b,
<span class="lineNum">     688 </span>            :         0x91ec, 0xffffffff, 0x00020001,
<span class="lineNum">     689 </span>            :         0x91f0, 0xffffffff, 0x00040003,
<span class="lineNum">     690 </span>            :         0x91f4, 0xffffffff, 0x00060005,
<span class="lineNum">     691 </span>            :         0x9200, 0xffffffff, 0x00080007,
<span class="lineNum">     692 </span>            :         0x9204, 0xffffffff, 0x000a0009,
<span class="lineNum">     693 </span>            :         0x9208, 0xffffffff, 0x000c000b,
<span class="lineNum">     694 </span>            :         0x920c, 0xffffffff, 0x000e000d,
<span class="lineNum">     695 </span>            :         0x9210, 0xffffffff, 0x0010000f,
<span class="lineNum">     696 </span>            :         0x921c, 0xffffffff, 0x00120011,
<span class="lineNum">     697 </span>            :         0x9220, 0xffffffff, 0x00140013,
<span class="lineNum">     698 </span>            :         0x9224, 0xffffffff, 0x00020001,
<span class="lineNum">     699 </span>            :         0x9228, 0xffffffff, 0x00040003,
<span class="lineNum">     700 </span>            :         0x922c, 0xffffffff, 0x00060005,
<span class="lineNum">     701 </span>            :         0x9238, 0xffffffff, 0x00080007,
<span class="lineNum">     702 </span>            :         0x923c, 0xffffffff, 0x000a0009,
<span class="lineNum">     703 </span>            :         0x9240, 0xffffffff, 0x000c000b,
<span class="lineNum">     704 </span>            :         0x9244, 0xffffffff, 0x000e000d,
<span class="lineNum">     705 </span>            :         0x9248, 0xffffffff, 0x0010000f,
<span class="lineNum">     706 </span>            :         0x9254, 0xffffffff, 0x00120011,
<span class="lineNum">     707 </span>            :         0x9258, 0xffffffff, 0x00140013,
<span class="lineNum">     708 </span>            :         0x9294, 0xffffffff, 0x00020001,
<span class="lineNum">     709 </span>            :         0x929c, 0xffffffff, 0x00040003,
<span class="lineNum">     710 </span>            :         0x92a0, 0xffffffff, 0x00060005,
<span class="lineNum">     711 </span>            :         0x92a4, 0xffffffff, 0x00080007
<a name="712"><span class="lineNum">     712 </span>            : };</a>
<span class="lineNum">     713 </span>            : 
<span class="lineNum">     714 </span><span class="lineNoCov">          0 : static void rv770_init_golden_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     715 </span>            : {
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">     717 </span>            :         case CHIP_RV770:
<span class="lineNum">     718 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     719 </span>            :                                                  r7xx_golden_registers,
<span class="lineNum">     720 </span>            :                                                  (const u32)ARRAY_SIZE(r7xx_golden_registers));
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     722 </span>            :                                                  r7xx_golden_dyn_gpr_registers,
<span class="lineNum">     723 </span>            :                                                  (const u32)ARRAY_SIZE(r7xx_golden_dyn_gpr_registers));
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pdev-&gt;device == 0x994e)</span>
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :                         radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     726 </span>            :                                                          rv770ce_golden_registers,
<span class="lineNum">     727 </span>            :                                                          (const u32)ARRAY_SIZE(rv770ce_golden_registers));
<span class="lineNum">     728 </span>            :                 else
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     730 </span>            :                                                          rv770_golden_registers,
<span class="lineNum">     731 </span>            :                                                          (const u32)ARRAY_SIZE(rv770_golden_registers));
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     733 </span>            :                                                  rv770_mgcg_init,
<span class="lineNum">     734 </span>            :                                                  (const u32)ARRAY_SIZE(rv770_mgcg_init));
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     736 </span>            :         case CHIP_RV730:
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     738 </span>            :                                                  r7xx_golden_registers,
<span class="lineNum">     739 </span>            :                                                  (const u32)ARRAY_SIZE(r7xx_golden_registers));
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     741 </span>            :                                                  r7xx_golden_dyn_gpr_registers,
<span class="lineNum">     742 </span>            :                                                  (const u32)ARRAY_SIZE(r7xx_golden_dyn_gpr_registers));
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     744 </span>            :                                                  rv730_golden_registers,
<span class="lineNum">     745 </span>            :                                                  (const u32)ARRAY_SIZE(rv730_golden_registers));
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     747 </span>            :                                                  rv730_mgcg_init,
<span class="lineNum">     748 </span>            :                                                  (const u32)ARRAY_SIZE(rv730_mgcg_init));
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     750 </span>            :         case CHIP_RV710:
<span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     752 </span>            :                                                  r7xx_golden_registers,
<span class="lineNum">     753 </span>            :                                                  (const u32)ARRAY_SIZE(r7xx_golden_registers));
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     755 </span>            :                                                  r7xx_golden_dyn_gpr_registers,
<span class="lineNum">     756 </span>            :                                                  (const u32)ARRAY_SIZE(r7xx_golden_dyn_gpr_registers));
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     758 </span>            :                                                  rv710_golden_registers,
<span class="lineNum">     759 </span>            :                                                  (const u32)ARRAY_SIZE(rv710_golden_registers));
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     761 </span>            :                                                  rv710_mgcg_init,
<span class="lineNum">     762 </span>            :                                                  (const u32)ARRAY_SIZE(rv710_mgcg_init));
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     764 </span>            :         case CHIP_RV740:
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     766 </span>            :                                                  rv740_golden_registers,
<span class="lineNum">     767 </span>            :                                                  (const u32)ARRAY_SIZE(rv740_golden_registers));
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                 radeon_program_register_sequence(rdev,</span>
<span class="lineNum">     769 </span>            :                                                  rv740_mgcg_init,
<span class="lineNum">     770 </span>            :                                                  (const u32)ARRAY_SIZE(rv740_mgcg_init));
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     772 </span>            :         default:
<span class="lineNum">     773 </span>            :                 break;
<span class="lineNum">     774 </span>            :         }
<span class="lineNum">     775 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     776 </span>            : 
<span class="lineNum">     777 </span>            : #define PCIE_BUS_CLK                10000
<span class="lineNum">     778 </span>            : #define TCLK                        (PCIE_BUS_CLK / 10)
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span>            : /**
<span class="lineNum">     781 </span>            :  * rv770_get_xclk - get the xclk
<span class="lineNum">     782 </span>            :  *
<span class="lineNum">     783 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     784 </span>            :  *
<span class="lineNum">     785 </span>            :  * Returns the reference clock used by the gfx engine
<a name="786"><span class="lineNum">     786 </span>            :  * (r7xx-cayman).</a>
<span class="lineNum">     787 </span>            :  */
<span class="lineNum">     788 </span><span class="lineNoCov">          0 : u32 rv770_get_xclk(struct radeon_device *rdev)</span>
<span class="lineNum">     789 </span>            : {
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         u32 reference_clock = rdev-&gt;clock.spll.reference_freq;</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(CG_CLKPIN_CNTL);</span>
<span class="lineNum">     792 </span>            : 
<span class="lineNum">     793 </span><span class="lineNoCov">          0 :         if (tmp &amp; MUX_TCLK_TO_XCLK)</span>
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 return TCLK;</span>
<span class="lineNum">     795 </span>            : 
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         if (tmp &amp; XTALIN_DIVIDE)</span>
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :                 return reference_clock / 4;</span>
<span class="lineNum">     798 </span>            : 
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :         return reference_clock;</span>
<a name="800"><span class="lineNum">     800 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     801 </span>            : 
<span class="lineNum">     802 </span><span class="lineNoCov">          0 : void rv770_page_flip(struct radeon_device *rdev, int crtc_id, u64 crtc_base)</span>
<span class="lineNum">     803 </span>            : {
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset);</span>
<span class="lineNum">     806 </span>            :         int i;
<span class="lineNum">     807 </span>            : 
<span class="lineNum">     808 </span>            :         /* Lock the graphics update lock */
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :         tmp |= AVIVO_D1GRPH_UPDATE_LOCK;</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     811 </span>            : 
<span class="lineNum">     812 </span>            :         /* update the scanout addresses */
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :         if (radeon_crtc-&gt;crtc_id) {</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 WREG32(D2GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                 WREG32(D2GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 WREG32(D1GRPH_SECONDARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                 WREG32(D1GRPH_PRIMARY_SURFACE_ADDRESS_HIGH, upper_32_bits(crtc_base));</span>
<span class="lineNum">     819 </span>            :         }
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :         WREG32(D1GRPH_SECONDARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">     821 </span>            :                (u32)crtc_base);
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :         WREG32(D1GRPH_PRIMARY_SURFACE_ADDRESS + radeon_crtc-&gt;crtc_offset,</span>
<span class="lineNum">     823 </span>            :                (u32)crtc_base);
<span class="lineNum">     824 </span>            : 
<span class="lineNum">     825 </span>            :         /* Wait for update_pending to go high. */
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                 if (RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset) &amp; AVIVO_D1GRPH_SURFACE_UPDATE_PENDING)</span>
<span class="lineNum">     828 </span>            :                         break;
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">     830 </span>            :         }
<span class="lineNum">     831 </span>            :         DRM_DEBUG(&quot;Update pending now high. Unlocking vupdate_lock.\n&quot;);
<span class="lineNum">     832 </span>            : 
<span class="lineNum">     833 </span>            :         /* Unlock the lock, so double-buffering can take place inside vblank */
<span class="lineNum">     834 </span><span class="lineNoCov">          0 :         tmp &amp;= ~AVIVO_D1GRPH_UPDATE_LOCK;</span>
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :         WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset, tmp);</span>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     837 </span>            : 
<span class="lineNum">     838 </span><span class="lineNoCov">          0 : bool rv770_page_flip_pending(struct radeon_device *rdev, int crtc_id)</span>
<span class="lineNum">     839 </span>            : {
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = rdev-&gt;mode_info.crtcs[crtc_id];</span>
<span class="lineNum">     841 </span>            : 
<span class="lineNum">     842 </span>            :         /* Return current update_pending status: */
<span class="lineNum">     843 </span><span class="lineNoCov">          0 :         return !!(RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc-&gt;crtc_offset) &amp;</span>
<span class="lineNum">     844 </span>            :                 AVIVO_D1GRPH_SURFACE_UPDATE_PENDING);
<span class="lineNum">     845 </span>            : }
<a name="846"><span class="lineNum">     846 </span>            : </a>
<span class="lineNum">     847 </span>            : /* get temperature in millidegrees */
<span class="lineNum">     848 </span><span class="lineNoCov">          0 : int rv770_get_temp(struct radeon_device *rdev)</span>
<span class="lineNum">     849 </span>            : {
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         u32 temp = (RREG32(CG_MULT_THERMAL_STATUS) &amp; ASIC_T_MASK) &gt;&gt;</span>
<span class="lineNum">     851 </span>            :                 ASIC_T_SHIFT;
<span class="lineNum">     852 </span>            :         int actual_temp;
<span class="lineNum">     853 </span>            : 
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         if (temp &amp; 0x400)</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :                 actual_temp = -256;</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :         else if (temp &amp; 0x200)</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 actual_temp = 255;</span>
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :         else if (temp &amp; 0x100) {</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                 actual_temp = temp &amp; 0x1ff;</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                 actual_temp |= ~0x1ff;</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 actual_temp = temp &amp; 0xff;</span>
<span class="lineNum">     863 </span>            : 
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :         return (actual_temp * 1000) / 2;</span>
<a name="865"><span class="lineNum">     865 </span>            : }</a>
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span><span class="lineNoCov">          0 : void rv770_pm_misc(struct radeon_device *rdev)</span>
<span class="lineNum">     868 </span>            : {
<span class="lineNum">     869 </span><span class="lineNoCov">          0 :         int req_ps_idx = rdev-&gt;pm.requested_power_state_index;</span>
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         int req_cm_idx = rdev-&gt;pm.requested_clock_mode_index;</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :         struct radeon_power_state *ps = &amp;rdev-&gt;pm.power_state[req_ps_idx];</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         struct radeon_voltage *voltage = &amp;ps-&gt;clock_info[req_cm_idx].voltage;</span>
<span class="lineNum">     873 </span>            : 
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :         if ((voltage-&gt;type == VOLTAGE_SW) &amp;&amp; voltage-&gt;voltage) {</span>
<span class="lineNum">     875 </span>            :                 /* 0xff01 is a flag rather then an actual voltage */
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;voltage == 0xff01)</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;voltage != rdev-&gt;pm.current_vddc) {</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                         radeon_atom_set_voltage(rdev, voltage-&gt;voltage, SET_VOLTAGE_TYPE_ASIC_VDDC);</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.current_vddc = voltage-&gt;voltage;</span>
<span class="lineNum">     881 </span>            :                         DRM_DEBUG(&quot;Setting: v: %d\n&quot;, voltage-&gt;voltage);
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     883 </span>            :         }
<span class="lineNum">     884 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     885 </span>            : 
<span class="lineNum">     886 </span>            : /*
<a name="887"><span class="lineNum">     887 </span>            :  * GART</a>
<span class="lineNum">     888 </span>            :  */
<span class="lineNum">     889 </span><span class="lineNoCov">          0 : static int rv770_pcie_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     890 </span>            : {
<span class="lineNum">     891 </span>            :         u32 tmp;
<span class="lineNum">     892 </span>            :         int r, i;
<span class="lineNum">     893 </span>            : 
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     897 </span>            :         }
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :         r = radeon_gart_table_vram_pin(rdev);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     901 </span>            :         /* Setup L2 cache */
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">     903 </span>            :                                 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">     904 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));</span>
<span class="lineNum">     907 </span>            :         /* Setup TLB control */
<span class="lineNum">     908 </span>            :         tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">     909 </span>            :                 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">     910 </span>            :                 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
<span class="lineNum">     911 </span>            :                 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV740)</span>
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_MD_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev-&gt;mc.gtt_start &gt;&gt; 12);</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev-&gt;mc.gtt_end &gt;&gt; 12);</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev-&gt;gart.table_addr &gt;&gt; 12);</span>
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |</span>
<span class="lineNum">     925 </span>            :                                 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,</span>
<span class="lineNum">     927 </span>            :                         (u32)(rdev-&gt;dummy_page.addr &gt;&gt; 12));
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 7; i++)</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);</span>
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span><span class="lineNoCov">          0 :         r600_pcie_gart_tlb_flush(rdev);</span>
<span class="lineNum">     932 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">     933 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">     934 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">     935 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">     936 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     938 </span>            : 
<span class="lineNum">     939 </span><span class="lineNoCov">          0 : static void rv770_pcie_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     940 </span>            : {
<span class="lineNum">     941 </span>            :         u32 tmp;
<span class="lineNum">     942 </span>            :         int i;
<span class="lineNum">     943 </span>            : 
<span class="lineNum">     944 </span>            :         /* Disable all tables */
<span class="lineNum">     945 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 7; i++)</span>
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);</span>
<span class="lineNum">     947 </span>            : 
<span class="lineNum">     948 </span>            :         /* Setup L2 cache */
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">     950 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));</span>
<span class="lineNum">     953 </span>            :         /* Setup TLB control */
<span class="lineNum">     954 </span>            :         tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">     962 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_unpin(rdev);</span>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     964 </span>            : 
<span class="lineNum">     965 </span><span class="lineNoCov">          0 : static void rv770_pcie_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     966 </span>            : {
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :         rv770_pcie_gart_disable(rdev);</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_free(rdev);</span>
<span class="lineNum">     970 </span><span class="lineNoCov">          0 : }</span>
<a name="971"><span class="lineNum">     971 </span>            : </a>
<span class="lineNum">     972 </span>            : 
<span class="lineNum">     973 </span><span class="lineNoCov">          0 : static void rv770_agp_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     974 </span>            : {
<span class="lineNum">     975 </span>            :         u32 tmp;
<span class="lineNum">     976 </span>            :         int i;
<span class="lineNum">     977 </span>            : 
<span class="lineNum">     978 </span>            :         /* Setup L2 cache */
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">     980 </span>            :                                 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">     981 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2));</span>
<span class="lineNum">     984 </span>            :         /* Setup TLB control */
<span class="lineNum">     985 </span>            :         tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">     986 </span>            :                 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">     987 </span>            :                 SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU |
<span class="lineNum">     988 </span>            :                 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5);
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MD_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB0_CNTL, tmp);</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB1_CNTL, tmp);</span>
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB2_CNTL, tmp);</span>
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_MB_L1_TLB3_CNTL, tmp);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 7; i++)</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);</span>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     999 </span>            : 
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 : static void rv770_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">    1001 </span>            : {
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">    1003 </span>            :         u32 tmp;
<span class="lineNum">    1004 </span>            :         int i, j;
<span class="lineNum">    1005 </span>            : 
<span class="lineNum">    1006 </span>            :         /* Initialize HDP */
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x18) {</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    1013 </span>            :         }
<span class="lineNum">    1014 </span>            :         /* r7xx hw bug.  Read from HDP_DEBUG1 rather
<span class="lineNum">    1015 </span>            :          * than writing to HDP_REG_COHERENCY_FLUSH_CNTL
<span class="lineNum">    1016 </span>            :          */
<span class="lineNum">    1017 </span><span class="lineNoCov">          0 :         tmp = RREG32(HDP_DEBUG1);</span>
<span class="lineNum">    1018 </span>            : 
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         if (r600_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1023 </span>            :         /* Lockout access through VGA aperture*/
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :         WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);</span>
<span class="lineNum">    1025 </span>            :         /* Update configuration */
<span class="lineNum">    1026 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.vram_start &lt; rdev-&gt;mc.gtt_start) {</span>
<span class="lineNum">    1028 </span>            :                         /* VRAM before AGP */
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    1030 </span>            :                                 rdev-&gt;mc.vram_start &gt;&gt; 12);
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    1032 </span>            :                                 rdev-&gt;mc.gtt_end &gt;&gt; 12);
<span class="lineNum">    1033 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1034 </span>            :                         /* VRAM after AGP */
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    1036 </span>            :                                 rdev-&gt;mc.gtt_start &gt;&gt; 12);
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    1038 </span>            :                                 rdev-&gt;mc.vram_end &gt;&gt; 12);
<span class="lineNum">    1039 </span>            :                 }
<span class="lineNum">    1040 </span>            :         } else {
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    1042 </span>            :                         rdev-&gt;mc.vram_start &gt;&gt; 12);
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    1044 </span>            :                         rdev-&gt;mc.vram_end &gt;&gt; 12);
<span class="lineNum">    1045 </span>            :         }
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, rdev-&gt;vram_scratch.gpu_addr &gt;&gt; 12);</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         tmp = ((rdev-&gt;mc.vram_end &gt;&gt; 24) &amp; 0xFFFF) &lt;&lt; 16;</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :         tmp |= ((rdev-&gt;mc.vram_start &gt;&gt; 24) &amp; 0xFFFF);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_FB_LOCATION, tmp);</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_BASE, (rdev-&gt;mc.vram_start &gt;&gt; 8));</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_INFO, (2 &lt;&lt; 7));</span>
<span class="lineNum">    1052 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF);</span>
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_TOP, rdev-&gt;mc.gtt_end &gt;&gt; 16);</span>
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BOT, rdev-&gt;mc.gtt_start &gt;&gt; 16);</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BASE, rdev-&gt;mc.agp_base &gt;&gt; 22);</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BASE, 0);</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);</span>
<span class="lineNum">    1060 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);</span>
<span class="lineNum">    1061 </span>            :         }
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :         if (r600_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    1066 </span>            :         /* we need to own VRAM, so turn off the VGA renderer here
<span class="lineNum">    1067 </span>            :          * to stop it overwriting our objects */
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1070 </span>            : 
<span class="lineNum">    1071 </span>            : 
<span class="lineNum">    1072 </span>            : /*
<a name="1073"><span class="lineNum">    1073 </span>            :  * CP.</a>
<span class="lineNum">    1074 </span>            :  */
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 : void r700_cp_stop(struct radeon_device *rdev)</span>
<span class="lineNum">    1076 </span>            : {
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         if (rdev-&gt;asic-&gt;copy.copy_ring_index == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.visible_vram_size);</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_CNTL, (CP_ME_HALT | CP_PFP_HALT));</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         WREG32(SCRATCH_UMSK, 0);</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;</span>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1083 </span>            : 
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 : static int rv770_cp_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">    1085 </span>            : {
<span class="lineNum">    1086 </span>            :         const __be32 *fw_data;
<span class="lineNum">    1087 </span>            :         int i;
<span class="lineNum">    1088 </span>            : 
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw)</span>
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1091 </span>            : 
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :         r700_cp_stop(rdev);</span>
<span class="lineNum">    1093 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL,</span>
<span class="lineNum">    1094 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    1095 </span>            :                BUF_SWAP_32BIT |
<span class="lineNum">    1096 </span>            : #endif
<span class="lineNum">    1097 </span>            :                RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3));
<span class="lineNum">    1098 </span>            : 
<span class="lineNum">    1099 </span>            :         /* Reset cp */
<span class="lineNum">    1100 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);</span>
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    1103 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    1104 </span>            : 
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;pfp_fw-&gt;data;</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; R700_PFP_UCODE_SIZE; i++)</span>
<span class="lineNum">    1108 </span><span class="lineNoCov">          0 :                 WREG32(CP_PFP_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    1109 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    1110 </span>            : 
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;me_fw-&gt;data;</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; R700_PM4_UCODE_SIZE; i++)</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :                 WREG32(CP_ME_RAM_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    1115 </span>            : 
<span class="lineNum">    1116 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    1118 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_RADDR, 0);</span>
<span class="lineNum">    1119 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1120"><span class="lineNum">    1120 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1121 </span>            : 
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 : void r700_cp_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1123 </span>            : {
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    1125 </span><span class="lineNoCov">          0 :         r700_cp_stop(rdev);</span>
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, ring);</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, ring-&gt;rptr_save_reg);</span>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1129 </span>            : 
<span class="lineNum">    1130 </span><span class="lineNoCov">          0 : void rv770_set_clk_bypass_mode(struct radeon_device *rdev)</span>
<span class="lineNum">    1131 </span>            : {
<span class="lineNum">    1132 </span>            :         u32 tmp, i;
<span class="lineNum">    1133 </span>            : 
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1136 </span>            : 
<span class="lineNum">    1137 </span><span class="lineNoCov">          0 :         tmp = RREG32(CG_SPLL_FUNC_CNTL_2);</span>
<span class="lineNum">    1138 </span><span class="lineNoCov">          0 :         tmp &amp;= SCLK_MUX_SEL_MASK;</span>
<span class="lineNum">    1139 </span><span class="lineNoCov">          0 :         tmp |= SCLK_MUX_SEL(1) | SCLK_MUX_UPDATE;</span>
<span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         WREG32(CG_SPLL_FUNC_CNTL_2, tmp);</span>
<span class="lineNum">    1141 </span>            : 
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 if (RREG32(CG_SPLL_STATUS) &amp; SPLL_CHG_STATUS)</span>
<span class="lineNum">    1144 </span>            :                         break;
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    1146 </span>            :         }
<span class="lineNum">    1147 </span>            : 
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         tmp &amp;= ~SCLK_MUX_UPDATE;</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         WREG32(CG_SPLL_FUNC_CNTL_2, tmp);</span>
<span class="lineNum">    1150 </span>            : 
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         tmp = RREG32(MPLL_CNTL_MODE);</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV710) || (rdev-&gt;family == CHIP_RV730))</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~RV730_MPLL_MCLK_SEL;</span>
<span class="lineNum">    1154 </span>            :         else
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~MPLL_MCLK_SEL;</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         WREG32(MPLL_CNTL_MODE, tmp);</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1158 </span>            : 
<span class="lineNum">    1159 </span>            : /*
<a name="1160"><span class="lineNum">    1160 </span>            :  * Core functions</a>
<span class="lineNum">    1161 </span>            :  */
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 : static void rv770_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1163 </span>            : {
<span class="lineNum">    1164 </span>            :         int i, j, num_qd_pipes;
<span class="lineNum">    1165 </span>            :         u32 ta_aux_cntl;
<span class="lineNum">    1166 </span>            :         u32 sx_debug_1;
<span class="lineNum">    1167 </span>            :         u32 smx_dc_ctl0;
<span class="lineNum">    1168 </span>            :         u32 db_debug3;
<span class="lineNum">    1169 </span>            :         u32 num_gs_verts_per_thread;
<span class="lineNum">    1170 </span>            :         u32 vgt_gs_per_es;
<span class="lineNum">    1171 </span>            :         u32 gs_prim_buffer_depth = 0;
<span class="lineNum">    1172 </span>            :         u32 sq_ms_fifo_sizes;
<span class="lineNum">    1173 </span>            :         u32 sq_config;
<span class="lineNum">    1174 </span>            :         u32 sq_thread_resource_mgmt;
<span class="lineNum">    1175 </span>            :         u32 hdp_host_path_cntl;
<span class="lineNum">    1176 </span>            :         u32 sq_dyn_gpr_size_simd_ab_0;
<span class="lineNum">    1177 </span>            :         u32 gb_tiling_config = 0;
<span class="lineNum">    1178 </span>            :         u32 cc_gc_shader_pipe_config = 0;
<span class="lineNum">    1179 </span>            :         u32 mc_arb_ramcfg;
<span class="lineNum">    1180 </span>            :         u32 db_debug4, tmp;
<span class="lineNum">    1181 </span>            :         u32 inactive_pipes, shader_pipe_config;
<span class="lineNum">    1182 </span>            :         u32 disabled_rb_mask;
<span class="lineNum">    1183 </span>            :         unsigned active_number;
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span>            :         /* setup chip specs */
<span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         rdev-&gt;config.rv770.tiling_group_size = 256;</span>
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    1188 </span>            :         case CHIP_RV770:
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_pipes = 4;</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_tile_pipes = 8;</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_simds = 10;</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_backends = 4;</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gprs = 256;</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_threads = 248;</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_stack_entries = 512;</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_hw_contexts = 8;</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gs_threads = 16 * 2;</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_size = 128;</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_pos_size = 16;</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_smx_size = 112;</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sq_num_cf_insts = 2;</span>
<span class="lineNum">    1202 </span>            : 
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_num_of_sets = 7;</span>
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_prim_fifo_size = 0xF9;</span>
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_earlyz_tile_fifo_fize = 0x130;</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1208 </span>            :         case CHIP_RV730:
<span class="lineNum">    1209 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_pipes = 2;</span>
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_tile_pipes = 4;</span>
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_simds = 8;</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_backends = 2;</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gprs = 128;</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_threads = 248;</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_stack_entries = 256;</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_hw_contexts = 8;</span>
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gs_threads = 16 * 2;</span>
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_size = 256;</span>
<span class="lineNum">    1219 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_pos_size = 32;</span>
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_smx_size = 224;</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sq_num_cf_insts = 2;</span>
<span class="lineNum">    1222 </span>            : 
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_num_of_sets = 7;</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_prim_fifo_size = 0xf9;</span>
<span class="lineNum">    1225 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_earlyz_tile_fifo_fize = 0x130;</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;config.rv770.sx_max_export_pos_size &gt; 16) {</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.rv770.sx_max_export_pos_size -= 16;</span>
<span class="lineNum">    1229 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.rv770.sx_max_export_smx_size += 16;</span>
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1231 </span>            :                 break;
<span class="lineNum">    1232 </span>            :         case CHIP_RV710:
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_pipes = 2;</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_tile_pipes = 2;</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_simds = 2;</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_backends = 1;</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gprs = 256;</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_threads = 192;</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_stack_entries = 256;</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_hw_contexts = 4;</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gs_threads = 8 * 2;</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_size = 128;</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_pos_size = 16;</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_smx_size = 112;</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sq_num_cf_insts = 1;</span>
<span class="lineNum">    1246 </span>            : 
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_num_of_sets = 7;</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_prim_fifo_size = 0x40;</span>
<span class="lineNum">    1249 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_earlyz_tile_fifo_fize = 0x130;</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1252 </span>            :         case CHIP_RV740:
<span class="lineNum">    1253 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_pipes = 4;</span>
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_tile_pipes = 4;</span>
<span class="lineNum">    1255 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_simds = 8;</span>
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_backends = 4;</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gprs = 256;</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_threads = 248;</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_stack_entries = 512;</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_hw_contexts = 8;</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.max_gs_threads = 16 * 2;</span>
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_size = 256;</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_pos_size = 32;</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_max_export_smx_size = 224;</span>
<span class="lineNum">    1265 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sq_num_cf_insts = 2;</span>
<span class="lineNum">    1266 </span>            : 
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sx_num_of_sets = 7;</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_prim_fifo_size = 0x100;</span>
<span class="lineNum">    1269 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_hiz_tile_fifo_size = 0x30;</span>
<span class="lineNum">    1270 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.rv770.sc_earlyz_tile_fifo_fize = 0x130;</span>
<span class="lineNum">    1271 </span>            : 
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;config.rv770.sx_max_export_pos_size &gt; 16) {</span>
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.rv770.sx_max_export_pos_size -= 16;</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                         rdev-&gt;config.rv770.sx_max_export_smx_size += 16;</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1276 </span>            :                 break;
<span class="lineNum">    1277 </span>            :         default:
<span class="lineNum">    1278 </span>            :                 break;
<span class="lineNum">    1279 </span>            :         }
<span class="lineNum">    1280 </span>            : 
<span class="lineNum">    1281 </span>            :         /* Initialize HDP */
<span class="lineNum">    1282 </span>            :         j = 0;
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 32; i++) {</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    1285 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 j += 0x18;</span>
<span class="lineNum">    1290 </span>            :         }
<span class="lineNum">    1291 </span>            : 
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :         WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));</span>
<span class="lineNum">    1293 </span>            : 
<span class="lineNum">    1294 </span>            :         /* setup tiling, simd, pipe config */
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         mc_arb_ramcfg = RREG32(MC_ARB_RAMCFG);</span>
<span class="lineNum">    1296 </span>            : 
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :         shader_pipe_config = RREG32(CC_GC_SHADER_PIPE_CONFIG);</span>
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         inactive_pipes = (shader_pipe_config &amp; INACTIVE_QD_PIPES_MASK) &gt;&gt; INACTIVE_QD_PIPES_SHIFT;</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :         for (i = 0, tmp = 1, active_number = 0; i &lt; R7XX_MAX_PIPES; i++) {</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                 if (!(inactive_pipes &amp; tmp)) {</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                         active_number++;</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 tmp &lt;&lt;= 1;</span>
<span class="lineNum">    1304 </span>            :         }
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :         if (active_number == 1) {</span>
<span class="lineNum">    1306 </span><span class="lineNoCov">          0 :                 WREG32(SPI_CONFIG_CNTL, DISABLE_INTERP_1);</span>
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                 WREG32(SPI_CONFIG_CNTL, 0);</span>
<span class="lineNum">    1309 </span>            :         }
<span class="lineNum">    1310 </span>            : 
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :         cc_gc_shader_pipe_config = RREG32(CC_GC_SHADER_PIPE_CONFIG) &amp; 0xffffff00;</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         tmp = rdev-&gt;config.rv770.max_simds -</span>
<span class="lineNum">    1313 </span><span class="lineNoCov">          0 :                 r600_count_pipe_bits((cc_gc_shader_pipe_config &gt;&gt; 16) &amp; R7XX_MAX_SIMDS_MASK);</span>
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         rdev-&gt;config.rv770.active_simds = tmp;</span>
<span class="lineNum">    1315 </span>            : 
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;config.rv770.max_tile_pipes) {</span>
<span class="lineNum">    1317 </span>            :         case 1:
<span class="lineNum">    1318 </span>            :         default:
<span class="lineNum">    1319 </span>            :                 gb_tiling_config = PIPE_TILING(0);
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1321 </span>            :         case 2:
<span class="lineNum">    1322 </span>            :                 gb_tiling_config = PIPE_TILING(1);
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1324 </span>            :         case 4:
<span class="lineNum">    1325 </span>            :                 gb_tiling_config = PIPE_TILING(2);
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1327 </span>            :         case 8:
<span class="lineNum">    1328 </span>            :                 gb_tiling_config = PIPE_TILING(3);
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1330 </span>            :         }
<span class="lineNum">    1331 </span><span class="lineNoCov">          0 :         rdev-&gt;config.rv770.tiling_npipes = rdev-&gt;config.rv770.max_tile_pipes;</span>
<span class="lineNum">    1332 </span>            : 
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         disabled_rb_mask = (RREG32(CC_RB_BACKEND_DISABLE) &gt;&gt; 16) &amp; R7XX_MAX_BACKENDS_MASK;</span>
<span class="lineNum">    1334 </span>            :         tmp = 0;
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;config.rv770.max_backends; i++)</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                 tmp |= (1 &lt;&lt; i);</span>
<span class="lineNum">    1337 </span>            :         /* if all the backends are disabled, fix it up here */
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         if ((disabled_rb_mask &amp; tmp) == tmp) {</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;config.rv770.max_backends; i++)</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                         disabled_rb_mask &amp;= ~(1 &lt;&lt; i);</span>
<span class="lineNum">    1341 </span>            :         }
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :         tmp = (gb_tiling_config &amp; PIPE_TILING__MASK) &gt;&gt; PIPE_TILING__SHIFT;</span>
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         tmp = r6xx_remap_render_backend(rdev, tmp, rdev-&gt;config.rv770.max_backends,</span>
<span class="lineNum">    1344 </span>            :                                         R7XX_MAX_BACKENDS, disabled_rb_mask);
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :         gb_tiling_config |= tmp &lt;&lt; 16;</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :         rdev-&gt;config.rv770.backend_map = tmp;</span>
<span class="lineNum">    1347 </span>            : 
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV770)</span>
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                 gb_tiling_config |= BANK_TILING(1);</span>
<span class="lineNum">    1350 </span>            :         else {
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :                 if ((mc_arb_ramcfg &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT)</span>
<span class="lineNum">    1352 </span><span class="lineNoCov">          0 :                         gb_tiling_config |= BANK_TILING(1);</span>
<span class="lineNum">    1353 </span>            :                 else
<span class="lineNum">    1354 </span>            :                         gb_tiling_config |= BANK_TILING(0);
<span class="lineNum">    1355 </span>            :         }
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :         rdev-&gt;config.rv770.tiling_nbanks = 4 &lt;&lt; ((gb_tiling_config &gt;&gt; 4) &amp; 0x3);</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :         gb_tiling_config |= GROUP_SIZE((mc_arb_ramcfg &amp; BURSTLENGTH_MASK) &gt;&gt; BURSTLENGTH_SHIFT);</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :         if (((mc_arb_ramcfg &amp; NOOFROWS_MASK) &gt;&gt; NOOFROWS_SHIFT) &gt; 3) {</span>
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                 gb_tiling_config |= ROW_TILING(3);</span>
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                 gb_tiling_config |= SAMPLE_SPLIT(3);</span>
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1362 </span><span class="lineNoCov">          0 :                 gb_tiling_config |=</span>
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                         ROW_TILING(((mc_arb_ramcfg &amp; NOOFROWS_MASK) &gt;&gt; NOOFROWS_SHIFT));</span>
<span class="lineNum">    1364 </span><span class="lineNoCov">          0 :                 gb_tiling_config |=</span>
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                         SAMPLE_SPLIT(((mc_arb_ramcfg &amp; NOOFROWS_MASK) &gt;&gt; NOOFROWS_SHIFT));</span>
<span class="lineNum">    1366 </span>            :         }
<span class="lineNum">    1367 </span>            : 
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :         gb_tiling_config |= BANK_SWAPS(1);</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :         rdev-&gt;config.rv770.tile_config = gb_tiling_config;</span>
<span class="lineNum">    1370 </span>            : 
<span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         WREG32(GB_TILING_CONFIG, gb_tiling_config);</span>
<span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         WREG32(DCP_TILING_CONFIG, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         WREG32(HDP_TILING_CONFIG, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :         WREG32(DMA_TILING_CONFIG, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :         WREG32(DMA_TILING_CONFIG2, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV730) {</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :                 WREG32(UVD_UDEC_DB_TILING_CONFIG, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                 WREG32(UVD_UDEC_DBW_TILING_CONFIG, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                 WREG32(UVD_UDEC_TILING_CONFIG, (gb_tiling_config &amp; 0xffff));</span>
<span class="lineNum">    1380 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1381 </span>            : 
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         WREG32(CGTS_SYS_TCC_DISABLE, 0);</span>
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         WREG32(CGTS_TCC_DISABLE, 0);</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :         WREG32(CGTS_USER_SYS_TCC_DISABLE, 0);</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :         WREG32(CGTS_USER_TCC_DISABLE, 0);</span>
<span class="lineNum">    1386 </span>            : 
<span class="lineNum">    1387 </span>            : 
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         num_qd_pipes = R7XX_MAX_PIPES - r600_count_pipe_bits((cc_gc_shader_pipe_config &amp; INACTIVE_QD_PIPES_MASK) &gt;&gt; 8);</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         WREG32(VGT_OUT_DEALLOC_CNTL, (num_qd_pipes * 4) &amp; DEALLOC_DIST_MASK);</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :         WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((num_qd_pipes * 4) - 2) &amp; VTX_REUSE_DEPTH_MASK);</span>
<span class="lineNum">    1391 </span>            : 
<span class="lineNum">    1392 </span>            :         /* set HW defaults for 3D engine */
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :         WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) |</span>
<span class="lineNum">    1394 </span>            :                                      ROQ_IB2_START(0x2b)));
<span class="lineNum">    1395 </span>            : 
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :         WREG32(CP_MEQ_THRESHOLDS, STQ_SPLIT(0x30));</span>
<span class="lineNum">    1397 </span>            : 
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :         ta_aux_cntl = RREG32(TA_CNTL_AUX);</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :         WREG32(TA_CNTL_AUX, ta_aux_cntl | DISABLE_CUBE_ANISO);</span>
<span class="lineNum">    1400 </span>            : 
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :         sx_debug_1 = RREG32(SX_DEBUG_1);</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :         sx_debug_1 |= ENABLE_NEW_SMX_ADDRESS;</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :         WREG32(SX_DEBUG_1, sx_debug_1);</span>
<span class="lineNum">    1404 </span>            : 
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 = RREG32(SMX_DC_CTL0);</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 &amp;= ~CACHE_DEPTH(0x1ff);</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :         smx_dc_ctl0 |= CACHE_DEPTH((rdev-&gt;config.rv770.sx_num_of_sets * 64) - 1);</span>
<span class="lineNum">    1408 </span><span class="lineNoCov">          0 :         WREG32(SMX_DC_CTL0, smx_dc_ctl0);</span>
<span class="lineNum">    1409 </span>            : 
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family != CHIP_RV740)</span>
<span class="lineNum">    1411 </span><span class="lineNoCov">          0 :                 WREG32(SMX_EVENT_CTL, (ES_FLUSH_CTL(4) |</span>
<span class="lineNum">    1412 </span>            :                                        GS_FLUSH_CTL(4) |
<span class="lineNum">    1413 </span>            :                                        ACK_FLUSH_CTL(3) |
<span class="lineNum">    1414 </span>            :                                        SYNC_FLUSH_CTL));
<span class="lineNum">    1415 </span>            : 
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family != CHIP_RV770)</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 WREG32(SMX_SAR_CTL0, 0x00003f3f);</span>
<span class="lineNum">    1418 </span>            : 
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :         db_debug3 = RREG32(DB_DEBUG3);</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :         db_debug3 &amp;= ~DB_CLK_OFF_DELAY(0x1f);</span>
<span class="lineNum">    1421 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    1422 </span>            :         case CHIP_RV770:
<span class="lineNum">    1423 </span>            :         case CHIP_RV740:
<span class="lineNum">    1424 </span><span class="lineNoCov">          0 :                 db_debug3 |= DB_CLK_OFF_DELAY(0x1f);</span>
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1426 </span>            :         case CHIP_RV710:
<span class="lineNum">    1427 </span>            :         case CHIP_RV730:
<span class="lineNum">    1428 </span>            :         default:
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 db_debug3 |= DB_CLK_OFF_DELAY(2);</span>
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1431 </span>            :         }
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         WREG32(DB_DEBUG3, db_debug3);</span>
<span class="lineNum">    1433 </span>            : 
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family != CHIP_RV770) {</span>
<span class="lineNum">    1435 </span><span class="lineNoCov">          0 :                 db_debug4 = RREG32(DB_DEBUG4);</span>
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :                 db_debug4 |= DISABLE_TILE_COVERED_FOR_PS_ITER;</span>
<span class="lineNum">    1437 </span><span class="lineNoCov">          0 :                 WREG32(DB_DEBUG4, db_debug4);</span>
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1439 </span>            : 
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :         WREG32(SX_EXPORT_BUFFER_SIZES, (COLOR_BUFFER_SIZE((rdev-&gt;config.rv770.sx_max_export_size / 4) - 1) |</span>
<span class="lineNum">    1441 </span>            :                                         POSITION_BUFFER_SIZE((rdev-&gt;config.rv770.sx_max_export_pos_size / 4) - 1) |
<span class="lineNum">    1442 </span>            :                                         SMX_BUFFER_SIZE((rdev-&gt;config.rv770.sx_max_export_smx_size / 4) - 1)));
<span class="lineNum">    1443 </span>            : 
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_FIFO_SIZE, (SC_PRIM_FIFO_SIZE(rdev-&gt;config.rv770.sc_prim_fifo_size) |</span>
<span class="lineNum">    1445 </span>            :                                  SC_HIZ_TILE_FIFO_SIZE(rdev-&gt;config.rv770.sc_hiz_tile_fifo_size) |
<span class="lineNum">    1446 </span>            :                                  SC_EARLYZ_TILE_FIFO_SIZE(rdev-&gt;config.rv770.sc_earlyz_tile_fifo_fize)));
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_MULTI_CHIP_CNTL, 0);</span>
<span class="lineNum">    1449 </span>            : 
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :         WREG32(VGT_NUM_INSTANCES, 1);</span>
<span class="lineNum">    1451 </span>            : 
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :         WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(4));</span>
<span class="lineNum">    1453 </span>            : 
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :         WREG32(CP_PERFMON_CNTL, 0);</span>
<span class="lineNum">    1455 </span>            : 
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :         sq_ms_fifo_sizes = (CACHE_FIFO_SIZE(16 * rdev-&gt;config.rv770.sq_num_cf_insts) |</span>
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :                             DONE_FIFO_HIWATER(0xe0) |</span>
<span class="lineNum">    1458 </span>            :                             ALU_UPDATE_FIFO_HIWATER(0x8));
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    1460 </span>            :         case CHIP_RV770:
<span class="lineNum">    1461 </span>            :         case CHIP_RV730:
<span class="lineNum">    1462 </span>            :         case CHIP_RV710:
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :                 sq_ms_fifo_sizes |= FETCH_FIFO_HIWATER(0x1);</span>
<span class="lineNum">    1464 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1465 </span>            :         case CHIP_RV740:
<span class="lineNum">    1466 </span>            :         default:
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 sq_ms_fifo_sizes |= FETCH_FIFO_HIWATER(0x4);</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1469 </span>            :         }
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :         WREG32(SQ_MS_FIFO_SIZES, sq_ms_fifo_sizes);</span>
<span class="lineNum">    1471 </span>            : 
<span class="lineNum">    1472 </span>            :         /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
<span class="lineNum">    1473 </span>            :          * should be adjusted as needed by the 2D/3D drivers.  This just sets default values
<span class="lineNum">    1474 </span>            :          */
<span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         sq_config = RREG32(SQ_CONFIG);</span>
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :         sq_config &amp;= ~(PS_PRIO(3) |</span>
<span class="lineNum">    1477 </span>            :                        VS_PRIO(3) |
<span class="lineNum">    1478 </span>            :                        GS_PRIO(3) |
<span class="lineNum">    1479 </span>            :                        ES_PRIO(3));
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :         sq_config |= (DX9_CONSTS |</span>
<span class="lineNum">    1481 </span>            :                       VC_ENABLE |
<span class="lineNum">    1482 </span>            :                       EXPORT_SRC_C |
<span class="lineNum">    1483 </span>            :                       PS_PRIO(0) |
<span class="lineNum">    1484 </span>            :                       VS_PRIO(1) |
<span class="lineNum">    1485 </span>            :                       GS_PRIO(2) |
<span class="lineNum">    1486 </span>            :                       ES_PRIO(3));
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV710)</span>
<span class="lineNum">    1488 </span>            :                 /* no vertex cache */
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 sq_config &amp;= ~VC_ENABLE;</span>
<span class="lineNum">    1490 </span>            : 
<span class="lineNum">    1491 </span><span class="lineNoCov">          0 :         WREG32(SQ_CONFIG, sq_config);</span>
<span class="lineNum">    1492 </span>            : 
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_1,  (NUM_PS_GPRS((rdev-&gt;config.rv770.max_gprs * 24)/64) |</span>
<span class="lineNum">    1494 </span>            :                                          NUM_VS_GPRS((rdev-&gt;config.rv770.max_gprs * 24)/64) |
<span class="lineNum">    1495 </span>            :                                          NUM_CLAUSE_TEMP_GPRS(((rdev-&gt;config.rv770.max_gprs * 24)/64)/2)));
<span class="lineNum">    1496 </span>            : 
<span class="lineNum">    1497 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_2,  (NUM_GS_GPRS((rdev-&gt;config.rv770.max_gprs * 7)/64) |</span>
<span class="lineNum">    1498 </span>            :                                          NUM_ES_GPRS((rdev-&gt;config.rv770.max_gprs * 7)/64)));
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         sq_thread_resource_mgmt = (NUM_PS_THREADS((rdev-&gt;config.rv770.max_threads * 4)/8) |</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                                    NUM_VS_THREADS((rdev-&gt;config.rv770.max_threads * 2)/8) |</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                                    NUM_ES_THREADS((rdev-&gt;config.rv770.max_threads * 1)/8));</span>
<span class="lineNum">    1503 </span><span class="lineNoCov">          0 :         if (((rdev-&gt;config.rv770.max_threads * 1) / 8) &gt; rdev-&gt;config.rv770.max_gs_threads)</span>
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 sq_thread_resource_mgmt |= NUM_GS_THREADS(rdev-&gt;config.rv770.max_gs_threads);</span>
<span class="lineNum">    1505 </span>            :         else
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                 sq_thread_resource_mgmt |= NUM_GS_THREADS((rdev-&gt;config.rv770.max_gs_threads * 1)/8);</span>
<span class="lineNum">    1507 </span><span class="lineNoCov">          0 :         WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt);</span>
<span class="lineNum">    1508 </span>            : 
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_1, (NUM_PS_STACK_ENTRIES((rdev-&gt;config.rv770.max_stack_entries * 1)/4) |</span>
<span class="lineNum">    1510 </span>            :                                                      NUM_VS_STACK_ENTRIES((rdev-&gt;config.rv770.max_stack_entries * 1)/4)));
<span class="lineNum">    1511 </span>            : 
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_2, (NUM_GS_STACK_ENTRIES((rdev-&gt;config.rv770.max_stack_entries * 1)/4) |</span>
<span class="lineNum">    1513 </span>            :                                                      NUM_ES_STACK_ENTRIES((rdev-&gt;config.rv770.max_stack_entries * 1)/4)));
<span class="lineNum">    1514 </span>            : 
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :         sq_dyn_gpr_size_simd_ab_0 = (SIMDA_RING0((rdev-&gt;config.rv770.max_gprs * 38)/64) |</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                                      SIMDA_RING1((rdev-&gt;config.rv770.max_gprs * 38)/64) |</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                                      SIMDB_RING0((rdev-&gt;config.rv770.max_gprs * 38)/64) |</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                                      SIMDB_RING1((rdev-&gt;config.rv770.max_gprs * 38)/64));</span>
<span class="lineNum">    1519 </span>            : 
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_0, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_1, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_2, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_3, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_4, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1525 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_5, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1526 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_6, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 :         WREG32(SQ_DYN_GPR_SIZE_SIMD_AB_7, sq_dyn_gpr_size_simd_ab_0);</span>
<span class="lineNum">    1528 </span>            : 
<span class="lineNum">    1529 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_FORCE_EOV_MAX_CNTS, (FORCE_EOV_MAX_CLK_CNT(4095) |</span>
<span class="lineNum">    1530 </span>            :                                           FORCE_EOV_MAX_REZ_CNT(255)));
<span class="lineNum">    1531 </span>            : 
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV710)</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                 WREG32(VGT_CACHE_INVALIDATION, (CACHE_INVALIDATION(TC_ONLY) |</span>
<span class="lineNum">    1534 </span>            :                                                 AUTO_INVLD_EN(ES_AND_GS_AUTO)));
<span class="lineNum">    1535 </span>            :         else
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                 WREG32(VGT_CACHE_INVALIDATION, (CACHE_INVALIDATION(VC_AND_TC) |</span>
<span class="lineNum">    1537 </span>            :                                                 AUTO_INVLD_EN(ES_AND_GS_AUTO)));
<span class="lineNum">    1538 </span>            : 
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    1540 </span>            :         case CHIP_RV770:
<span class="lineNum">    1541 </span>            :         case CHIP_RV730:
<span class="lineNum">    1542 </span>            :         case CHIP_RV740:
<span class="lineNum">    1543 </span>            :                 gs_prim_buffer_depth = 384;
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1545 </span>            :         case CHIP_RV710:
<span class="lineNum">    1546 </span>            :                 gs_prim_buffer_depth = 128;
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1548 </span>            :         default:
<span class="lineNum">    1549 </span>            :                 break;
<span class="lineNum">    1550 </span>            :         }
<span class="lineNum">    1551 </span>            : 
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         num_gs_verts_per_thread = rdev-&gt;config.rv770.max_pipes * 16;</span>
<span class="lineNum">    1553 </span><span class="lineNoCov">          0 :         vgt_gs_per_es = gs_prim_buffer_depth + num_gs_verts_per_thread;</span>
<span class="lineNum">    1554 </span>            :         /* Max value for this is 256 */
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :         if (vgt_gs_per_es &gt; 256)</span>
<span class="lineNum">    1556 </span>            :                 vgt_gs_per_es = 256;
<span class="lineNum">    1557 </span>            : 
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :         WREG32(VGT_ES_PER_GS, 128);</span>
<span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_PER_ES, vgt_gs_per_es);</span>
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_PER_VS, 2);</span>
<span class="lineNum">    1561 </span>            : 
<span class="lineNum">    1562 </span>            :         /* more default values. 2D/3D driver should adjust as needed */
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_VERTEX_REUSE, 16);</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_LINE_STIPPLE_STATE, 0);</span>
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :         WREG32(VGT_STRMOUT_EN, 0);</span>
<span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         WREG32(SX_MISC, 0);</span>
<span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_MODE_CNTL, 0);</span>
<span class="lineNum">    1568 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_EDGERULE, 0xaaaaaaaa);</span>
<span class="lineNum">    1569 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_AA_CONFIG, 0);</span>
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_CLIPRECT_RULE, 0xffff);</span>
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_LINE_STIPPLE, 0);</span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         WREG32(SPI_INPUT_Z, 0);</span>
<span class="lineNum">    1573 </span><span class="lineNoCov">          0 :         WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2));</span>
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR7_FRAG, 0);</span>
<span class="lineNum">    1575 </span>            : 
<span class="lineNum">    1576 </span>            :         /* clear render buffer base addresses */
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR0_BASE, 0);</span>
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR1_BASE, 0);</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR2_BASE, 0);</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR3_BASE, 0);</span>
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR4_BASE, 0);</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR5_BASE, 0);</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR6_BASE, 0);</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR7_BASE, 0);</span>
<span class="lineNum">    1585 </span>            : 
<span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         WREG32(TCP_CNTL, 0);</span>
<span class="lineNum">    1587 </span>            : 
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         hdp_host_path_cntl = RREG32(HDP_HOST_PATH_CNTL);</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :         WREG32(HDP_HOST_PATH_CNTL, hdp_host_path_cntl);</span>
<span class="lineNum">    1590 </span>            : 
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_MULTI_CHIP_CNTL, 0);</span>
<span class="lineNum">    1592 </span>            : 
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA |</span>
<span class="lineNum">    1594 </span>            :                                           NUM_CLIP_SEQ(3)));
<span class="lineNum">    1595 </span><span class="lineNoCov">          0 :         WREG32(VC_ENHANCE, 0);</span>
<a name="1596"><span class="lineNum">    1596 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1597 </span>            : 
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 : void r700_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)</span>
<span class="lineNum">    1599 </span>            : {
<span class="lineNum">    1600 </span>            :         u64 size_bf, size_af;
<span class="lineNum">    1601 </span>            : 
<span class="lineNum">    1602 </span><span class="lineNoCov">          0 :         if (mc-&gt;mc_vram_size &gt; 0xE0000000) {</span>
<span class="lineNum">    1603 </span>            :                 /* leave room for at least 512M GTT */
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;limiting VRAM\n&quot;);</span>
<span class="lineNum">    1605 </span><span class="lineNoCov">          0 :                 mc-&gt;real_vram_size = 0xE0000000;</span>
<span class="lineNum">    1606 </span><span class="lineNoCov">          0 :                 mc-&gt;mc_vram_size = 0xE0000000;</span>
<span class="lineNum">    1607 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1608 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1609 </span><span class="lineNoCov">          0 :                 size_bf = mc-&gt;gtt_start;</span>
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :                 size_af = mc-&gt;mc_mask - mc-&gt;gtt_end;</span>
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :                 if (size_bf &gt; size_af) {</span>
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                         if (mc-&gt;mc_vram_size &gt; size_bf) {</span>
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;limiting VRAM\n&quot;);</span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :                                 mc-&gt;real_vram_size = size_bf;</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                                 mc-&gt;mc_vram_size = size_bf;</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                         mc-&gt;vram_start = mc-&gt;gtt_start - mc-&gt;mc_vram_size;</span>
<span class="lineNum">    1618 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :                         if (mc-&gt;mc_vram_size &gt; size_af) {</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;limiting VRAM\n&quot;);</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                                 mc-&gt;real_vram_size = size_af;</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :                                 mc-&gt;mc_vram_size = size_af;</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                         mc-&gt;vram_start = mc-&gt;gtt_end + 1;</span>
<span class="lineNum">    1625 </span>            :                 }
<span class="lineNum">    1626 </span><span class="lineNoCov">          0 :                 mc-&gt;vram_end = mc-&gt;vram_start + mc-&gt;mc_vram_size - 1;</span>
<span class="lineNum">    1627 </span>            :                 dev_info(rdev-&gt;dev, &quot;VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n&quot;,
<span class="lineNum">    1628 </span>            :                                 mc-&gt;mc_vram_size &gt;&gt; 20, mc-&gt;vram_start,
<span class="lineNum">    1629 </span>            :                                 mc-&gt;vram_end, mc-&gt;real_vram_size &gt;&gt; 20);
<span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :                 radeon_vram_location(rdev, &amp;rdev-&gt;mc, 0);</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">    1633 </span><span class="lineNoCov">          0 :                 radeon_gtt_location(rdev, mc);</span>
<span class="lineNum">    1634 </span>            :         }
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1636 </span>            : 
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 : static int rv770_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1638 </span>            : {
<span class="lineNum">    1639 </span>            :         u32 tmp;
<span class="lineNum">    1640 </span>            :         int chansize, numchan;
<span class="lineNum">    1641 </span>            : 
<span class="lineNum">    1642 </span>            :         /* Get VRAM informations */
<span class="lineNum">    1643 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_ARB_RAMCFG);</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         if (tmp &amp; CHANSIZE_OVERRIDE) {</span>
<span class="lineNum">    1646 </span>            :                 chansize = 16;
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         } else if (tmp &amp; CHANSIZE_MASK) {</span>
<span class="lineNum">    1648 </span>            :                 chansize = 64;
<span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1650 </span>            :                 chansize = 32;
<span class="lineNum">    1651 </span>            :         }
<span class="lineNum">    1652 </span><span class="lineNoCov">          0 :         tmp = RREG32(MC_SHARED_CHMAP);</span>
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         switch ((tmp &amp; NOOFCHAN_MASK) &gt;&gt; NOOFCHAN_SHIFT) {</span>
<span class="lineNum">    1654 </span>            :         case 0:
<span class="lineNum">    1655 </span>            :         default:
<span class="lineNum">    1656 </span>            :                 numchan = 1;
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1658 </span>            :         case 1:
<span class="lineNum">    1659 </span>            :                 numchan = 2;
<span class="lineNum">    1660 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1661 </span>            :         case 2:
<span class="lineNum">    1662 </span>            :                 numchan = 4;
<span class="lineNum">    1663 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1664 </span>            :         case 3:
<span class="lineNum">    1665 </span>            :                 numchan = 8;
<span class="lineNum">    1666 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1667 </span>            :         }
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = numchan * chansize;</span>
<span class="lineNum">    1669 </span>            :         /* Could aper size report 0 ? */
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_base = rdev-&gt;fb_aper_offset;</span>
<span class="lineNum">    1671 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_size = rdev-&gt;fb_aper_size;</span>
<span class="lineNum">    1672 </span>            :         /* Setup GPU memory space */
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.mc_vram_size = RREG32(CONFIG_MEMSIZE);</span>
<span class="lineNum">    1674 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.real_vram_size = RREG32(CONFIG_MEMSIZE);</span>
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.visible_vram_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">    1676 </span><span class="lineNoCov">          0 :         r700_vram_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">    1677 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<span class="lineNum">    1678 </span>            : 
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1680"><span class="lineNum">    1680 </span>            : }</a>
<span class="lineNum">    1681 </span>            : 
<span class="lineNum">    1682 </span><span class="lineNoCov">          0 : static int rv770_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    1683 </span>            : {
<span class="lineNum">    1684 </span>            :         struct radeon_ring *ring;
<span class="lineNum">    1685 </span>            :         int r;
<span class="lineNum">    1686 </span>            : 
<span class="lineNum">    1687 </span>            :         /* enable pcie gen2 link */
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         rv770_pcie_gen2_enable(rdev);</span>
<span class="lineNum">    1689 </span>            : 
<span class="lineNum">    1690 </span>            :         /* scratch needs to be initialized before MC */
<span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         r = r600_vram_scratch_init(rdev);</span>
<span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1694 </span>            : 
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         rv770_mc_program(rdev);</span>
<span class="lineNum">    1696 </span>            : 
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                 rv770_agp_enable(rdev);</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :                 r = rv770_pcie_gart_enable(rdev);</span>
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1703 </span>            :         }
<span class="lineNum">    1704 </span>            : 
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         rv770_gpu_init(rdev);</span>
<span class="lineNum">    1706 </span>            : 
<span class="lineNum">    1707 </span>            :         /* allocate wb buffer */
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1711 </span>            : 
<span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1714 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1716 </span>            :         }
<span class="lineNum">    1717 </span>            : 
<span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_DMA_INDEX);</span>
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing DMA fences (%d).\n&quot;, r);</span>
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1722 </span>            :         }
<span class="lineNum">    1723 </span>            : 
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :         r = uvd_v2_2_resume(rdev);</span>
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">    1726 </span><span class="lineNoCov">          0 :                 r = radeon_fence_driver_start_ring(rdev,</span>
<span class="lineNum">    1727 </span>            :                                                    R600_RING_TYPE_UVD_INDEX);
<span class="lineNum">    1728 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;UVD fences init error (%d).\n&quot;, r);</span>
<span class="lineNum">    1730 </span>            :         }
<span class="lineNum">    1731 </span>            : 
<span class="lineNum">    1732 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0;</span>
<span class="lineNum">    1734 </span>            : 
<span class="lineNum">    1735 </span>            :         /* Enable IRQ */
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    1737 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1740 </span>            :         }
<span class="lineNum">    1741 </span>            : 
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :         r = r600_irq_init(rdev);</span>
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: IH init failed (%d).\n&quot;, r);</span>
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1747 </span>            :         }
<span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         r600_irq_set(rdev);</span>
<span class="lineNum">    1749 </span>            : 
<span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, RADEON_WB_CP_RPTR_OFFSET,</span>
<span class="lineNum">    1752 </span>            :                              RADEON_CP_PACKET2);
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1754 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1755 </span>            : 
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX];</span>
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, R600_WB_DMA_RPTR_OFFSET,</span>
<span class="lineNum">    1758 </span>            :                              DMA_PACKET(DMA_PACKET_NOP, 0, 0, 0));
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1761 </span>            : 
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :         r = rv770_cp_load_microcode(rdev);</span>
<span class="lineNum">    1763 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         r = r600_cp_resume(rdev);</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1767 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1768 </span>            : 
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         r = r600_dma_resume(rdev);</span>
<span class="lineNum">    1770 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1772 </span>            : 
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         if (ring-&gt;ring_size) {</span>
<span class="lineNum">    1775 </span><span class="lineNoCov">          0 :                 r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, 0,</span>
<span class="lineNum">    1776 </span>            :                                      RADEON_CP_PACKET2);
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :                 if (!r)</span>
<span class="lineNum">    1778 </span><span class="lineNoCov">          0 :                         r = uvd_v1_0_init(rdev);</span>
<span class="lineNum">    1779 </span>            : 
<span class="lineNum">    1780 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: failed initializing UVD (%d).\n&quot;, r);</span>
<span class="lineNum">    1782 </span>            :         }
<span class="lineNum">    1783 </span>            : 
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1788 </span>            :         }
<span class="lineNum">    1789 </span>            : 
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         r = radeon_audio_init(rdev);</span>
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1792 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: audio init failed\n&quot;);</span>
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1794 </span>            :         }
<span class="lineNum">    1795 </span>            : 
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1798 </span>            : 
<span class="lineNum">    1799 </span><span class="lineNoCov">          0 : int rv770_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    1800 </span>            : {
<span class="lineNum">    1801 </span>            :         int r;
<span class="lineNum">    1802 </span>            : 
<span class="lineNum">    1803 </span>            :         /* Do not reset GPU before posting, on rv770 hw unlike on r500 hw,
<span class="lineNum">    1804 </span>            :          * posting will perform necessary task to bring back GPU into good
<span class="lineNum">    1805 </span>            :          * shape.
<span class="lineNum">    1806 </span>            :          */
<span class="lineNum">    1807 </span>            :         /* post card */
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    1809 </span>            : 
<span class="lineNum">    1810 </span>            :         /* init golden registers */
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         rv770_init_golden_registers(rdev);</span>
<span class="lineNum">    1812 </span>            : 
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.pm_method == PM_METHOD_DPM)</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                 radeon_pm_resume(rdev);</span>
<span class="lineNum">    1815 </span>            : 
<span class="lineNum">    1816 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    1817 </span><span class="lineNoCov">          0 :         r = rv770_startup(rdev);</span>
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;r600 startup failed on resume\n&quot;);</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    1821 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1822 </span>            :         }
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">    1825 </span>            : 
<a name="1826"><span class="lineNum">    1826 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1827 </span>            : 
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 : int rv770_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    1829 </span>            : {
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    1831 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :         uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         radeon_uvd_suspend(rdev);</span>
<span class="lineNum">    1834 </span><span class="lineNoCov">          0 :         r700_cp_stop(rdev);</span>
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         r600_dma_stop(rdev);</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :         r600_irq_suspend(rdev);</span>
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    1838 </span><span class="lineNoCov">          0 :         rv770_pcie_gart_disable(rdev);</span>
<span class="lineNum">    1839 </span>            : 
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1841 </span>            : }
<span class="lineNum">    1842 </span>            : 
<span class="lineNum">    1843 </span>            : /* Plan is to move initialization in that function and use
<span class="lineNum">    1844 </span>            :  * helper function so that radeon_device_init pretty much
<span class="lineNum">    1845 </span>            :  * do nothing more than calling asic specific function. This
<span class="lineNum">    1846 </span>            :  * should also allow to remove a bunch of callback function
<a name="1847"><span class="lineNum">    1847 </span>            :  * like vram_info.</a>
<span class="lineNum">    1848 </span>            :  */
<span class="lineNum">    1849 </span><span class="lineNoCov">          0 : int rv770_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1850 </span>            : {
<span class="lineNum">    1851 </span>            :         int r;
<span class="lineNum">    1852 </span>            : 
<span class="lineNum">    1853 </span>            :         /* Read BIOS */
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1857 </span>            :         }
<span class="lineNum">    1858 </span>            :         /* Must be an ATOMBIOS */
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for R600 GPU\n&quot;);</span>
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1862 </span>            :         }
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         r = radeon_atombios_init(rdev);</span>
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1866 </span>            :         /* Post card if necessary */
<span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         if (!radeon_card_posted(rdev)) {</span>
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;bios) {</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Card not posted and no BIOS - ignoring\n&quot;);</span>
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1871 </span>            :                 }
<span class="lineNum">    1872 </span>            :                 DRM_INFO(&quot;GPU not posted. posting now...\n&quot;);
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                 atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1875 </span>            :         /* init golden registers */
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         rv770_init_golden_registers(rdev);</span>
<span class="lineNum">    1877 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    1878 </span><span class="lineNoCov">          0 :         r600_scratch_init(rdev);</span>
<span class="lineNum">    1879 </span>            :         /* Initialize surface registers */
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    1881 </span>            :         /* Initialize clocks */
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    1883 </span>            :         /* Fence driver */
<span class="lineNum">    1884 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1887 </span>            :         /* initialize AGP */
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">    1892 </span>            :         }
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         r = rv770_mc_init(rdev);</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1896 </span>            :         /* Memory manager */
<span class="lineNum">    1897 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1900 </span>            : 
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw || !rdev-&gt;rlc_fw) {</span>
<span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                 r = r600_init_microcode(rdev);</span>
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1906 </span>            :                 }
<span class="lineNum">    1907 </span>            :         }
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span>            :         /* Initialize power management */
<span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    1911 </span>            : 
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024);</span>
<span class="lineNum">    1914 </span>            : 
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    1916 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_DMA_INDEX], 64 * 1024);</span>
<span class="lineNum">    1917 </span>            : 
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :         r = radeon_uvd_init(rdev);</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :         if (!r) {</span>
<span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                 rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 r600_ring_init(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX],</span>
<span class="lineNum">    1922 </span>            :                                4096);
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1924 </span>            : 
<span class="lineNum">    1925 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.ring_obj = NULL;</span>
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         r600_ih_ring_init(rdev, 64 * 1024);</span>
<span class="lineNum">    1927 </span>            : 
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :         r = r600_pcie_gart_init(rdev);</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1931 </span>            : 
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :         r = rv770_startup(rdev);</span>
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                 r700_cp_fini(rdev);</span>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                 r600_dma_fini(rdev);</span>
<span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 r600_irq_fini(rdev);</span>
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                 rv770_pcie_gart_fini(rdev);</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1945 </span>            : 
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1948 </span>            : 
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 : void rv770_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1950 </span>            : {
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :         r700_cp_fini(rdev);</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :         r600_dma_fini(rdev);</span>
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :         r600_irq_fini(rdev);</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :         uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :         radeon_uvd_fini(rdev);</span>
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :         rv770_pcie_gart_fini(rdev);</span>
<span class="lineNum">    1961 </span><span class="lineNoCov">          0 :         r600_vram_scratch_fini(rdev);</span>
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    1963 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    1967 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<a name="1969"><span class="lineNum">    1969 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1970 </span>            : 
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 : static void rv770_pcie_gen2_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    1972 </span>            : {
<span class="lineNum">    1973 </span>            :         u32 link_width_cntl, lanes, speed_cntl, tmp;
<span class="lineNum">    1974 </span>            :         u16 link_cntl2;
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :         u32 mask;</span>
<span class="lineNum">    1976 </span>            : 
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :         if (radeon_pcie_gen2 == 0)</span>
<span class="lineNum">    1978 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1979 </span>            : 
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1982 </span>            : 
<span class="lineNum">    1983 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">    1984 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1985 </span>            : 
<span class="lineNum">    1986 </span>            :         /* x2 cards have a special sequence */
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :         if (ASIC_IS_X2(rdev))</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1989 </span>            : 
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :         if (drm_pcie_get_speed_cap_mask(rdev-&gt;ddev, &amp;mask))</span>
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1992 </span>            : 
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :         if (!(mask &amp; (DRM_PCIE_SPEED_50|DRM_PCIE_SPEED_80)))</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1995 </span>            : 
<span class="lineNum">    1996 </span>            :         DRM_INFO(&quot;enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n&quot;);
<span class="lineNum">    1997 </span>            : 
<span class="lineNum">    1998 </span>            :         /* advertise upconfig capability */
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         link_width_cntl &amp;= ~LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :         WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :         if (link_width_cntl &amp; LC_RENEGOTIATION_SUPPORT) {</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                 lanes = (link_width_cntl &amp; LC_LINK_WIDTH_RD_MASK) &gt;&gt; LC_LINK_WIDTH_RD_SHIFT;</span>
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                 link_width_cntl &amp;= ~(LC_LINK_WIDTH_MASK |</span>
<span class="lineNum">    2006 </span>            :                                      LC_RECONFIG_ARC_MISSING_ESCAPE);
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                 link_width_cntl |= lanes | LC_RECONFIG_NOW |</span>
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                         LC_RENEGOTIATE_EN | LC_UPCONFIGURE_SUPPORT;</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                 link_width_cntl |= LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    2013 </span>            :         }
<span class="lineNum">    2014 </span>            : 
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         if ((speed_cntl &amp; LC_OTHER_SIDE_EVER_SENT_GEN2) &amp;&amp;</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :             (speed_cntl &amp; LC_OTHER_SIDE_SUPPORTS_GEN2)) {</span>
<span class="lineNum">    2018 </span>            : 
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                 tmp = RREG32(0x541c);</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                 WREG32(0x541c, tmp | 0x8);</span>
<span class="lineNum">    2021 </span><span class="lineNoCov">          0 :                 WREG32(MM_CFGREGS_CNTL, MM_WR_TO_CFG_EN);</span>
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 link_cntl2 = RREG16(0x4088);</span>
<span class="lineNum">    2023 </span><span class="lineNoCov">          0 :                 link_cntl2 &amp;= ~TARGET_LINK_SPEED_MASK;</span>
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                 link_cntl2 |= 0x2;</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 WREG16(0x4088, link_cntl2);</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 WREG32(MM_CFGREGS_CNTL, 0);</span>
<span class="lineNum">    2027 </span>            : 
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN;</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    2031 </span>            : 
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                 speed_cntl |= LC_CLR_FAILED_SPD_CHANGE_CNT;</span>
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    2035 </span>            : 
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_CLR_FAILED_SPD_CHANGE_CNT;</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    2039 </span>            : 
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                 speed_cntl |= LC_GEN2_EN_STRAP;</span>
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    2043 </span>            : 
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    2046 </span>            :                 /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */
<span class="lineNum">    2047 </span>            :                 if (1)
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                         link_width_cntl |= LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    2049 </span>            :                 else
<span class="lineNum">    2050 </span>            :                         link_width_cntl &amp;= ~LC_UPCONFIGURE_DIS;
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    2052 </span>            :         }
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
