#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:04:45 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Wed Jul 24 11:01:42 2024
# Process ID: 12953
# Current directory: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth
# Command line: vivado -mode tcl -source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/synthesize.tcl
# Log file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/vivado.log
# Journal file: /home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/vivado.jou
#-----------------------------------------------------------
source /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/synthesize.tcl
# set_param general.maxThreads 8
# read_vhdl -vhdl2008 [glob /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/hdl/*.vhd]
read_vhdl: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.055 ; gain = 21.023 ; free physical = 203109 ; free virtual = 249392
# read_xdc /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/period_4.xdc
# synth_design -top fir -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Command: synth_design -top fir -part xc7k160tfbg484-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13310 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.617 ; gain = 153.551 ; free physical = 202574 ; free virtual = 248913
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fir' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:43]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:882]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:882]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (5#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (6#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:517]
INFO: [Synth 8-256] done synthesizing module '\fork ' (7#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1414]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (8#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1414]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized0' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1572]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (9#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1572]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized1' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized2' (10#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1272]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1015]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1044]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (11#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1015]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1272]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1572]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized1' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (12#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1572]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1646]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:747]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:747]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (13#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1643]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (14#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1646]
INFO: [Synth 8-638] synthesizing module 'source' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:983]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:975]
INFO: [Synth 8-256] done synthesizing module 'source' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:983]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1414]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1414]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1414]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized1' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:1414]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 2 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized3' (15#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (16#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (17#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (18#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'sub_op' (19#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'sext_op__parameterized4' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op__parameterized4' (19#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized1' (22#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'add_op__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op__parameterized0' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized2' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:242]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (23#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'trunc_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:3292]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunc_op' (24#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:3292]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 12 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:565]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (25#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (26#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:447]
INFO: [Synth 8-256] done synthesizing module 'branch' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized1' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:478]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized1' (27#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:478]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:375]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'end_node' (29#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:375]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (30#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (31#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (32#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (33#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (34#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (35#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (36#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (37#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (38#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (39#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (40#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:953]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 11 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:953]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:953]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (41#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/elastic_components.vhd:953]
WARNING: [Synth 8-3848] Net idx_we1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:28]
WARNING: [Synth 8-3848] Net idx_dout1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:29]
WARNING: [Synth 8-3848] Net di_we1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:38]
WARNING: [Synth 8-3848] Net di_dout1 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:39]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:47]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:572]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:568]
WARNING: [Synth 8-3848] Net mem_controller0_pValidArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:573]
WARNING: [Synth 8-3848] Net mem_controller0_dataInArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:569]
WARNING: [Synth 8-3848] Net mem_controller1_pValidArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:594]
WARNING: [Synth 8-3848] Net mem_controller1_dataInArray_2 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:590]
WARNING: [Synth 8-3848] Net mem_controller1_pValidArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:595]
WARNING: [Synth 8-3848] Net mem_controller1_dataInArray_3 in module/entity fir does not have driver. [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'fir' (42#1) [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/fir.vhd:43]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design trunc_op has unconnected port clk
WARNING: [Synth 8-3331] design trunc_op has unconnected port rst
WARNING: [Synth 8-3331] design trunc_op has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design add_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design add_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized4 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized4 has unconnected port rst
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized3 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized1 has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized2 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sext_op__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sext_op has unconnected port clk
WARNING: [Synth 8-3331] design sext_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design fir has unconnected port idx_we1
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[31]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[30]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[29]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[28]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[27]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[26]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[25]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[24]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[23]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[22]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[21]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[20]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[19]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[18]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[17]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[16]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[15]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[14]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[13]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[12]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[11]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[10]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[9]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[8]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[7]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[6]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[5]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[4]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[3]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[2]
WARNING: [Synth 8-3331] design fir has unconnected port idx_dout1[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.371 ; gain = 213.305 ; free physical = 202567 ; free virtual = 248914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.336 ; gain = 216.270 ; free physical = 202553 ; free virtual = 248902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1954.336 ; gain = 216.270 ; free physical = 202553 ; free virtual = 248902
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.023 ; gain = 0.000 ; free physical = 202378 ; free virtual = 248749
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2126.023 ; gain = 0.000 ; free physical = 202377 ; free virtual = 248748
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2126.023 ; gain = 387.957 ; free physical = 202451 ; free virtual = 248831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2126.023 ; gain = 387.957 ; free physical = 202451 ; free virtual = 248831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2126.023 ; gain = 387.957 ; free physical = 202452 ; free virtual = 248832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 2126.023 ; gain = 387.957 ; free physical = 202439 ; free virtual = 248821
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 20    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 55    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---RAMs : 
	                2 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 21    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                2 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module add_op__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
Module OEHB__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q0_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q1_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element muli0/multiply_unit/q2_reg was removed.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/hdl/multipliers.vhd:44]
DSP Report: Generating DSP muli0/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q0_reg.
DSP Report: Generating DSP muli0/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register muli0/multiply_unit/b_reg_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q1_reg.
DSP Report: Generating DSP muli0/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register muli0/multiply_unit/a_reg_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q0_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q2_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: register muli0/multiply_unit/q1_reg is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
DSP Report: operator muli0/multiply_unit/mul is absorbed into DSP muli0/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[11]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[12]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[13]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[14]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[15]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[16]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[17]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[18]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[19]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[20]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[21]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[22]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[23]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[24]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[25]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[26]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[27]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[28]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[29]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mc_load1/Buffer_1/data_reg_reg[30]' (FDCE) to 'mc_load1/Buffer_1/data_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[10]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[11]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[12]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[13]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[14]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[15]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[16]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[17]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[18]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[19]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[20]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[21]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[22]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[23]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[24]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[25]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[26]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[27]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[28]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[29]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'mc_load0/Buffer_1/data_reg_reg[30]' (FDCE) to 'mc_load0/Buffer_1/data_reg_reg[31]'
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q1_reg[17]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[47]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[46]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[45]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[44]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[43]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[42]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[41]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[40]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[39]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[38]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[37]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[36]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[35]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[34]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[33]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[32]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[31]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[30]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[29]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[28]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[27]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[26]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[25]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[24]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[23]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[22]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[21]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[20]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[19]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[18]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (muli0/multiply_unit/q2_reg[17]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 2126.023 ; gain = 387.957 ; free physical = 202405 ; free virtual = 248796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+-----------+----------------------+----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------------+-----------+----------------------+----------------+
|fir         | tehb2/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
|fir         | tehb3/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
+------------+-----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir         | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|fir         | (PCIN>>17)+(A2*B2)' | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|fir         | (PCIN+(A''*B'')')'  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2126.023 ; gain = 387.957 ; free physical = 202211 ; free virtual = 248625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 2148.652 ; gain = 410.586 ; free physical = 202154 ; free virtual = 248572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------+-----------+----------------------+----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------------+-----------+----------------------+----------------+
|fir         | tehb2/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
|fir         | tehb3/fifo/Memory_reg | Implied   | 2 x 1                | RAM16X1D x 1   | 
+------------+-----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2148.652 ; gain = 410.586 ; free physical = 202143 ; free virtual = 248564
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202136 ; free virtual = 248559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202136 ; free virtual = 248559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202135 ; free virtual = 248558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202136 ; free virtual = 248559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202135 ; free virtual = 248559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202135 ; free virtual = 248558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    24|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_3 |     1|
|4     |DSP48E1_4 |     1|
|5     |LUT1      |    69|
|6     |LUT2      |    68|
|7     |LUT3      |   119|
|8     |LUT4      |   108|
|9     |LUT5      |   102|
|10    |LUT6      |    76|
|11    |RAM16X1D  |     2|
|12    |FDCE      |   370|
|13    |FDPE      |    16|
|14    |FDRE      |   173|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+---------------------------+------+
|      |Instance                           |Module                     |Cells |
+------+-----------------------------------+---------------------------+------+
|1     |top                                |                           |  1130|
|2     |  addi0                            |add_op                     |     8|
|3     |  control_merge2                   |cntrlMerge                 |    23|
|4     |    fork_C1                        |fork__parameterized1       |    13|
|5     |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_32 |     2|
|6     |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_33 |    11|
|7     |    oehb1                          |TEHB_31                    |    10|
|8     |  fork0                            |\fork                      |     3|
|9     |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_29 |     2|
|10    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_30 |     1|
|11    |  fork1                            |fork_0                     |     6|
|12    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_27 |     1|
|13    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_28 |     5|
|14    |  fork2                            |fork__parameterized0       |    15|
|15    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_24 |     3|
|16    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_25 |     4|
|17    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_26 |     8|
|18    |  fork3                            |fork_1                     |     3|
|19    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_22 |     1|
|20    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_23 |     2|
|21    |  fork4                            |fork__parameterized2       |     6|
|22    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_20 |     4|
|23    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_21 |     2|
|24    |  fork5                            |fork__parameterized3       |     6|
|25    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock    |     2|
|26    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_18 |     3|
|27    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_19 |     1|
|28    |  mc_load0                         |mc_load_op                 |    61|
|29    |    Buffer_1                       |TEHB__parameterized1_16    |    25|
|30    |    Buffer_2                       |TEHB__parameterized1_17    |    36|
|31    |  mc_load1                         |mc_load_op_2               |    66|
|32    |    Buffer_1                       |TEHB__parameterized1_14    |    19|
|33    |    Buffer_2                       |TEHB__parameterized1_15    |    47|
|34    |  mem_controller0                  |MemCont                    |   213|
|35    |    read_arbiter                   |read_memory_arbiter_12     |   100|
|36    |      data                         |read_data_signals_13       |   100|
|37    |  mem_controller1                  |MemCont_3                  |   214|
|38    |    read_arbiter                   |read_memory_arbiter        |    99|
|39    |      data                         |read_data_signals          |    99|
|40    |  muli0                            |mul_op                     |    78|
|41    |    buff                           |delay_buffer               |     6|
|42    |    multiply_unit                  |mul_4_stage                |    69|
|43    |    oehb                           |OEHB_11                    |     3|
|44    |  mux1                             |mux__parameterized0        |    66|
|45    |    tehb1                          |TEHB__parameterized1_10    |    66|
|46    |  mux2                             |mux                        |    23|
|47    |    tehb1                          |TEHB__parameterized0       |    23|
|48    |  oehb0                            |OEHB__parameterized0       |    38|
|49    |  oehb1                            |OEHB__parameterized1       |    34|
|50    |  oehb2                            |OEHB                       |     3|
|51    |  oehb3                            |OEHB__parameterized2       |    41|
|52    |  oehb4                            |OEHB__parameterized1_4     |    34|
|53    |  return1                          |ret_op                     |    68|
|54    |    tehb                           |TEHB__parameterized1_9     |    68|
|55    |  start_0                          |start_node                 |    12|
|56    |    startBuff                      |elasticBuffer              |     8|
|57    |      oehb1                        |OEHB_7                     |     6|
|58    |      tehb1                        |TEHB_8                     |     2|
|59    |  tehb0                            |TEHB__parameterized1       |    68|
|60    |  tehb1                            |TEHB                       |     3|
|61    |  tehb2                            |transpFIFO                 |    15|
|62    |    fifo                           |elasticFifoInner_6         |    15|
|63    |  tehb3                            |transpFIFO_5               |    23|
|64    |    fifo                           |elasticFifoInner           |    23|
+------+-----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:53 . Memory (MB): peak = 2148.656 ; gain = 410.590 ; free physical = 202135 ; free virtual = 248558
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:49 . Memory (MB): peak = 2148.656 ; gain = 238.902 ; free physical = 202194 ; free virtual = 248619
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2148.660 ; gain = 410.590 ; free physical = 202196 ; free virtual = 248620
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/yuaqin/dynamatic-scripts/dynamatic/integration-test/fir/out/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2200.484 ; gain = 0.000 ; free physical = 202123 ; free virtual = 248552
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
185 Infos, 186 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:07 . Memory (MB): peak = 2200.484 ; gain = 716.430 ; free physical = 202252 ; free virtual = 248681
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:03:19 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : fir
| Device       : 7k160tfbg484-2
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                |  482 |     0 |    101400 |  0.48 |
|   LUT as Logic             |  478 |     0 |    101400 |  0.47 |
|   LUT as Memory            |    4 |     0 |     35000 |  0.01 |
|     LUT as Distributed RAM |    4 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            |  559 |     0 |    202800 |  0.28 |
|   Register as Flip Flop    |  559 |     0 |    202800 |  0.28 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 370   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 173   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  370 |        Flop & Latch |
| FDRE     |  173 |        Flop & Latch |
| LUT3     |  119 |                 LUT |
| LUT4     |  108 |                 LUT |
| LUT5     |  102 |                 LUT |
| LUT6     |   76 |                 LUT |
| LUT1     |   69 |                 LUT |
| LUT2     |   68 |                 LUT |
| CARRY4   |   24 |          CarryLogic |
| FDPE     |   16 |        Flop & Latch |
| RAMD32   |    4 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:03:24 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 start_0/startBuff/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb3/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.513ns (15.971%)  route 2.699ns (84.029%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=565, unset)          0.537     0.537    start_0/startBuff/oehb1/clk
                         FDCE                                         r  start_0/startBuff/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  start_0/startBuff/oehb1/validArray_reg[0]/Q
                         net (fo=11, unplaced)        0.313     1.025    start_0/startBuff/oehb1/validArray_reg[0]_0
                         LUT2 (Prop_lut2_I0_O)        0.123     1.148 f  start_0/startBuff/oehb1/Memory_reg_0_1_0_0_i_6/O
                         net (fo=3, unplaced)         0.760     1.908    oehb3/validArray_reg[0]_1
                         LUT6 (Prop_lut6_I0_O)        0.043     1.951 f  oehb3/full_reg_i_3__0/O
                         net (fo=9, unplaced)         0.311     2.262    mux1/tehb1/q0_reg_i_36
                         LUT5 (Prop_lut5_I4_O)        0.043     2.305 f  mux1/tehb1/reg_value_i_4__0/O
                         net (fo=4, unplaced)         0.431     2.736    tehb3/fifo/full_reg_i_4__0_0
                         LUT6 (Prop_lut6_I1_O)        0.043     2.779 r  tehb3/fifo/full_reg_i_7/O
                         net (fo=2, unplaced)         0.253     3.032    fork4/generateBlocks[0].regblock/data_reg_reg[10]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.075 r  fork4/generateBlocks[0].regblock/full_reg_i_4__0/O
                         net (fo=9, unplaced)         0.311     3.386    fork2/generateBlocks[0].regblock/validArray_reg[0]
                         LUT3 (Prop_lut3_I2_O)        0.043     3.429 r  fork2/generateBlocks[0].regblock/data_reg[11]_i_1__1/O
                         net (fo=12, unplaced)        0.320     3.749    oehb3/data_reg_reg[11]_0[0]
                         FDCE                                         r  oehb3/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=565, unset)          0.510     4.510    oehb3/clk
                         FDCE                                         r  oehb3/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    oehb3/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -3.749    
  -------------------------------------------------------------------
                         slack                                  0.481    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2462.574 ; gain = 262.090 ; free physical = 201971 ; free virtual = 248417
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2614.855 ; gain = 152.281 ; free physical = 201939 ; free virtual = 248396

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 110ea26ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201939 ; free virtual = 248396

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 110ea26ba

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201835 ; free virtual = 248299
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 110ea26ba

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201839 ; free virtual = 248303
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d4b1ef02

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201838 ; free virtual = 248304
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d4b1ef02

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201838 ; free virtual = 248304
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d4b1ef02

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201838 ; free virtual = 248304
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d4b1ef02

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201837 ; free virtual = 248303
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201837 ; free virtual = 248303
Ending Logic Optimization Task | Checksum: 35e8f293

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201836 ; free virtual = 248302

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 35e8f293

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201836 ; free virtual = 248302

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 35e8f293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201836 ; free virtual = 248302

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201836 ; free virtual = 248302
Ending Netlist Obfuscation Task | Checksum: 35e8f293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.855 ; gain = 0.000 ; free physical = 201836 ; free virtual = 248302
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2614.855 ; gain = 152.281 ; free physical = 201836 ; free virtual = 248302
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201797 ; free virtual = 248278
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12e6edab

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201797 ; free virtual = 248278
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201796 ; free virtual = 248278

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 219c8a61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201784 ; free virtual = 248269

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6c63d470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201780 ; free virtual = 248264

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6c63d470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201780 ; free virtual = 248264
Phase 1 Placer Initialization | Checksum: 6c63d470

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2693.234 ; gain = 0.000 ; free physical = 201779 ; free virtual = 248264

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 41c64337

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2701.230 ; gain = 7.996 ; free physical = 201771 ; free virtual = 248256

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.238 ; gain = 0.000 ; free physical = 201733 ; free virtual = 248222

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 94511a65

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201734 ; free virtual = 248223
Phase 2.2 Global Placement Core | Checksum: 10655a50f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201731 ; free virtual = 248221
Phase 2 Global Placement | Checksum: 10655a50f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201731 ; free virtual = 248221

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b76d64f6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201728 ; free virtual = 248219

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11070520a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201727 ; free virtual = 248218

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e4e4ff5e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201728 ; free virtual = 248218

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10f830df6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201728 ; free virtual = 248218

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ee6969f4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201716 ; free virtual = 248209

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15a669c31

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201717 ; free virtual = 248209

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 120c75265

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201717 ; free virtual = 248209
Phase 3 Detail Placement | Checksum: 120c75265

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201717 ; free virtual = 248209

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1685a1b02

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1685a1b02

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201716 ; free virtual = 248208
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.518. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f17b1b61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201707 ; free virtual = 248202
Phase 4.1 Post Commit Optimization | Checksum: 1f17b1b61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201707 ; free virtual = 248202

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f17b1b61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201710 ; free virtual = 248204

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f17b1b61

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201709 ; free virtual = 248204

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.238 ; gain = 0.000 ; free physical = 201709 ; free virtual = 248204
Phase 4.4 Final Placement Cleanup | Checksum: 1f12b1230

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201709 ; free virtual = 248204
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f12b1230

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201709 ; free virtual = 248204
Ending Placer Task | Checksum: f378caf7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.238 ; gain = 24.004 ; free physical = 201709 ; free virtual = 248204
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2717.238 ; gain = 102.383 ; free physical = 201733 ; free virtual = 248228
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 93d85939 ConstDB: 0 ShapeSum: 5fa071be RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "di_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "di_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "idx_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "idx_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 604c5e54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.453 ; gain = 64.652 ; free physical = 201398 ; free virtual = 247936
Post Restoration Checksum: NetGraph: 362e2c90 NumContArr: 2a1e31c4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 604c5e54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2828.266 ; gain = 80.465 ; free physical = 201397 ; free virtual = 247935

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 604c5e54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2840.266 ; gain = 92.465 ; free physical = 201360 ; free virtual = 247898

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 604c5e54

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2840.266 ; gain = 92.465 ; free physical = 201360 ; free virtual = 247898
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ff71fba0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.086 ; gain = 103.285 ; free physical = 201355 ; free virtual = 247893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.630  | TNS=0.000  | WHS=-0.196 | THS=-14.339|

Phase 2 Router Initialization | Checksum: 149d14cea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2851.086 ; gain = 103.285 ; free physical = 201354 ; free virtual = 247892

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1009
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1009
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f10b7fe4

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201346 ; free virtual = 247885

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.532  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: c127fb87

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881
Phase 4 Rip-up And Reroute | Checksum: c127fb87

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c127fb87

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c127fb87

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881
Phase 5 Delay and Skew Optimization | Checksum: c127fb87

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14c53fab5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14c53fab5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881
Phase 6 Post Hold Fix | Checksum: 14c53fab5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201340 ; free virtual = 247881

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0448361 %
  Global Horizontal Routing Utilization  = 0.0607417 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12b6c6bd9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.086 ; gain = 105.285 ; free physical = 201339 ; free virtual = 247880

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12b6c6bd9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.086 ; gain = 106.285 ; free physical = 201338 ; free virtual = 247879

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b702118b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.086 ; gain = 106.285 ; free physical = 201336 ; free virtual = 247879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.617  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b702118b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.086 ; gain = 106.285 ; free physical = 201337 ; free virtual = 247879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.086 ; gain = 106.285 ; free physical = 201379 ; free virtual = 247921

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 2854.086 ; gain = 136.848 ; free physical = 201379 ; free virtual = 247921
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_utilization > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:04:23 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : fir
| Device       : 7k160tfbg484-2
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 |  479 |     0 |    101400 |  0.47 |
|   LUT as Logic             |  475 |     0 |    101400 |  0.47 |
|   LUT as Memory            |    4 |     0 |     35000 |  0.01 |
|     LUT as Distributed RAM |    4 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            |  559 |     0 |    202800 |  0.28 |
|   Register as Flip Flop    |  559 |     0 |    202800 |  0.28 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |    0 |     0 |     50700 |  0.00 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 16    |          Yes |           - |          Set |
| 370   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 173   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      |  187 |     0 |     25350 |  0.74 |
|   SLICEL                                   |  117 |     0 |           |       |
|   SLICEM                                   |   70 |     0 |           |       |
| LUT as Logic                               |  475 |     0 |    101400 |  0.47 |
|   using O5 output only                     |    0 |       |           |       |
|   using O6 output only                     |  408 |       |           |       |
|   using O5 and O6                          |   67 |       |           |       |
| LUT as Memory                              |    4 |     0 |     35000 |  0.01 |
|   LUT as Distributed RAM                   |    4 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    4 |       |           |       |
|     using O5 and O6                        |    0 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            |  559 |     0 |    202800 |  0.28 |
|   Register driven from within the Slice    |  314 |       |           |       |
|   Register driven from outside the Slice   |  245 |       |           |       |
|     LUT in front of the register is unused |  181 |       |           |       |
|     LUT in front of the register is used   |   64 |       |           |       |
| Unique Control Sets                        |   20 |       |     25350 |  0.08 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     |  370 |        Flop & Latch |
| FDRE     |  173 |        Flop & Latch |
| LUT3     |  119 |                 LUT |
| LUT4     |  108 |                 LUT |
| LUT5     |  102 |                 LUT |
| LUT6     |   76 |                 LUT |
| LUT1     |   69 |                 LUT |
| LUT2     |   68 |                 LUT |
| CARRY4   |   24 |          CarryLogic |
| FDPE     |   16 |        Flop & Latch |
| RAMD32   |    4 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > /home/yuaqin/dynamatic-scripts/./dynamatic/integration-test/fir/out/synth/timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:04:24 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : fir
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 oehb3/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mc_load0/Buffer_2/data_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.517ns (16.961%)  route 2.531ns (83.039%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 5.151 - 4.000 ) 
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=565, unset)          1.332     1.332    oehb3/clk
    SLICE_X2Y115         FDCE                                         r  oehb3/data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDCE (Prop_fdce_C_Q)         0.259     1.591 r  oehb3/data_reg_reg[3]/Q
                         net (fo=5, routed)           0.475     2.065    oehb3/Q[3]
    SLICE_X2Y115         LUT5 (Prop_lut5_I0_O)        0.043     2.108 f  oehb3/Memory_reg_0_1_0_0_i_4/O
                         net (fo=4, routed)           0.468     2.576    oehb3/data_reg_reg[3]_0
    SLICE_X3Y117         LUT6 (Prop_lut6_I3_O)        0.043     2.619 r  oehb3/full_reg_i_3__0/O
                         net (fo=9, routed)           0.231     2.850    mux1/tehb1/q0_reg_i_36
    SLICE_X3Y119         LUT5 (Prop_lut5_I4_O)        0.043     2.893 r  mux1/tehb1/reg_value_i_4__0/O
                         net (fo=4, routed)           0.301     3.194    return1/tehb/q0_reg_4
    SLICE_X6Y118         LUT6 (Prop_lut6_I5_O)        0.043     3.237 r  return1/tehb/q0_reg_i_36/O
                         net (fo=3, routed)           0.201     3.438    oehb1/validArray_reg[0]_3
    SLICE_X6Y117         LUT6 (Prop_lut6_I5_O)        0.043     3.481 r  oehb1/full_reg_i_2__0/O
                         net (fo=6, routed)           0.230     3.711    mc_load0/Buffer_2/data_reg_reg[0]_0
    SLICE_X7Y117         LUT5 (Prop_lut5_I4_O)        0.043     3.754 r  mc_load0/Buffer_2/data_reg[31]_i_1__2/O
                         net (fo=32, routed)          0.627     4.380    mc_load0/Buffer_2/reg_en
    SLICE_X15Y110        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=565, unset)          1.151     5.151    mc_load0/Buffer_2/clk
    SLICE_X15Y110        FDCE                                         r  mc_load0/Buffer_2/data_reg_reg[3]/C
                         clock pessimism              0.085     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X15Y110        FDCE (Setup_fdce_C_CE)      -0.201     5.000    mc_load0/Buffer_2/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -4.380    
  -------------------------------------------------------------------
                         slack                                  0.619    




# exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 11:04:24 2024...
