// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "09/01/2019 00:39:09"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	clk,
	VGA_Clock,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_SYNC_N,
	VGA_BLANK_N,
	VGA_HS,
	VGA_VS,
	H_COUNT,
	V_COUNT);
input 	logic clk ;
input 	logic VGA_Clock ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	logic VGA_SYNC_N ;
output 	logic VGA_BLANK_N ;
output 	logic VGA_HS ;
output 	logic VGA_VS ;
output 	logic [9:0] H_COUNT ;
output 	logic [9:0] V_COUNT ;

// Design Ports Information
// VGA_Clock	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[0]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[4]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[5]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[7]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// H_COUNT[9]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[0]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[1]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[2]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[3]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[4]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[5]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[6]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[7]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[8]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_COUNT[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \VGA_Clock~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \controller|cd1|Add0~5_sumout ;
wire \controller|cd1|Add0~6 ;
wire \controller|cd1|Add0~1_sumout ;
wire \controller|cd1|Add0~2 ;
wire \controller|cd1|Add0~13_sumout ;
wire \controller|cd1|Add0~14 ;
wire \controller|cd1|Add0~9_sumout ;
wire \controller|cd1|Add0~10 ;
wire \controller|cd1|Add0~17_sumout ;
wire \controller|cd1|Add0~18 ;
wire \controller|cd1|Add0~21_sumout ;
wire \controller|cd1|Add0~22 ;
wire \controller|cd1|Add0~25_sumout ;
wire \controller|cd1|Add0~26 ;
wire \controller|cd1|Add0~29_sumout ;
wire \controller|cd1|Add0~30 ;
wire \controller|cd1|Add0~37_sumout ;
wire \controller|cd1|Add0~38 ;
wire \controller|cd1|Add0~33_sumout ;
wire \controller|cd1|Add0~34 ;
wire \controller|cd1|Add0~41_sumout ;
wire \controller|cd1|Add0~42 ;
wire \controller|cd1|Add0~45_sumout ;
wire \controller|cd1|Add0~46 ;
wire \controller|cd1|Add0~49_sumout ;
wire \controller|cd1|Add0~50 ;
wire \controller|cd1|Add0~53_sumout ;
wire \controller|cd1|Add0~54 ;
wire \controller|cd1|Add0~61_sumout ;
wire \controller|cd1|Add0~62 ;
wire \controller|cd1|Add0~57_sumout ;
wire \controller|cd1|Add0~58 ;
wire \controller|cd1|Add0~89_sumout ;
wire \controller|cd1|Add0~90 ;
wire \controller|cd1|Add0~93_sumout ;
wire \controller|cd1|Add0~94 ;
wire \controller|cd1|Add0~97_sumout ;
wire \controller|cd1|counter[18]~feeder_combout ;
wire \controller|cd1|Add0~98 ;
wire \controller|cd1|Add0~101_sumout ;
wire \controller|cd1|Add0~102 ;
wire \controller|cd1|Add0~109_sumout ;
wire \controller|cd1|Add0~110 ;
wire \controller|cd1|Add0~105_sumout ;
wire \controller|cd1|Add0~106 ;
wire \controller|cd1|Add0~65_sumout ;
wire \controller|cd1|Add0~66 ;
wire \controller|cd1|Add0~69_sumout ;
wire \controller|cd1|Add0~70 ;
wire \controller|cd1|Add0~73_sumout ;
wire \controller|cd1|Add0~74 ;
wire \controller|cd1|Add0~77_sumout ;
wire \controller|cd1|Add0~78 ;
wire \controller|cd1|Add0~85_sumout ;
wire \controller|cd1|Add0~86 ;
wire \controller|cd1|Add0~81_sumout ;
wire \controller|cd1|LessThan1~3_combout ;
wire \controller|cd1|LessThan1~4_combout ;
wire \controller|cd1|LessThan1~1_combout ;
wire \controller|cd1|LessThan1~0_combout ;
wire \controller|cd1|LessThan1~2_combout ;
wire \rtl~0_combout ;
wire \controller|hsg|nb1|count[0]~0_combout ;
wire \controller|dav|hdv|c2|forloop[9].i1|u5~0_combout ;
wire \controller|hsg|nb1|Add0~18 ;
wire \controller|hsg|nb1|Add0~13_sumout ;
wire \controller|hsg|c2|forloop[9].i1|u4~0_combout ;
wire \controller|hsg|c2|forloop[9].i1|u4~combout ;
wire \controller|hsg|nb1|Add0~33_sumout ;
wire \controller|hsg|nb1|Add0~34 ;
wire \controller|hsg|nb1|Add0~29_sumout ;
wire \controller|hsg|nb1|Add0~30 ;
wire \controller|hsg|nb1|Add0~25_sumout ;
wire \controller|hsg|nb1|Add0~26 ;
wire \controller|hsg|nb1|Add0~21_sumout ;
wire \controller|hsg|nb1|Add0~22 ;
wire \controller|hsg|nb1|Add0~9_sumout ;
wire \controller|hsg|nb1|Add0~10 ;
wire \controller|hsg|nb1|Add0~5_sumout ;
wire \controller|hsg|nb1|Add0~6 ;
wire \controller|hsg|nb1|Add0~1_sumout ;
wire \controller|hsg|nb1|Add0~2 ;
wire \controller|hsg|nb1|Add0~17_sumout ;
wire \controller|vsg|nb1|count[0]~0_combout ;
wire \controller|vsg|nb1|Add0~14 ;
wire \controller|vsg|nb1|Add0~9_sumout ;
wire \controller|vsg|nb1|Add0~5_sumout ;
wire \controller|vsg|nb1|count[1]~DUPLICATE_q ;
wire \controller|vsg|nb1|Add0~10 ;
wire \controller|vsg|nb1|Add0~21_sumout ;
wire \controller|vsg|nb1|Add0~22 ;
wire \controller|vsg|nb1|Add0~17_sumout ;
wire \controller|vsg|nb1|Add0~18 ;
wire \controller|vsg|nb1|Add0~33_sumout ;
wire \controller|vsg|nb1|Add0~34 ;
wire \controller|vsg|nb1|Add0~29_sumout ;
wire \controller|vsg|nb1|Add0~30 ;
wire \controller|vsg|nb1|Add0~25_sumout ;
wire \controller|vsg|nb1|count[8]~DUPLICATE_q ;
wire \controller|vsg|nb1|Add0~26 ;
wire \controller|vsg|nb1|Add0~1_sumout ;
wire \controller|dav|n1~0_combout ;
wire \controller|vsg|c2|forloop[9].i1|u4~0_combout ;
wire \controller|vsg|nb1|Add0~6 ;
wire \controller|vsg|nb1|Add0~13_sumout ;
wire \controller|vsg|c1|forloop[9].i1|u5~0_combout ;
wire \controller|n1~combout ;
wire \controller|dav|hdv|c1|forloop[9].i1|u5~0_combout ;
wire \controller|dav|vdv|c1|forloop[9].i1|u5~0_combout ;
wire \controller|dav|vdv|c1|forloop[9].i1|u5~1_combout ;
wire \controller|dav|n1~1_combout ;
wire \controller|dav|hdv|c2|forloop[9].i1|u5~1_combout ;
wire \controller|dav|n1~2_combout ;
wire \controller|hsg|c1|forloop[9].i1|u5~0_combout ;
wire [27:0] \controller|cd1|counter ;
wire [9:0] \controller|hsg|nb1|count ;
wire [9:0] \controller|vsg|nb1|count ;


// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(\controller|n1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\controller|dav|n1~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\controller|hsg|c1|forloop[9].i1|u5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\controller|vsg|c1|forloop[9].i1|u5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \H_COUNT[0]~output (
	.i(\controller|hsg|nb1|count [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[0]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[0]~output .bus_hold = "false";
defparam \H_COUNT[0]~output .open_drain_output = "false";
defparam \H_COUNT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \H_COUNT[1]~output (
	.i(\controller|hsg|nb1|count [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[1]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[1]~output .bus_hold = "false";
defparam \H_COUNT[1]~output .open_drain_output = "false";
defparam \H_COUNT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \H_COUNT[2]~output (
	.i(\controller|hsg|nb1|count [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[2]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[2]~output .bus_hold = "false";
defparam \H_COUNT[2]~output .open_drain_output = "false";
defparam \H_COUNT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \H_COUNT[3]~output (
	.i(\controller|hsg|nb1|count [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[3]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[3]~output .bus_hold = "false";
defparam \H_COUNT[3]~output .open_drain_output = "false";
defparam \H_COUNT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \H_COUNT[4]~output (
	.i(\controller|hsg|nb1|count [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[4]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[4]~output .bus_hold = "false";
defparam \H_COUNT[4]~output .open_drain_output = "false";
defparam \H_COUNT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \H_COUNT[5]~output (
	.i(\controller|hsg|nb1|count [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[5]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[5]~output .bus_hold = "false";
defparam \H_COUNT[5]~output .open_drain_output = "false";
defparam \H_COUNT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \H_COUNT[6]~output (
	.i(\controller|hsg|nb1|count [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[6]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[6]~output .bus_hold = "false";
defparam \H_COUNT[6]~output .open_drain_output = "false";
defparam \H_COUNT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N93
cyclonev_io_obuf \H_COUNT[7]~output (
	.i(\controller|hsg|nb1|count [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[7]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[7]~output .bus_hold = "false";
defparam \H_COUNT[7]~output .open_drain_output = "false";
defparam \H_COUNT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \H_COUNT[8]~output (
	.i(\controller|hsg|nb1|count [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[8]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[8]~output .bus_hold = "false";
defparam \H_COUNT[8]~output .open_drain_output = "false";
defparam \H_COUNT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \H_COUNT[9]~output (
	.i(\controller|hsg|nb1|count [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_COUNT[9]),
	.obar());
// synopsys translate_off
defparam \H_COUNT[9]~output .bus_hold = "false";
defparam \H_COUNT[9]~output .open_drain_output = "false";
defparam \H_COUNT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \V_COUNT[0]~output (
	.i(\controller|vsg|nb1|count [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[0]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[0]~output .bus_hold = "false";
defparam \V_COUNT[0]~output .open_drain_output = "false";
defparam \V_COUNT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \V_COUNT[1]~output (
	.i(\controller|vsg|nb1|count[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[1]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[1]~output .bus_hold = "false";
defparam \V_COUNT[1]~output .open_drain_output = "false";
defparam \V_COUNT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \V_COUNT[2]~output (
	.i(\controller|vsg|nb1|count [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[2]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[2]~output .bus_hold = "false";
defparam \V_COUNT[2]~output .open_drain_output = "false";
defparam \V_COUNT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \V_COUNT[3]~output (
	.i(\controller|vsg|nb1|count [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[3]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[3]~output .bus_hold = "false";
defparam \V_COUNT[3]~output .open_drain_output = "false";
defparam \V_COUNT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N36
cyclonev_io_obuf \V_COUNT[4]~output (
	.i(\controller|vsg|nb1|count [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[4]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[4]~output .bus_hold = "false";
defparam \V_COUNT[4]~output .open_drain_output = "false";
defparam \V_COUNT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \V_COUNT[5]~output (
	.i(\controller|vsg|nb1|count [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[5]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[5]~output .bus_hold = "false";
defparam \V_COUNT[5]~output .open_drain_output = "false";
defparam \V_COUNT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N53
cyclonev_io_obuf \V_COUNT[6]~output (
	.i(\controller|vsg|nb1|count [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[6]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[6]~output .bus_hold = "false";
defparam \V_COUNT[6]~output .open_drain_output = "false";
defparam \V_COUNT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \V_COUNT[7]~output (
	.i(\controller|vsg|nb1|count [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[7]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[7]~output .bus_hold = "false";
defparam \V_COUNT[7]~output .open_drain_output = "false";
defparam \V_COUNT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \V_COUNT[8]~output (
	.i(\controller|vsg|nb1|count[8]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[8]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[8]~output .bus_hold = "false";
defparam \V_COUNT[8]~output .open_drain_output = "false";
defparam \V_COUNT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \V_COUNT[9]~output (
	.i(\controller|vsg|nb1|count [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_COUNT[9]),
	.obar());
// synopsys translate_off
defparam \V_COUNT[9]~output .bus_hold = "false";
defparam \V_COUNT[9]~output .open_drain_output = "false";
defparam \V_COUNT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N30
cyclonev_lcell_comb \controller|cd1|Add0~5 (
// Equation(s):
// \controller|cd1|Add0~5_sumout  = SUM(( \controller|cd1|counter [0] ) + ( VCC ) + ( !VCC ))
// \controller|cd1|Add0~6  = CARRY(( \controller|cd1|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~5_sumout ),
	.cout(\controller|cd1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~5 .extended_lut = "off";
defparam \controller|cd1|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \controller|cd1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N32
dffeas \controller|cd1|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[0] .is_wysiwyg = "true";
defparam \controller|cd1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N33
cyclonev_lcell_comb \controller|cd1|Add0~1 (
// Equation(s):
// \controller|cd1|Add0~1_sumout  = SUM(( \controller|cd1|counter [1] ) + ( GND ) + ( \controller|cd1|Add0~6  ))
// \controller|cd1|Add0~2  = CARRY(( \controller|cd1|counter [1] ) + ( GND ) + ( \controller|cd1|Add0~6  ))

	.dataa(!\controller|cd1|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~1_sumout ),
	.cout(\controller|cd1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~1 .extended_lut = "off";
defparam \controller|cd1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|cd1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N35
dffeas \controller|cd1|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[1] .is_wysiwyg = "true";
defparam \controller|cd1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N36
cyclonev_lcell_comb \controller|cd1|Add0~13 (
// Equation(s):
// \controller|cd1|Add0~13_sumout  = SUM(( \controller|cd1|counter [2] ) + ( GND ) + ( \controller|cd1|Add0~2  ))
// \controller|cd1|Add0~14  = CARRY(( \controller|cd1|counter [2] ) + ( GND ) + ( \controller|cd1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~13_sumout ),
	.cout(\controller|cd1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~13 .extended_lut = "off";
defparam \controller|cd1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N38
dffeas \controller|cd1|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[2] .is_wysiwyg = "true";
defparam \controller|cd1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N39
cyclonev_lcell_comb \controller|cd1|Add0~9 (
// Equation(s):
// \controller|cd1|Add0~9_sumout  = SUM(( \controller|cd1|counter [3] ) + ( GND ) + ( \controller|cd1|Add0~14  ))
// \controller|cd1|Add0~10  = CARRY(( \controller|cd1|counter [3] ) + ( GND ) + ( \controller|cd1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~9_sumout ),
	.cout(\controller|cd1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~9 .extended_lut = "off";
defparam \controller|cd1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N41
dffeas \controller|cd1|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[3] .is_wysiwyg = "true";
defparam \controller|cd1|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N42
cyclonev_lcell_comb \controller|cd1|Add0~17 (
// Equation(s):
// \controller|cd1|Add0~17_sumout  = SUM(( \controller|cd1|counter [4] ) + ( GND ) + ( \controller|cd1|Add0~10  ))
// \controller|cd1|Add0~18  = CARRY(( \controller|cd1|counter [4] ) + ( GND ) + ( \controller|cd1|Add0~10  ))

	.dataa(gnd),
	.datab(!\controller|cd1|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~17_sumout ),
	.cout(\controller|cd1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~17 .extended_lut = "off";
defparam \controller|cd1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|cd1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N44
dffeas \controller|cd1|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[4] .is_wysiwyg = "true";
defparam \controller|cd1|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N45
cyclonev_lcell_comb \controller|cd1|Add0~21 (
// Equation(s):
// \controller|cd1|Add0~21_sumout  = SUM(( \controller|cd1|counter [5] ) + ( GND ) + ( \controller|cd1|Add0~18  ))
// \controller|cd1|Add0~22  = CARRY(( \controller|cd1|counter [5] ) + ( GND ) + ( \controller|cd1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~21_sumout ),
	.cout(\controller|cd1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~21 .extended_lut = "off";
defparam \controller|cd1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N47
dffeas \controller|cd1|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[5] .is_wysiwyg = "true";
defparam \controller|cd1|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N48
cyclonev_lcell_comb \controller|cd1|Add0~25 (
// Equation(s):
// \controller|cd1|Add0~25_sumout  = SUM(( \controller|cd1|counter [6] ) + ( GND ) + ( \controller|cd1|Add0~22  ))
// \controller|cd1|Add0~26  = CARRY(( \controller|cd1|counter [6] ) + ( GND ) + ( \controller|cd1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~25_sumout ),
	.cout(\controller|cd1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~25 .extended_lut = "off";
defparam \controller|cd1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N50
dffeas \controller|cd1|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[6] .is_wysiwyg = "true";
defparam \controller|cd1|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N51
cyclonev_lcell_comb \controller|cd1|Add0~29 (
// Equation(s):
// \controller|cd1|Add0~29_sumout  = SUM(( \controller|cd1|counter [7] ) + ( GND ) + ( \controller|cd1|Add0~26  ))
// \controller|cd1|Add0~30  = CARRY(( \controller|cd1|counter [7] ) + ( GND ) + ( \controller|cd1|Add0~26  ))

	.dataa(!\controller|cd1|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~29_sumout ),
	.cout(\controller|cd1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~29 .extended_lut = "off";
defparam \controller|cd1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|cd1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N53
dffeas \controller|cd1|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[7] .is_wysiwyg = "true";
defparam \controller|cd1|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N54
cyclonev_lcell_comb \controller|cd1|Add0~37 (
// Equation(s):
// \controller|cd1|Add0~37_sumout  = SUM(( \controller|cd1|counter [8] ) + ( GND ) + ( \controller|cd1|Add0~30  ))
// \controller|cd1|Add0~38  = CARRY(( \controller|cd1|counter [8] ) + ( GND ) + ( \controller|cd1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~37_sumout ),
	.cout(\controller|cd1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~37 .extended_lut = "off";
defparam \controller|cd1|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N56
dffeas \controller|cd1|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[8] .is_wysiwyg = "true";
defparam \controller|cd1|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N57
cyclonev_lcell_comb \controller|cd1|Add0~33 (
// Equation(s):
// \controller|cd1|Add0~33_sumout  = SUM(( \controller|cd1|counter [9] ) + ( GND ) + ( \controller|cd1|Add0~38  ))
// \controller|cd1|Add0~34  = CARRY(( \controller|cd1|counter [9] ) + ( GND ) + ( \controller|cd1|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~33_sumout ),
	.cout(\controller|cd1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~33 .extended_lut = "off";
defparam \controller|cd1|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N59
dffeas \controller|cd1|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[9] .is_wysiwyg = "true";
defparam \controller|cd1|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N0
cyclonev_lcell_comb \controller|cd1|Add0~41 (
// Equation(s):
// \controller|cd1|Add0~41_sumout  = SUM(( \controller|cd1|counter [10] ) + ( GND ) + ( \controller|cd1|Add0~34  ))
// \controller|cd1|Add0~42  = CARRY(( \controller|cd1|counter [10] ) + ( GND ) + ( \controller|cd1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~41_sumout ),
	.cout(\controller|cd1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~41 .extended_lut = "off";
defparam \controller|cd1|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N2
dffeas \controller|cd1|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[10] .is_wysiwyg = "true";
defparam \controller|cd1|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N3
cyclonev_lcell_comb \controller|cd1|Add0~45 (
// Equation(s):
// \controller|cd1|Add0~45_sumout  = SUM(( \controller|cd1|counter [11] ) + ( GND ) + ( \controller|cd1|Add0~42  ))
// \controller|cd1|Add0~46  = CARRY(( \controller|cd1|counter [11] ) + ( GND ) + ( \controller|cd1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~45_sumout ),
	.cout(\controller|cd1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~45 .extended_lut = "off";
defparam \controller|cd1|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N5
dffeas \controller|cd1|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[11] .is_wysiwyg = "true";
defparam \controller|cd1|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N6
cyclonev_lcell_comb \controller|cd1|Add0~49 (
// Equation(s):
// \controller|cd1|Add0~49_sumout  = SUM(( \controller|cd1|counter [12] ) + ( GND ) + ( \controller|cd1|Add0~46  ))
// \controller|cd1|Add0~50  = CARRY(( \controller|cd1|counter [12] ) + ( GND ) + ( \controller|cd1|Add0~46  ))

	.dataa(gnd),
	.datab(!\controller|cd1|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~49_sumout ),
	.cout(\controller|cd1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~49 .extended_lut = "off";
defparam \controller|cd1|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|cd1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N8
dffeas \controller|cd1|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[12] .is_wysiwyg = "true";
defparam \controller|cd1|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N9
cyclonev_lcell_comb \controller|cd1|Add0~53 (
// Equation(s):
// \controller|cd1|Add0~53_sumout  = SUM(( \controller|cd1|counter [13] ) + ( GND ) + ( \controller|cd1|Add0~50  ))
// \controller|cd1|Add0~54  = CARRY(( \controller|cd1|counter [13] ) + ( GND ) + ( \controller|cd1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~53_sumout ),
	.cout(\controller|cd1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~53 .extended_lut = "off";
defparam \controller|cd1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N11
dffeas \controller|cd1|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[13] .is_wysiwyg = "true";
defparam \controller|cd1|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N12
cyclonev_lcell_comb \controller|cd1|Add0~61 (
// Equation(s):
// \controller|cd1|Add0~61_sumout  = SUM(( \controller|cd1|counter [14] ) + ( GND ) + ( \controller|cd1|Add0~54  ))
// \controller|cd1|Add0~62  = CARRY(( \controller|cd1|counter [14] ) + ( GND ) + ( \controller|cd1|Add0~54  ))

	.dataa(gnd),
	.datab(!\controller|cd1|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~61_sumout ),
	.cout(\controller|cd1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~61 .extended_lut = "off";
defparam \controller|cd1|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|cd1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N14
dffeas \controller|cd1|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[14] .is_wysiwyg = "true";
defparam \controller|cd1|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N15
cyclonev_lcell_comb \controller|cd1|Add0~57 (
// Equation(s):
// \controller|cd1|Add0~57_sumout  = SUM(( \controller|cd1|counter [15] ) + ( GND ) + ( \controller|cd1|Add0~62  ))
// \controller|cd1|Add0~58  = CARRY(( \controller|cd1|counter [15] ) + ( GND ) + ( \controller|cd1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~57_sumout ),
	.cout(\controller|cd1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~57 .extended_lut = "off";
defparam \controller|cd1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N17
dffeas \controller|cd1|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[15] .is_wysiwyg = "true";
defparam \controller|cd1|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N18
cyclonev_lcell_comb \controller|cd1|Add0~89 (
// Equation(s):
// \controller|cd1|Add0~89_sumout  = SUM(( \controller|cd1|counter [16] ) + ( GND ) + ( \controller|cd1|Add0~58  ))
// \controller|cd1|Add0~90  = CARRY(( \controller|cd1|counter [16] ) + ( GND ) + ( \controller|cd1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~89_sumout ),
	.cout(\controller|cd1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~89 .extended_lut = "off";
defparam \controller|cd1|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N20
dffeas \controller|cd1|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[16] .is_wysiwyg = "true";
defparam \controller|cd1|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N21
cyclonev_lcell_comb \controller|cd1|Add0~93 (
// Equation(s):
// \controller|cd1|Add0~93_sumout  = SUM(( \controller|cd1|counter [17] ) + ( GND ) + ( \controller|cd1|Add0~90  ))
// \controller|cd1|Add0~94  = CARRY(( \controller|cd1|counter [17] ) + ( GND ) + ( \controller|cd1|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|cd1|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~93_sumout ),
	.cout(\controller|cd1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~93 .extended_lut = "off";
defparam \controller|cd1|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|cd1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N23
dffeas \controller|cd1|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[17] .is_wysiwyg = "true";
defparam \controller|cd1|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N24
cyclonev_lcell_comb \controller|cd1|Add0~97 (
// Equation(s):
// \controller|cd1|Add0~97_sumout  = SUM(( \controller|cd1|counter [18] ) + ( GND ) + ( \controller|cd1|Add0~94  ))
// \controller|cd1|Add0~98  = CARRY(( \controller|cd1|counter [18] ) + ( GND ) + ( \controller|cd1|Add0~94  ))

	.dataa(gnd),
	.datab(!\controller|cd1|counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~97_sumout ),
	.cout(\controller|cd1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~97 .extended_lut = "off";
defparam \controller|cd1|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|cd1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N15
cyclonev_lcell_comb \controller|cd1|counter[18]~feeder (
// Equation(s):
// \controller|cd1|counter[18]~feeder_combout  = ( \controller|cd1|Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|cd1|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|cd1|counter[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|counter[18]~feeder .extended_lut = "off";
defparam \controller|cd1|counter[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \controller|cd1|counter[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y80_N17
dffeas \controller|cd1|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|counter[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[18] .is_wysiwyg = "true";
defparam \controller|cd1|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N27
cyclonev_lcell_comb \controller|cd1|Add0~101 (
// Equation(s):
// \controller|cd1|Add0~101_sumout  = SUM(( \controller|cd1|counter [19] ) + ( GND ) + ( \controller|cd1|Add0~98  ))
// \controller|cd1|Add0~102  = CARRY(( \controller|cd1|counter [19] ) + ( GND ) + ( \controller|cd1|Add0~98  ))

	.dataa(!\controller|cd1|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~101_sumout ),
	.cout(\controller|cd1|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~101 .extended_lut = "off";
defparam \controller|cd1|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|cd1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N29
dffeas \controller|cd1|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[19] .is_wysiwyg = "true";
defparam \controller|cd1|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N30
cyclonev_lcell_comb \controller|cd1|Add0~109 (
// Equation(s):
// \controller|cd1|Add0~109_sumout  = SUM(( \controller|cd1|counter [20] ) + ( GND ) + ( \controller|cd1|Add0~102  ))
// \controller|cd1|Add0~110  = CARRY(( \controller|cd1|counter [20] ) + ( GND ) + ( \controller|cd1|Add0~102  ))

	.dataa(gnd),
	.datab(!\controller|cd1|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~109_sumout ),
	.cout(\controller|cd1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~109 .extended_lut = "off";
defparam \controller|cd1|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|cd1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N32
dffeas \controller|cd1|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[20] .is_wysiwyg = "true";
defparam \controller|cd1|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N33
cyclonev_lcell_comb \controller|cd1|Add0~105 (
// Equation(s):
// \controller|cd1|Add0~105_sumout  = SUM(( \controller|cd1|counter [21] ) + ( GND ) + ( \controller|cd1|Add0~110  ))
// \controller|cd1|Add0~106  = CARRY(( \controller|cd1|counter [21] ) + ( GND ) + ( \controller|cd1|Add0~110  ))

	.dataa(!\controller|cd1|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~105_sumout ),
	.cout(\controller|cd1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~105 .extended_lut = "off";
defparam \controller|cd1|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|cd1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N35
dffeas \controller|cd1|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[21] .is_wysiwyg = "true";
defparam \controller|cd1|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N36
cyclonev_lcell_comb \controller|cd1|Add0~65 (
// Equation(s):
// \controller|cd1|Add0~65_sumout  = SUM(( \controller|cd1|counter [22] ) + ( GND ) + ( \controller|cd1|Add0~106  ))
// \controller|cd1|Add0~66  = CARRY(( \controller|cd1|counter [22] ) + ( GND ) + ( \controller|cd1|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~65_sumout ),
	.cout(\controller|cd1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~65 .extended_lut = "off";
defparam \controller|cd1|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N38
dffeas \controller|cd1|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[22] .is_wysiwyg = "true";
defparam \controller|cd1|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N39
cyclonev_lcell_comb \controller|cd1|Add0~69 (
// Equation(s):
// \controller|cd1|Add0~69_sumout  = SUM(( \controller|cd1|counter [23] ) + ( GND ) + ( \controller|cd1|Add0~66  ))
// \controller|cd1|Add0~70  = CARRY(( \controller|cd1|counter [23] ) + ( GND ) + ( \controller|cd1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~69_sumout ),
	.cout(\controller|cd1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~69 .extended_lut = "off";
defparam \controller|cd1|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N41
dffeas \controller|cd1|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[23] .is_wysiwyg = "true";
defparam \controller|cd1|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N42
cyclonev_lcell_comb \controller|cd1|Add0~73 (
// Equation(s):
// \controller|cd1|Add0~73_sumout  = SUM(( \controller|cd1|counter [24] ) + ( GND ) + ( \controller|cd1|Add0~70  ))
// \controller|cd1|Add0~74  = CARRY(( \controller|cd1|counter [24] ) + ( GND ) + ( \controller|cd1|Add0~70  ))

	.dataa(gnd),
	.datab(!\controller|cd1|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~73_sumout ),
	.cout(\controller|cd1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~73 .extended_lut = "off";
defparam \controller|cd1|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|cd1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N44
dffeas \controller|cd1|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[24] .is_wysiwyg = "true";
defparam \controller|cd1|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N45
cyclonev_lcell_comb \controller|cd1|Add0~77 (
// Equation(s):
// \controller|cd1|Add0~77_sumout  = SUM(( \controller|cd1|counter [25] ) + ( GND ) + ( \controller|cd1|Add0~74  ))
// \controller|cd1|Add0~78  = CARRY(( \controller|cd1|counter [25] ) + ( GND ) + ( \controller|cd1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~77_sumout ),
	.cout(\controller|cd1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~77 .extended_lut = "off";
defparam \controller|cd1|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N47
dffeas \controller|cd1|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[25] .is_wysiwyg = "true";
defparam \controller|cd1|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N48
cyclonev_lcell_comb \controller|cd1|Add0~85 (
// Equation(s):
// \controller|cd1|Add0~85_sumout  = SUM(( \controller|cd1|counter [26] ) + ( GND ) + ( \controller|cd1|Add0~78  ))
// \controller|cd1|Add0~86  = CARRY(( \controller|cd1|counter [26] ) + ( GND ) + ( \controller|cd1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~85_sumout ),
	.cout(\controller|cd1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~85 .extended_lut = "off";
defparam \controller|cd1|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|cd1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N50
dffeas \controller|cd1|counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[26] .is_wysiwyg = "true";
defparam \controller|cd1|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N51
cyclonev_lcell_comb \controller|cd1|Add0~81 (
// Equation(s):
// \controller|cd1|Add0~81_sumout  = SUM(( \controller|cd1|counter [27] ) + ( GND ) + ( \controller|cd1|Add0~86  ))

	.dataa(!\controller|cd1|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|cd1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|cd1|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|Add0~81 .extended_lut = "off";
defparam \controller|cd1|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|cd1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y79_N53
dffeas \controller|cd1|counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\controller|cd1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rtl~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|cd1|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|cd1|counter[27] .is_wysiwyg = "true";
defparam \controller|cd1|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y79_N33
cyclonev_lcell_comb \controller|cd1|LessThan1~3 (
// Equation(s):
// \controller|cd1|LessThan1~3_combout  = ( !\controller|cd1|counter [24] & ( !\controller|cd1|counter [27] & ( (!\controller|cd1|counter [25] & (!\controller|cd1|counter [22] & (!\controller|cd1|counter [26] & !\controller|cd1|counter [23]))) ) ) )

	.dataa(!\controller|cd1|counter [25]),
	.datab(!\controller|cd1|counter [22]),
	.datac(!\controller|cd1|counter [26]),
	.datad(!\controller|cd1|counter [23]),
	.datae(!\controller|cd1|counter [24]),
	.dataf(!\controller|cd1|counter [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|cd1|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|LessThan1~3 .extended_lut = "off";
defparam \controller|cd1|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \controller|cd1|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N24
cyclonev_lcell_comb \controller|cd1|LessThan1~4 (
// Equation(s):
// \controller|cd1|LessThan1~4_combout  = ( !\controller|cd1|counter [19] & ( !\controller|cd1|counter [21] & ( (!\controller|cd1|counter [20] & (!\controller|cd1|counter [17] & !\controller|cd1|counter [18])) ) ) )

	.dataa(gnd),
	.datab(!\controller|cd1|counter [20]),
	.datac(!\controller|cd1|counter [17]),
	.datad(!\controller|cd1|counter [18]),
	.datae(!\controller|cd1|counter [19]),
	.dataf(!\controller|cd1|counter [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|cd1|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|LessThan1~4 .extended_lut = "off";
defparam \controller|cd1|LessThan1~4 .lut_mask = 64'hC000000000000000;
defparam \controller|cd1|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N6
cyclonev_lcell_comb \controller|cd1|LessThan1~1 (
// Equation(s):
// \controller|cd1|LessThan1~1_combout  = ( !\controller|cd1|counter [5] & ( !\controller|cd1|counter [6] & ( (!\controller|cd1|counter [8] & (!\controller|cd1|counter [9] & (!\controller|cd1|counter [7] & !\controller|cd1|counter [4]))) ) ) )

	.dataa(!\controller|cd1|counter [8]),
	.datab(!\controller|cd1|counter [9]),
	.datac(!\controller|cd1|counter [7]),
	.datad(!\controller|cd1|counter [4]),
	.datae(!\controller|cd1|counter [5]),
	.dataf(!\controller|cd1|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|cd1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|LessThan1~1 .extended_lut = "off";
defparam \controller|cd1|LessThan1~1 .lut_mask = 64'h8000000000000000;
defparam \controller|cd1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N0
cyclonev_lcell_comb \controller|cd1|LessThan1~0 (
// Equation(s):
// \controller|cd1|LessThan1~0_combout  = ( !\controller|cd1|counter [2] & ( !\controller|cd1|counter [0] & ( (!\controller|cd1|counter [1] & !\controller|cd1|counter [3]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|cd1|counter [1]),
	.datad(!\controller|cd1|counter [3]),
	.datae(!\controller|cd1|counter [2]),
	.dataf(!\controller|cd1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|cd1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|LessThan1~0 .extended_lut = "off";
defparam \controller|cd1|LessThan1~0 .lut_mask = 64'hF000000000000000;
defparam \controller|cd1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y79_N54
cyclonev_lcell_comb \controller|cd1|LessThan1~2 (
// Equation(s):
// \controller|cd1|LessThan1~2_combout  = ( !\controller|cd1|counter [14] & ( !\controller|cd1|counter [13] & ( (!\controller|cd1|counter [11] & (!\controller|cd1|counter [12] & (!\controller|cd1|counter [10] & !\controller|cd1|counter [15]))) ) ) )

	.dataa(!\controller|cd1|counter [11]),
	.datab(!\controller|cd1|counter [12]),
	.datac(!\controller|cd1|counter [10]),
	.datad(!\controller|cd1|counter [15]),
	.datae(!\controller|cd1|counter [14]),
	.dataf(!\controller|cd1|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|cd1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|cd1|LessThan1~2 .extended_lut = "off";
defparam \controller|cd1|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \controller|cd1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y80_N18
cyclonev_lcell_comb \rtl~0 (
// Equation(s):
// \rtl~0_combout  = LCELL(( \controller|cd1|LessThan1~0_combout  & ( \controller|cd1|LessThan1~2_combout  & ( ((!\controller|cd1|LessThan1~3_combout ) # ((!\controller|cd1|LessThan1~4_combout ) # (!\controller|cd1|LessThan1~1_combout ))) # 
// (\controller|cd1|counter [16]) ) ) ) # ( !\controller|cd1|LessThan1~0_combout  & ( \controller|cd1|LessThan1~2_combout  ) ) # ( \controller|cd1|LessThan1~0_combout  & ( !\controller|cd1|LessThan1~2_combout  ) ) # ( !\controller|cd1|LessThan1~0_combout  & 
// ( !\controller|cd1|LessThan1~2_combout  ) ))

	.dataa(!\controller|cd1|counter [16]),
	.datab(!\controller|cd1|LessThan1~3_combout ),
	.datac(!\controller|cd1|LessThan1~4_combout ),
	.datad(!\controller|cd1|LessThan1~1_combout ),
	.datae(!\controller|cd1|LessThan1~0_combout ),
	.dataf(!\controller|cd1|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~0 .extended_lut = "off";
defparam \rtl~0 .lut_mask = 64'hFFFFFFFFFFFFFFFD;
defparam \rtl~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N18
cyclonev_lcell_comb \controller|hsg|nb1|count[0]~0 (
// Equation(s):
// \controller|hsg|nb1|count[0]~0_combout  = ( !\controller|hsg|nb1|count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|hsg|nb1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|hsg|nb1|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|count[0]~0 .extended_lut = "off";
defparam \controller|hsg|nb1|count[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \controller|hsg|nb1|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N30
cyclonev_lcell_comb \controller|dav|hdv|c2|forloop[9].i1|u5~0 (
// Equation(s):
// \controller|dav|hdv|c2|forloop[9].i1|u5~0_combout  = ( \controller|hsg|nb1|count [3] & ( (\controller|hsg|nb1|count [1]) # (\controller|hsg|nb1|count [2]) ) )

	.dataa(gnd),
	.datab(!\controller|hsg|nb1|count [2]),
	.datac(!\controller|hsg|nb1|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|hsg|nb1|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|hdv|c2|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|hdv|c2|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \controller|dav|hdv|c2|forloop[9].i1|u5~0 .lut_mask = 64'h000000003F3F3F3F;
defparam \controller|dav|hdv|c2|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N21
cyclonev_lcell_comb \controller|hsg|nb1|Add0~17 (
// Equation(s):
// \controller|hsg|nb1|Add0~17_sumout  = SUM(( \controller|hsg|nb1|count [8] ) + ( GND ) + ( \controller|hsg|nb1|Add0~2  ))
// \controller|hsg|nb1|Add0~18  = CARRY(( \controller|hsg|nb1|count [8] ) + ( GND ) + ( \controller|hsg|nb1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|hsg|nb1|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~17_sumout ),
	.cout(\controller|hsg|nb1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~17 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|hsg|nb1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N24
cyclonev_lcell_comb \controller|hsg|nb1|Add0~13 (
// Equation(s):
// \controller|hsg|nb1|Add0~13_sumout  = SUM(( \controller|hsg|nb1|count [9] ) + ( GND ) + ( \controller|hsg|nb1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hsg|nb1|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~13 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|hsg|nb1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N32
dffeas \controller|hsg|nb1|count[9] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~13_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[9] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N33
cyclonev_lcell_comb \controller|hsg|c2|forloop[9].i1|u4~0 (
// Equation(s):
// \controller|hsg|c2|forloop[9].i1|u4~0_combout  = ( \controller|hsg|nb1|count [9] & ( \controller|hsg|nb1|count [8] ) )

	.dataa(!\controller|hsg|nb1|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|hsg|nb1|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|hsg|c2|forloop[9].i1|u4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|c2|forloop[9].i1|u4~0 .extended_lut = "off";
defparam \controller|hsg|c2|forloop[9].i1|u4~0 .lut_mask = 64'h0000000055555555;
defparam \controller|hsg|c2|forloop[9].i1|u4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N57
cyclonev_lcell_comb \controller|hsg|c2|forloop[9].i1|u4 (
// Equation(s):
// \controller|hsg|c2|forloop[9].i1|u4~combout  = LCELL(( \controller|hsg|nb1|count [4] & ( \controller|hsg|c2|forloop[9].i1|u4~0_combout  & ( (((\controller|hsg|nb1|count [5]) # (\controller|dav|hdv|c2|forloop[9].i1|u5~0_combout )) # 
// (\controller|hsg|nb1|count [7])) # (\controller|hsg|nb1|count [6]) ) ) ) # ( !\controller|hsg|nb1|count [4] & ( \controller|hsg|c2|forloop[9].i1|u4~0_combout  & ( ((\controller|hsg|nb1|count [5]) # (\controller|hsg|nb1|count [7])) # 
// (\controller|hsg|nb1|count [6]) ) ) ))

	.dataa(!\controller|hsg|nb1|count [6]),
	.datab(!\controller|hsg|nb1|count [7]),
	.datac(!\controller|dav|hdv|c2|forloop[9].i1|u5~0_combout ),
	.datad(!\controller|hsg|nb1|count [5]),
	.datae(!\controller|hsg|nb1|count [4]),
	.dataf(!\controller|hsg|c2|forloop[9].i1|u4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|c2|forloop[9].i1|u4 .extended_lut = "off";
defparam \controller|hsg|c2|forloop[9].i1|u4 .lut_mask = 64'h0000000077FF7FFF;
defparam \controller|hsg|c2|forloop[9].i1|u4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N38
dffeas \controller|hsg|nb1|count[0] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|count[0]~0_combout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[0] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N0
cyclonev_lcell_comb \controller|hsg|nb1|Add0~33 (
// Equation(s):
// \controller|hsg|nb1|Add0~33_sumout  = SUM(( \controller|hsg|nb1|count [0] ) + ( \controller|hsg|nb1|count [1] ) + ( !VCC ))
// \controller|hsg|nb1|Add0~34  = CARRY(( \controller|hsg|nb1|count [0] ) + ( \controller|hsg|nb1|count [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hsg|nb1|count [1]),
	.datad(!\controller|hsg|nb1|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~33_sumout ),
	.cout(\controller|hsg|nb1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~33 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \controller|hsg|nb1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N53
dffeas \controller|hsg|nb1|count[1] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~33_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[1] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N3
cyclonev_lcell_comb \controller|hsg|nb1|Add0~29 (
// Equation(s):
// \controller|hsg|nb1|Add0~29_sumout  = SUM(( \controller|hsg|nb1|count [2] ) + ( GND ) + ( \controller|hsg|nb1|Add0~34  ))
// \controller|hsg|nb1|Add0~30  = CARRY(( \controller|hsg|nb1|count [2] ) + ( GND ) + ( \controller|hsg|nb1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|hsg|nb1|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~29_sumout ),
	.cout(\controller|hsg|nb1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~29 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|hsg|nb1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N47
dffeas \controller|hsg|nb1|count[2] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~29_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[2] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N6
cyclonev_lcell_comb \controller|hsg|nb1|Add0~25 (
// Equation(s):
// \controller|hsg|nb1|Add0~25_sumout  = SUM(( \controller|hsg|nb1|count [3] ) + ( GND ) + ( \controller|hsg|nb1|Add0~30  ))
// \controller|hsg|nb1|Add0~26  = CARRY(( \controller|hsg|nb1|count [3] ) + ( GND ) + ( \controller|hsg|nb1|Add0~30  ))

	.dataa(gnd),
	.datab(!\controller|hsg|nb1|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~25_sumout ),
	.cout(\controller|hsg|nb1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~25 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|hsg|nb1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N44
dffeas \controller|hsg|nb1|count[3] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~25_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[3] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N9
cyclonev_lcell_comb \controller|hsg|nb1|Add0~21 (
// Equation(s):
// \controller|hsg|nb1|Add0~21_sumout  = SUM(( \controller|hsg|nb1|count [4] ) + ( GND ) + ( \controller|hsg|nb1|Add0~26  ))
// \controller|hsg|nb1|Add0~22  = CARRY(( \controller|hsg|nb1|count [4] ) + ( GND ) + ( \controller|hsg|nb1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|hsg|nb1|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~21_sumout ),
	.cout(\controller|hsg|nb1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~21 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|hsg|nb1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N59
dffeas \controller|hsg|nb1|count[4] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~21_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[4] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N12
cyclonev_lcell_comb \controller|hsg|nb1|Add0~9 (
// Equation(s):
// \controller|hsg|nb1|Add0~9_sumout  = SUM(( \controller|hsg|nb1|count [5] ) + ( GND ) + ( \controller|hsg|nb1|Add0~22  ))
// \controller|hsg|nb1|Add0~10  = CARRY(( \controller|hsg|nb1|count [5] ) + ( GND ) + ( \controller|hsg|nb1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hsg|nb1|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~9_sumout ),
	.cout(\controller|hsg|nb1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~9 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|hsg|nb1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N35
dffeas \controller|hsg|nb1|count[5] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~9_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[5] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N15
cyclonev_lcell_comb \controller|hsg|nb1|Add0~5 (
// Equation(s):
// \controller|hsg|nb1|Add0~5_sumout  = SUM(( \controller|hsg|nb1|count [6] ) + ( GND ) + ( \controller|hsg|nb1|Add0~10  ))
// \controller|hsg|nb1|Add0~6  = CARRY(( \controller|hsg|nb1|count [6] ) + ( GND ) + ( \controller|hsg|nb1|Add0~10  ))

	.dataa(!\controller|hsg|nb1|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~5_sumout ),
	.cout(\controller|hsg|nb1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~5 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|hsg|nb1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N50
dffeas \controller|hsg|nb1|count[6] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~5_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[6] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N18
cyclonev_lcell_comb \controller|hsg|nb1|Add0~1 (
// Equation(s):
// \controller|hsg|nb1|Add0~1_sumout  = SUM(( \controller|hsg|nb1|count [7] ) + ( GND ) + ( \controller|hsg|nb1|Add0~6  ))
// \controller|hsg|nb1|Add0~2  = CARRY(( \controller|hsg|nb1|count [7] ) + ( GND ) + ( \controller|hsg|nb1|Add0~6  ))

	.dataa(gnd),
	.datab(!\controller|hsg|nb1|count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|hsg|nb1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|hsg|nb1|Add0~1_sumout ),
	.cout(\controller|hsg|nb1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|nb1|Add0~1 .extended_lut = "off";
defparam \controller|hsg|nb1|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|hsg|nb1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y80_N41
dffeas \controller|hsg|nb1|count[7] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~1_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[7] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y80_N56
dffeas \controller|hsg|nb1|count[8] (
	.clk(\rtl~0_combout ),
	.d(gnd),
	.asdata(\controller|hsg|nb1|Add0~17_sumout ),
	.clrn(!\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hsg|nb1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hsg|nb1|count[8] .is_wysiwyg = "true";
defparam \controller|hsg|nb1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N6
cyclonev_lcell_comb \controller|vsg|nb1|count[0]~0 (
// Equation(s):
// \controller|vsg|nb1|count[0]~0_combout  = !\controller|vsg|nb1|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vsg|nb1|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vsg|nb1|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|count[0]~0 .extended_lut = "off";
defparam \controller|vsg|nb1|count[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \controller|vsg|nb1|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N33
cyclonev_lcell_comb \controller|vsg|nb1|Add0~13 (
// Equation(s):
// \controller|vsg|nb1|Add0~13_sumout  = SUM(( \controller|vsg|nb1|count [2] ) + ( GND ) + ( \controller|vsg|nb1|Add0~6  ))
// \controller|vsg|nb1|Add0~14  = CARRY(( \controller|vsg|nb1|count [2] ) + ( GND ) + ( \controller|vsg|nb1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vsg|nb1|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~13_sumout ),
	.cout(\controller|vsg|nb1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~13 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|vsg|nb1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N36
cyclonev_lcell_comb \controller|vsg|nb1|Add0~9 (
// Equation(s):
// \controller|vsg|nb1|Add0~9_sumout  = SUM(( \controller|vsg|nb1|count [3] ) + ( GND ) + ( \controller|vsg|nb1|Add0~14  ))
// \controller|vsg|nb1|Add0~10  = CARRY(( \controller|vsg|nb1|count [3] ) + ( GND ) + ( \controller|vsg|nb1|Add0~14  ))

	.dataa(gnd),
	.datab(!\controller|vsg|nb1|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~9_sumout ),
	.cout(\controller|vsg|nb1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~9 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|vsg|nb1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N11
dffeas \controller|vsg|nb1|count[3] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~9_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[3] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y80_N23
dffeas \controller|vsg|nb1|count[1] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~5_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[1] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N30
cyclonev_lcell_comb \controller|vsg|nb1|Add0~5 (
// Equation(s):
// \controller|vsg|nb1|Add0~5_sumout  = SUM(( \controller|vsg|nb1|count [1] ) + ( \controller|vsg|nb1|count [0] ) + ( !VCC ))
// \controller|vsg|nb1|Add0~6  = CARRY(( \controller|vsg|nb1|count [1] ) + ( \controller|vsg|nb1|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vsg|nb1|count [0]),
	.datad(!\controller|vsg|nb1|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~5_sumout ),
	.cout(\controller|vsg|nb1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~5 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \controller|vsg|nb1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N22
dffeas \controller|vsg|nb1|count[1]~DUPLICATE (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~5_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N39
cyclonev_lcell_comb \controller|vsg|nb1|Add0~21 (
// Equation(s):
// \controller|vsg|nb1|Add0~21_sumout  = SUM(( \controller|vsg|nb1|count [4] ) + ( GND ) + ( \controller|vsg|nb1|Add0~10  ))
// \controller|vsg|nb1|Add0~22  = CARRY(( \controller|vsg|nb1|count [4] ) + ( GND ) + ( \controller|vsg|nb1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vsg|nb1|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~21_sumout ),
	.cout(\controller|vsg|nb1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~21 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|vsg|nb1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N8
dffeas \controller|vsg|nb1|count[4] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~21_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[4] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N42
cyclonev_lcell_comb \controller|vsg|nb1|Add0~17 (
// Equation(s):
// \controller|vsg|nb1|Add0~17_sumout  = SUM(( \controller|vsg|nb1|count [5] ) + ( GND ) + ( \controller|vsg|nb1|Add0~22  ))
// \controller|vsg|nb1|Add0~18  = CARRY(( \controller|vsg|nb1|count [5] ) + ( GND ) + ( \controller|vsg|nb1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vsg|nb1|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~17_sumout ),
	.cout(\controller|vsg|nb1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~17 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|vsg|nb1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N2
dffeas \controller|vsg|nb1|count[5] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~17_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[5] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N45
cyclonev_lcell_comb \controller|vsg|nb1|Add0~33 (
// Equation(s):
// \controller|vsg|nb1|Add0~33_sumout  = SUM(( \controller|vsg|nb1|count [6] ) + ( GND ) + ( \controller|vsg|nb1|Add0~18  ))
// \controller|vsg|nb1|Add0~34  = CARRY(( \controller|vsg|nb1|count [6] ) + ( GND ) + ( \controller|vsg|nb1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vsg|nb1|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~33_sumout ),
	.cout(\controller|vsg|nb1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~33 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|vsg|nb1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N41
dffeas \controller|vsg|nb1|count[6] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~33_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[6] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N48
cyclonev_lcell_comb \controller|vsg|nb1|Add0~29 (
// Equation(s):
// \controller|vsg|nb1|Add0~29_sumout  = SUM(( \controller|vsg|nb1|count [7] ) + ( GND ) + ( \controller|vsg|nb1|Add0~34  ))
// \controller|vsg|nb1|Add0~30  = CARRY(( \controller|vsg|nb1|count [7] ) + ( GND ) + ( \controller|vsg|nb1|Add0~34  ))

	.dataa(gnd),
	.datab(!\controller|vsg|nb1|count [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~29_sumout ),
	.cout(\controller|vsg|nb1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~29 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|vsg|nb1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N14
dffeas \controller|vsg|nb1|count[7] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~29_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[7] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N51
cyclonev_lcell_comb \controller|vsg|nb1|Add0~25 (
// Equation(s):
// \controller|vsg|nb1|Add0~25_sumout  = SUM(( \controller|vsg|nb1|count[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|vsg|nb1|Add0~30  ))
// \controller|vsg|nb1|Add0~26  = CARRY(( \controller|vsg|nb1|count[8]~DUPLICATE_q  ) + ( GND ) + ( \controller|vsg|nb1|Add0~30  ))

	.dataa(!\controller|vsg|nb1|count[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~25_sumout ),
	.cout(\controller|vsg|nb1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~25 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|vsg|nb1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N5
dffeas \controller|vsg|nb1|count[8]~DUPLICATE (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~25_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N54
cyclonev_lcell_comb \controller|vsg|nb1|Add0~1 (
// Equation(s):
// \controller|vsg|nb1|Add0~1_sumout  = SUM(( \controller|vsg|nb1|count [9] ) + ( GND ) + ( \controller|vsg|nb1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vsg|nb1|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|vsg|nb1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|vsg|nb1|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|nb1|Add0~1 .extended_lut = "off";
defparam \controller|vsg|nb1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|vsg|nb1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N26
dffeas \controller|vsg|nb1|count[9] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~1_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[9] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N27
cyclonev_lcell_comb \controller|dav|n1~0 (
// Equation(s):
// \controller|dav|n1~0_combout  = ( !\controller|vsg|nb1|count[8]~DUPLICATE_q  & ( !\controller|vsg|nb1|count [7] & ( (!\controller|vsg|nb1|count [6] & (!\controller|vsg|nb1|count [4] & !\controller|vsg|nb1|count [5])) ) ) )

	.dataa(gnd),
	.datab(!\controller|vsg|nb1|count [6]),
	.datac(!\controller|vsg|nb1|count [4]),
	.datad(!\controller|vsg|nb1|count [5]),
	.datae(!\controller|vsg|nb1|count[8]~DUPLICATE_q ),
	.dataf(!\controller|vsg|nb1|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|n1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|n1~0 .extended_lut = "off";
defparam \controller|dav|n1~0 .lut_mask = 64'hC000000000000000;
defparam \controller|dav|n1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N15
cyclonev_lcell_comb \controller|vsg|c2|forloop[9].i1|u4~0 (
// Equation(s):
// \controller|vsg|c2|forloop[9].i1|u4~0_combout  = ( \controller|dav|n1~0_combout  & ( (\controller|vsg|nb1|count [2] & (\controller|vsg|nb1|count [3] & (\controller|vsg|nb1|count[1]~DUPLICATE_q  & \controller|vsg|nb1|count [9]))) ) ) # ( 
// !\controller|dav|n1~0_combout  & ( \controller|vsg|nb1|count [9] ) )

	.dataa(!\controller|vsg|nb1|count [2]),
	.datab(!\controller|vsg|nb1|count [3]),
	.datac(!\controller|vsg|nb1|count[1]~DUPLICATE_q ),
	.datad(!\controller|vsg|nb1|count [9]),
	.datae(gnd),
	.dataf(!\controller|dav|n1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|c2|forloop[9].i1|u4~0 .extended_lut = "off";
defparam \controller|vsg|c2|forloop[9].i1|u4~0 .lut_mask = 64'h00FF00FF00010001;
defparam \controller|vsg|c2|forloop[9].i1|u4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N20
dffeas \controller|vsg|nb1|count[0] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|count[0]~0_combout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[0] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y80_N29
dffeas \controller|vsg|nb1|count[2] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~13_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[2] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N0
cyclonev_lcell_comb \controller|vsg|c1|forloop[9].i1|u5~0 (
// Equation(s):
// \controller|vsg|c1|forloop[9].i1|u5~0_combout  = ( \controller|vsg|nb1|count [3] & ( \controller|vsg|nb1|count [0] ) ) # ( !\controller|vsg|nb1|count [3] & ( \controller|vsg|nb1|count [0] & ( (((!\controller|dav|n1~0_combout ) # (\controller|vsg|nb1|count 
// [9])) # (\controller|vsg|nb1|count[1]~DUPLICATE_q )) # (\controller|vsg|nb1|count [2]) ) ) ) # ( \controller|vsg|nb1|count [3] & ( !\controller|vsg|nb1|count [0] ) ) # ( !\controller|vsg|nb1|count [3] & ( !\controller|vsg|nb1|count [0] & ( 
// ((!\controller|dav|n1~0_combout ) # (\controller|vsg|nb1|count [9])) # (\controller|vsg|nb1|count [2]) ) ) )

	.dataa(!\controller|vsg|nb1|count [2]),
	.datab(!\controller|vsg|nb1|count[1]~DUPLICATE_q ),
	.datac(!\controller|vsg|nb1|count [9]),
	.datad(!\controller|dav|n1~0_combout ),
	.datae(!\controller|vsg|nb1|count [3]),
	.dataf(!\controller|vsg|nb1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vsg|c1|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vsg|c1|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \controller|vsg|c1|forloop[9].i1|u5~0 .lut_mask = 64'hFF5FFFFFFF7FFFFF;
defparam \controller|vsg|c1|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N36
cyclonev_lcell_comb \controller|n1 (
// Equation(s):
// \controller|n1~combout  = ( \controller|hsg|nb1|count [7] & ( \controller|vsg|c1|forloop[9].i1|u5~0_combout  ) ) # ( !\controller|hsg|nb1|count [7] & ( \controller|vsg|c1|forloop[9].i1|u5~0_combout  & ( (((\controller|hsg|nb1|count [5] & 
// \controller|hsg|nb1|count [6])) # (\controller|hsg|nb1|count [9])) # (\controller|hsg|nb1|count [8]) ) ) )

	.dataa(!\controller|hsg|nb1|count [8]),
	.datab(!\controller|hsg|nb1|count [5]),
	.datac(!\controller|hsg|nb1|count [6]),
	.datad(!\controller|hsg|nb1|count [9]),
	.datae(!\controller|hsg|nb1|count [7]),
	.dataf(!\controller|vsg|c1|forloop[9].i1|u5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|n1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|n1 .extended_lut = "off";
defparam \controller|n1 .lut_mask = 64'h0000000057FFFFFF;
defparam \controller|n1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N45
cyclonev_lcell_comb \controller|dav|hdv|c1|forloop[9].i1|u5~0 (
// Equation(s):
// \controller|dav|hdv|c1|forloop[9].i1|u5~0_combout  = ( !\controller|hsg|nb1|count [9] & ( \controller|hsg|nb1|count [6] & ( (!\controller|hsg|nb1|count [7] & !\controller|hsg|nb1|count [8]) ) ) ) # ( !\controller|hsg|nb1|count [9] & ( 
// !\controller|hsg|nb1|count [6] & ( (!\controller|hsg|nb1|count [8] & ((!\controller|hsg|nb1|count [7]) # ((!\controller|hsg|nb1|count [5] & !\controller|hsg|nb1|count [4])))) ) ) )

	.dataa(!\controller|hsg|nb1|count [5]),
	.datab(!\controller|hsg|nb1|count [4]),
	.datac(!\controller|hsg|nb1|count [7]),
	.datad(!\controller|hsg|nb1|count [8]),
	.datae(!\controller|hsg|nb1|count [9]),
	.dataf(!\controller|hsg|nb1|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|hdv|c1|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|hdv|c1|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \controller|dav|hdv|c1|forloop[9].i1|u5~0 .lut_mask = 64'hF8000000F0000000;
defparam \controller|dav|hdv|c1|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N12
cyclonev_lcell_comb \controller|dav|vdv|c1|forloop[9].i1|u5~0 (
// Equation(s):
// \controller|dav|vdv|c1|forloop[9].i1|u5~0_combout  = ( \controller|vsg|nb1|count [5] & ( ((\controller|vsg|nb1|count [4]) # (\controller|vsg|nb1|count [3])) # (\controller|vsg|nb1|count [2]) ) )

	.dataa(!\controller|vsg|nb1|count [2]),
	.datab(!\controller|vsg|nb1|count [3]),
	.datac(!\controller|vsg|nb1|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|vsg|nb1|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|vdv|c1|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|vdv|c1|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \controller|dav|vdv|c1|forloop[9].i1|u5~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \controller|dav|vdv|c1|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y80_N4
dffeas \controller|vsg|nb1|count[8] (
	.clk(\controller|hsg|c2|forloop[9].i1|u4~combout ),
	.d(gnd),
	.asdata(\controller|vsg|nb1|Add0~25_sumout ),
	.clrn(!\controller|vsg|c2|forloop[9].i1|u4~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vsg|nb1|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vsg|nb1|count[8] .is_wysiwyg = "true";
defparam \controller|vsg|nb1|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N9
cyclonev_lcell_comb \controller|dav|vdv|c1|forloop[9].i1|u5~1 (
// Equation(s):
// \controller|dav|vdv|c1|forloop[9].i1|u5~1_combout  = ( !\controller|vsg|nb1|count [9] & ( (!\controller|vsg|nb1|count [6] & (!\controller|dav|vdv|c1|forloop[9].i1|u5~0_combout  & (!\controller|vsg|nb1|count [8] & !\controller|vsg|nb1|count [7]))) ) )

	.dataa(!\controller|vsg|nb1|count [6]),
	.datab(!\controller|dav|vdv|c1|forloop[9].i1|u5~0_combout ),
	.datac(!\controller|vsg|nb1|count [8]),
	.datad(!\controller|vsg|nb1|count [7]),
	.datae(gnd),
	.dataf(!\controller|vsg|nb1|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|vdv|c1|forloop[9].i1|u5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|vdv|c1|forloop[9].i1|u5~1 .extended_lut = "off";
defparam \controller|dav|vdv|c1|forloop[9].i1|u5~1 .lut_mask = 64'h8000800000000000;
defparam \controller|dav|vdv|c1|forloop[9].i1|u5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y80_N18
cyclonev_lcell_comb \controller|dav|n1~1 (
// Equation(s):
// \controller|dav|n1~1_combout  = ( \controller|vsg|nb1|count [0] & ( \controller|dav|n1~0_combout  & ( (\controller|vsg|nb1|count [9] & (((\controller|vsg|nb1|count [3]) # (\controller|vsg|nb1|count [2])) # (\controller|vsg|nb1|count[1]~DUPLICATE_q ))) ) ) 
// ) # ( !\controller|vsg|nb1|count [0] & ( \controller|dav|n1~0_combout  & ( (\controller|vsg|nb1|count [9] & ((\controller|vsg|nb1|count [3]) # (\controller|vsg|nb1|count [2]))) ) ) ) # ( \controller|vsg|nb1|count [0] & ( !\controller|dav|n1~0_combout  & ( 
// \controller|vsg|nb1|count [9] ) ) ) # ( !\controller|vsg|nb1|count [0] & ( !\controller|dav|n1~0_combout  & ( \controller|vsg|nb1|count [9] ) ) )

	.dataa(!\controller|vsg|nb1|count[1]~DUPLICATE_q ),
	.datab(!\controller|vsg|nb1|count [2]),
	.datac(!\controller|vsg|nb1|count [3]),
	.datad(!\controller|vsg|nb1|count [9]),
	.datae(!\controller|vsg|nb1|count [0]),
	.dataf(!\controller|dav|n1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|n1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|n1~1 .extended_lut = "off";
defparam \controller|dav|n1~1 .lut_mask = 64'h00FF00FF003F007F;
defparam \controller|dav|n1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N51
cyclonev_lcell_comb \controller|dav|hdv|c2|forloop[9].i1|u5~1 (
// Equation(s):
// \controller|dav|hdv|c2|forloop[9].i1|u5~1_combout  = ( !\controller|hsg|nb1|count [6] & ( (!\controller|hsg|nb1|count [5] & (!\controller|hsg|nb1|count [7] & !\controller|hsg|nb1|count [4])) ) )

	.dataa(!\controller|hsg|nb1|count [5]),
	.datab(!\controller|hsg|nb1|count [7]),
	.datac(!\controller|hsg|nb1|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|hsg|nb1|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|hdv|c2|forloop[9].i1|u5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|hdv|c2|forloop[9].i1|u5~1 .extended_lut = "off";
defparam \controller|dav|hdv|c2|forloop[9].i1|u5~1 .lut_mask = 64'h8080808000000000;
defparam \controller|dav|hdv|c2|forloop[9].i1|u5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y80_N24
cyclonev_lcell_comb \controller|dav|n1~2 (
// Equation(s):
// \controller|dav|n1~2_combout  = ( \controller|hsg|c2|forloop[9].i1|u4~0_combout  & ( \controller|dav|hdv|c2|forloop[9].i1|u5~1_combout  & ( (!\controller|dav|hdv|c1|forloop[9].i1|u5~0_combout  & (!\controller|dav|vdv|c1|forloop[9].i1|u5~1_combout  & 
// (!\controller|dav|n1~1_combout  & !\controller|dav|hdv|c2|forloop[9].i1|u5~0_combout ))) ) ) ) # ( !\controller|hsg|c2|forloop[9].i1|u4~0_combout  & ( \controller|dav|hdv|c2|forloop[9].i1|u5~1_combout  & ( 
// (!\controller|dav|hdv|c1|forloop[9].i1|u5~0_combout  & (!\controller|dav|vdv|c1|forloop[9].i1|u5~1_combout  & !\controller|dav|n1~1_combout )) ) ) ) # ( !\controller|hsg|c2|forloop[9].i1|u4~0_combout  & ( !\controller|dav|hdv|c2|forloop[9].i1|u5~1_combout 
//  & ( (!\controller|dav|hdv|c1|forloop[9].i1|u5~0_combout  & (!\controller|dav|vdv|c1|forloop[9].i1|u5~1_combout  & !\controller|dav|n1~1_combout )) ) ) )

	.dataa(!\controller|dav|hdv|c1|forloop[9].i1|u5~0_combout ),
	.datab(!\controller|dav|vdv|c1|forloop[9].i1|u5~1_combout ),
	.datac(!\controller|dav|n1~1_combout ),
	.datad(!\controller|dav|hdv|c2|forloop[9].i1|u5~0_combout ),
	.datae(!\controller|hsg|c2|forloop[9].i1|u4~0_combout ),
	.dataf(!\controller|dav|hdv|c2|forloop[9].i1|u5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|dav|n1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|dav|n1~2 .extended_lut = "off";
defparam \controller|dav|n1~2 .lut_mask = 64'h8080000080808000;
defparam \controller|dav|n1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y80_N48
cyclonev_lcell_comb \controller|hsg|c1|forloop[9].i1|u5~0 (
// Equation(s):
// \controller|hsg|c1|forloop[9].i1|u5~0_combout  = ( \controller|hsg|nb1|count [9] ) # ( !\controller|hsg|nb1|count [9] & ( (((\controller|hsg|nb1|count [5] & \controller|hsg|nb1|count [6])) # (\controller|hsg|nb1|count [8])) # (\controller|hsg|nb1|count 
// [7]) ) )

	.dataa(!\controller|hsg|nb1|count [5]),
	.datab(!\controller|hsg|nb1|count [7]),
	.datac(!\controller|hsg|nb1|count [8]),
	.datad(!\controller|hsg|nb1|count [6]),
	.datae(gnd),
	.dataf(!\controller|hsg|nb1|count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|hsg|c1|forloop[9].i1|u5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|hsg|c1|forloop[9].i1|u5~0 .extended_lut = "off";
defparam \controller|hsg|c1|forloop[9].i1|u5~0 .lut_mask = 64'h3F7F3F7FFFFFFFFF;
defparam \controller|hsg|c1|forloop[9].i1|u5~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \VGA_Clock~input (
	.i(VGA_Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\VGA_Clock~input_o ));
// synopsys translate_off
defparam \VGA_Clock~input .bus_hold = "false";
defparam \VGA_Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
