Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 28 22:28:03 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 311 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.049       -0.089                      2                  182        0.136        0.000                      0                  182        3.000        0.000                       0                   104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.120        0.000                      0                   94        0.136        0.000                      0                   94        3.000        0.000                       0                    53  
  clk_out1_clk_wiz_0       -0.049       -0.089                      2                   88        0.257        0.000                      0                   88        4.130        0.000                       0                    48  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.828ns (18.826%)  route 3.570ns (81.174%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          1.368     9.539    seg/clear
    SLICE_X63Y29         FDRE                                         r  seg/COUNTER_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    seg/CLK
    SLICE_X63Y29         FDRE                                         r  seg/COUNTER_reg[27]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    seg/COUNTER_reg[27]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.398ns  (logic 0.828ns (18.826%)  route 3.570ns (81.174%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          1.368     9.539    seg/clear
    SLICE_X63Y29         FDRE                                         r  seg/COUNTER_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.508    14.849    seg/CLK
    SLICE_X63Y29         FDRE                                         r  seg/COUNTER_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDRE (Setup_fdre_C_R)       -0.429    14.659    seg/COUNTER_reg[28]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          1.230     9.401    seg/clear
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    seg/CLK
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[23]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg/COUNTER_reg[23]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          1.230     9.401    seg/clear
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    seg/CLK
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg/COUNTER_reg[24]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          1.230     9.401    seg/clear
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    seg/CLK
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg/COUNTER_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.828ns (19.438%)  route 3.432ns (80.562%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          1.230     9.401    seg/clear
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    seg/CLK
    SLICE_X63Y28         FDRE                                         r  seg/COUNTER_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    seg/COUNTER_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 vc/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.306ns (28.218%)  route 3.322ns (71.782%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.624     5.145    vc/clk_in1
    SLICE_X61Y91         FDRE                                         r  vc/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  vc/count2_reg[9]/Q
                         net (fo=11, routed)          1.135     6.736    vc/count2_reg[9]
    SLICE_X63Y90         LUT5 (Prop_lut5_I3_O)        0.152     6.888 r  vc/sclk_i_21/O
                         net (fo=1, routed)           0.433     7.321    vc/sclk_i_21_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I2_O)        0.326     7.647 r  vc/sclk_i_16/O
                         net (fo=1, routed)           0.706     8.353    vc/sclk_i_16_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.477 r  vc/sclk_i_13/O
                         net (fo=1, routed)           0.645     9.122    vc/sclk_i_13_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.246 r  vc/sclk_i_5/O
                         net (fo=1, routed)           0.403     9.649    vc/sclk_i_5_n_0
    SLICE_X63Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.773 r  vc/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.773    vc/sclk_i_1_n_0
    SLICE_X63Y89         FDRE                                         r  vc/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.507    14.848    vc/clk_in1
    SLICE_X63Y89         FDRE                                         r  vc/sclk_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y89         FDRE (Setup_fdre_C_D)        0.029    15.100    vc/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.828ns (20.865%)  route 3.140ns (79.135%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          0.938     9.110    seg/clear
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[11]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    seg/COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.828ns (20.865%)  route 3.140ns (79.135%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          0.938     9.110    seg/clear
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    seg/COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 seg/COUNTER_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.828ns (20.865%)  route 3.140ns (79.135%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.620     5.141    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  seg/COUNTER_reg[16]/Q
                         net (fo=2, routed)           0.875     6.472    seg/COUNTER_reg[16]
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124     6.596 r  seg/STATE[1]_i_4/O
                         net (fo=2, routed)           0.657     7.253    seg/STATE[1]_i_4_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  seg/COUNTER[0]_i_3/O
                         net (fo=1, routed)           0.670     8.047    seg/COUNTER[0]_i_3_n_0
    SLICE_X62Y27         LUT3 (Prop_lut3_I2_O)        0.124     8.171 r  seg/COUNTER[0]_i_1/O
                         net (fo=19, routed)          0.938     9.110    seg/clear
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.502    14.843    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[13]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    seg/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  5.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 seg/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.585     1.468    seg/CLK
    SLICE_X62Y27         FDRE                                         r  seg/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  seg/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.065     1.674    seg/COUNTER_reg[0]
    SLICE_X62Y27         FDRE                                         r  seg/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.853     1.980    seg/CLK
    SLICE_X62Y27         FDRE                                         r  seg/COUNTER_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y27         FDRE (Hold_fdre_C_D)         0.070     1.538    seg/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 my_clk/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/clk_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.480%)  route 0.138ns (42.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    my_clk/CLK
    SLICE_X35Y48         FDRE                                         r  my_clk/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk/count_reg[9]/Q
                         net (fo=3, routed)           0.138     1.725    my_clk/count_reg[9]
    SLICE_X34Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.770 r  my_clk/clk_new_i_1/O
                         net (fo=1, routed)           0.000     1.770    my_clk/clk_new_i_1_n_0
    SLICE_X34Y46         FDRE                                         r  my_clk/clk_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    my_clk/CLK
    SLICE_X34Y46         FDRE                                         r  my_clk/clk_new_reg/C
                         clock pessimism             -0.497     1.461    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.581    my_clk/clk_new_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 my_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.562     1.445    my_clk/CLK
    SLICE_X35Y46         FDRE                                         r  my_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  my_clk/count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.703    my_clk/count_reg[3]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  my_clk/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    my_clk/count_reg[0]_i_2_n_4
    SLICE_X35Y46         FDRE                                         r  my_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.831     1.958    my_clk/CLK
    SLICE_X35Y46         FDRE                                         r  my_clk/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    my_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 my_clk/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    my_clk/CLK
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.704    my_clk/count_reg[7]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  my_clk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    my_clk/count_reg[4]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    my_clk/CLK
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    my_clk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seg/COUNTER_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg/COUNTER_reg[14]/Q
                         net (fo=2, routed)           0.117     1.723    seg/COUNTER_reg[14]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  seg/COUNTER_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    seg/COUNTER_reg[11]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    seg/COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 my_clk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    my_clk/CLK
    SLICE_X35Y48         FDRE                                         r  my_clk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk/count_reg[11]/Q
                         net (fo=4, routed)           0.120     1.707    my_clk/count_reg[11]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  my_clk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    my_clk/count_reg[8]_i_1_n_4
    SLICE_X35Y48         FDRE                                         r  my_clk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    my_clk/CLK
    SLICE_X35Y48         FDRE                                         r  my_clk/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    my_clk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/COUNTER_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.583     1.466    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seg/COUNTER_reg[18]/Q
                         net (fo=3, routed)           0.120     1.727    seg/COUNTER_reg[18]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  seg/COUNTER_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    seg/COUNTER_reg[15]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.851     1.978    seg/CLK
    SLICE_X63Y26         FDRE                                         r  seg/COUNTER_reg[18]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    seg/COUNTER_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vc/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    vc/clk_in1
    SLICE_X61Y91         FDRE                                         r  vc/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vc/count2_reg[11]/Q
                         net (fo=4, routed)           0.120     1.736    vc/count2_reg[11]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  vc/count2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    vc/count2_reg[8]_i_1_n_4
    SLICE_X61Y91         FDRE                                         r  vc/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.988    vc/clk_in1
    SLICE_X61Y91         FDRE                                         r  vc/count2_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X61Y91         FDRE (Hold_fdre_C_D)         0.105     1.579    vc/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 my_clk/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_clk/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.563     1.446    my_clk/CLK
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  my_clk/count_reg[6]/Q
                         net (fo=2, routed)           0.120     1.708    my_clk/count_reg[6]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  my_clk/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    my_clk/count_reg[4]_i_1_n_5
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.832     1.959    my_clk/CLK
    SLICE_X35Y47         FDRE                                         r  my_clk/count_reg[6]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    my_clk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 seg/COUNTER_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/COUNTER_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.582     1.465    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg/COUNTER_reg[13]/Q
                         net (fo=2, routed)           0.120     1.727    seg/COUNTER_reg[13]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.838 r  seg/COUNTER_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    seg/COUNTER_reg[11]_i_1_n_5
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.850     1.977    seg/CLK
    SLICE_X63Y25         FDRE                                         r  seg/COUNTER_reg[13]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    seg/COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y25     seg/COUNTER_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y25     seg/COUNTER_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y25     seg/COUNTER_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y26     seg/COUNTER_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y26     seg/COUNTER_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y26     seg/COUNTER_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y26     seg/COUNTER_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y27     seg/COUNTER_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y89     vc/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y89     vc/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y89     vc/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y89     vc/count2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y90     vc/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y90     vc/count2_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y90     vc/count2_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y90     vc/count2_reg[7]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y25     seg/COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y25     seg/COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y25     seg/COUNTER_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y26     seg/COUNTER_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y26     seg/COUNTER_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y26     seg/COUNTER_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y26     seg/COUNTER_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y27     seg/COUNTER_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.049ns,  Total Violation       -0.089ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 2.360ns (25.732%)  route 6.812ns (74.268%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.171    13.190    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.314 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=1, routed)           0.444    13.758    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.882 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.363    14.245    vga/VGA_GREEN0[3]
    SLICE_X43Y93         FDRE                                         r  vga/VGA_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.437    14.037    vga/CLK_VGA
    SLICE_X43Y93         FDRE                                         r  vga/VGA_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.272    14.309    
                         clock uncertainty           -0.072    14.237    
    SLICE_X43Y93         FDRE (Setup_fdre_C_D)       -0.040    14.197    vga/VGA_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.197    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.151ns  (logic 2.360ns (25.790%)  route 6.791ns (74.210%))
  Logic Levels:           11  (CARRY4=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.171    13.190    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X44Y93         LUT6 (Prop_lut6_I0_O)        0.124    13.314 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_7/O
                         net (fo=1, routed)           0.444    13.758    vga/VGA_CONTROL/VGA_GREEN[3]_i_7_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.882 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.343    14.225    vga/VGA_GREEN0[3]
    SLICE_X45Y94         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.438    14.038    vga/CLK_VGA
    SLICE_X45Y94         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.258    14.296    
                         clock uncertainty           -0.072    14.224    
    SLICE_X45Y94         FDRE (Setup_fdre_C_D)       -0.040    14.184    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.236ns (25.142%)  route 6.658ns (74.858%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.374    13.968    vga/VGA_RED0[3]
    SLICE_X44Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.437    14.037    vga/CLK_VGA
    SLICE_X44Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_7/C
                         clock pessimism              0.258    14.295    
                         clock uncertainty           -0.072    14.223    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.066    14.157    vga/VGA_RED_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 2.236ns (25.142%)  route 6.658ns (74.858%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.374    13.968    vga/VGA_RED0[3]
    SLICE_X44Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.437    14.037    vga/CLK_VGA
    SLICE_X44Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica/C
                         clock pessimism              0.258    14.295    
                         clock uncertainty           -0.072    14.223    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.054    14.169    vga/VGA_RED_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                         -13.968    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.884ns  (logic 2.236ns (25.168%)  route 6.648ns (74.832%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.365    13.958    vga/VGA_RED0[3]
    SLICE_X43Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.436    14.036    vga/CLK_VGA
    SLICE_X43Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_6/C
                         clock pessimism              0.272    14.308    
                         clock uncertainty           -0.072    14.236    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)       -0.067    14.169    vga/VGA_RED_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.236ns (25.191%)  route 6.640ns (74.809%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.357    13.950    vga/VGA_RED0[3]
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.436    14.036    vga/CLK_VGA
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.272    14.308    
                         clock uncertainty           -0.072    14.236    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)       -0.069    14.167    vga/VGA_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.167    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.236ns (25.183%)  route 6.643ns (74.817%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.360    13.953    vga/VGA_RED0[3]
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.436    14.036    vga/CLK_VGA
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_4/C
                         clock pessimism              0.272    14.308    
                         clock uncertainty           -0.072    14.236    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)       -0.066    14.170    vga/VGA_RED_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.170    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 2.236ns (25.150%)  route 6.655ns (74.850%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.371    13.965    vga/VGA_RED0[3]
    SLICE_X45Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.437    14.037    vga/CLK_VGA
    SLICE_X45Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.258    14.295    
                         clock uncertainty           -0.072    14.223    
    SLICE_X45Y91         FDRE (Setup_fdre_C_D)       -0.040    14.183    vga/VGA_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.236ns (25.191%)  route 6.640ns (74.809%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.357    13.950    vga/VGA_RED0[3]
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.436    14.036    vga/CLK_VGA
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.272    14.308    
                         clock uncertainty           -0.072    14.236    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)       -0.057    14.179    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -13.950    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.879ns  (logic 2.236ns (25.183%)  route 6.643ns (74.817%))
  Logic Levels:           10  (CARRY4=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.575     5.096    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.553     5.074    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y92         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=112, routed)         1.610     7.139    dw/Sample_Memory_reg_128_191_0_2/ADDRB1
    SLICE_X50Y89         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     7.263 f  dw/Sample_Memory_reg_128_191_0_2/RAMB/O
                         net (fo=1, routed)           1.040     8.303    dw/Sample_Memory_reg_128_191_0_2_n_1
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.427 f  dw/VGA_Red_waveform0_carry_i_73/O
                         net (fo=1, routed)           0.000     8.427    dw/VGA_Red_waveform0_carry_i_73_n_0
    SLICE_X44Y92         MUXF7 (Prop_muxf7_I0_O)      0.212     8.639 f  dw/VGA_Red_waveform0_carry_i_38/O
                         net (fo=1, routed)           0.398     9.037    vga/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X47Y92         LUT6 (Prop_lut6_I5_O)        0.299     9.336 f  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_15/O
                         net (fo=4, routed)           0.934    10.270    vga/VGA_CONTROL/dw/VGA_Red_waveform2[1]
    SLICE_X48Y92         LUT6 (Prop_lut6_I3_O)        0.124    10.394 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21/O
                         net (fo=3, routed)           0.424    10.818    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_21_n_0
    SLICE_X49Y91         LUT4 (Prop_lut4_I1_O)        0.124    10.942 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6/O
                         net (fo=1, routed)           0.434    11.376    vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_6_n_0
    SLICE_X49Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.500 r  vga/VGA_CONTROL/VGA_Red_waveform0_carry_i_1/O
                         net (fo=1, routed)           0.000    11.500    dw/S[3]
    SLICE_X49Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.901 r  dw/VGA_Red_waveform0_carry/CO[3]
                         net (fo=1, routed)           0.994    12.895    vga/VGA_CONTROL/CO[0]
    SLICE_X44Y93         LUT5 (Prop_lut5_I2_O)        0.124    13.019 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=2, routed)           0.450    13.469    vga/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y91         LUT4 (Prop_lut4_I3_O)        0.124    13.593 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=9, routed)           0.360    13.953    vga/VGA_RED0[3]
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.457    14.058    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          1.436    14.036    vga/CLK_VGA
    SLICE_X40Y91         FDRE                                         r  vga/VGA_RED_reg[3]_lopt_replica_8/C
                         clock pessimism              0.272    14.308    
                         clock uncertainty           -0.072    14.236    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)       -0.054    14.182    vga/VGA_RED_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -13.953    
  -------------------------------------------------------------------
                         slack                                  0.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.477%)  route 0.354ns (71.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.643     1.527    vga/VGA_CONTROL/clk_out1
    SLICE_X40Y103        FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y103        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.354     2.022    vga/v_sync_reg
    SLICE_X38Y88         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.827     1.955    vga/CLK_VGA
    SLICE_X38Y88         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.059     1.765    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.643     1.527    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y105        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=17, routed)          0.122     1.789    vga/VGA_CONTROL/VGA_VERT_COORD[2]
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.900 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.900    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X41Y105        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.916     2.044    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y105        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X41Y105        FDRE (Hold_fdre_C_D)         0.105     1.632    vga/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.643     1.527    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=16, routed)          0.120     1.787    vga/VGA_CONTROL/VGA_VERT_COORD[4]
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.916     2.044    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.105     1.632    vga/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.029%)  route 0.134ns (34.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.643     1.527    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y105        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y105        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=18, routed)          0.134     1.802    vga/VGA_CONTROL/VGA_VERT_COORD[3]
    SLICE_X41Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.910    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X41Y105        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.916     2.044    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y105        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X41Y105        FDRE (Hold_fdre_C_D)         0.105     1.632    vga/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.249ns (64.888%)  route 0.135ns (35.112%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.643     1.527    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=12, routed)          0.135     1.802    vga/VGA_CONTROL/VGA_VERT_COORD[7]
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.910 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.916     2.044    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.105     1.632    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.249ns (64.524%)  route 0.137ns (35.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.642     1.526    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=14, routed)          0.137     1.804    vga/VGA_CONTROL/VGA_VERT_COORD[11]
    SLICE_X41Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.912 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.915     2.043    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X41Y107        FDRE (Hold_fdre_C_D)         0.105     1.631    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.958%)  route 0.136ns (35.042%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.643     1.527    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y106        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=17, routed)          0.136     1.804    vga/VGA_CONTROL/VGA_VERT_COORD[6]
    SLICE_X41Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.915 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.915    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.916     2.044    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y106        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.105     1.632    vga/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.256ns (65.657%)  route 0.134ns (34.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.642     1.526    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=12, routed)          0.134     1.801    vga/VGA_CONTROL/VGA_VERT_COORD[8]
    SLICE_X41Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.915     2.043    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X41Y107        FDRE (Hold_fdre_C_D)         0.105     1.631    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.252ns (64.597%)  route 0.138ns (35.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.642     1.526    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y107        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=13, routed)          0.138     1.805    vga/VGA_CONTROL/VGA_VERT_COORD[10]
    SLICE_X41Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.916 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.915     2.043    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y107        FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X41Y107        FDRE (Hold_fdre_C_D)         0.105     1.631    vga/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.672%)  route 0.266ns (65.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.549     1.432    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y97         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.266     1.852    vga/h_sync_reg
    SLICE_X36Y90         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.817     1.944    vga/VGA_CLK_108M/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=46, routed)          0.828     1.956    vga/CLK_VGA
    SLICE_X36Y90         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.478     1.478    
    SLICE_X36Y90         FDRE (Hold_fdre_C_D)         0.070     1.548    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y107    vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y107    vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y106    vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y106    vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y107    vga/VGA_CONTROL/v_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y107    vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y105    vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y106    vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y106    vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y106    vga/VGA_CONTROL/v_cntr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y106    vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y94     vga/VGA_GREEN_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y94     vga/VGA_GREEN_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y93     vga/VGA_GREEN_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y93     vga/VGA_GREEN_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y93     vga/VGA_GREEN_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X44Y91     vga/VGA_RED_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y91     vga/VGA_RED_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y92     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y96     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y96     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



