{"vcs1":{"timestamp_begin":1747304315.455807077, "rt":8.14, "ut":8.23, "st":0.61}}
{"vcselab":{"timestamp_begin":1747304323.673313350, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747304324.112128348, "rt":0.42, "ut":0.17, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747304314.831807254}
{"VCS_COMP_START_TIME": 1747304314.831807254}
{"VCS_COMP_END_TIME": 1747304324.679963024}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 481544}}
{"vcselab": {"peak_mem": 183884}}
