Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat Mar 26 22:27:29 2016
| Host              : Tianhe_Yu running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z030-fbg484
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_col_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/sig_shift_row_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[10]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[11]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[12]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[13]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[14]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[15]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[19]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[20]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[21]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[22]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[23]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[25]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[26]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[27]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[3]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[4]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[5]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[6]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[7]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[8]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_row_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 96 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 702 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.167        0.000                      0                 2468        0.055        0.000                      0                 2468        9.358        0.000                       0                   992  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.167        0.000                      0                 2457        0.055        0.000                      0                 2457        9.358        0.000                       0                   992  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.239        0.000                      0                   11        1.977        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 0.266ns (3.649%)  route 7.023ns (96.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 22.081 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.104     8.719    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X71Y198        LUT3 (Prop_lut3_I1_O)        0.043     8.762 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[1]_i_1/O
                         net (fo=1, routed)           0.919     9.681    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[1]_i_1
    SLICE_X32Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.210    22.081    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X32Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[1]/C
                         clock pessimism              0.058    22.139    
                         clock uncertainty           -0.302    21.837    
    SLICE_X32Y198        FDRE (Setup_fdre_C_D)        0.011    21.848    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[1]
  -------------------------------------------------------------------
                         required time                         21.848    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.374ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.274ns (3.902%)  route 6.748ns (96.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 22.136 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.409     9.024    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X91Y198        LUT4 (Prop_lut4_I1_O)        0.051     9.075 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[25]_i_1/O
                         net (fo=1, routed)           0.340     9.414    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[25]_i_1
    SLICE_X94Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.265    22.136    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X94Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[25]/C
                         clock pessimism              0.058    22.194    
                         clock uncertainty           -0.302    21.892    
    SLICE_X94Y198        FDRE (Setup_fdre_C_D)       -0.103    21.789    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[25]
  -------------------------------------------------------------------
                         required time                         21.789    
                         arrival time                          -9.414    
  -------------------------------------------------------------------
                         slack                                 12.374    

Slack (MET) :             12.422ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 0.274ns (3.916%)  route 6.722ns (96.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 22.136 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.104     8.719    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X71Y198        LUT3 (Prop_lut3_I1_O)        0.051     8.770 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[26]_i_1/O
                         net (fo=1, routed)           0.619     9.388    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[26]_i_1
    SLICE_X96Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.265    22.136    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X96Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[26]/C
                         clock pessimism              0.058    22.194    
                         clock uncertainty           -0.302    21.892    
    SLICE_X96Y198        FDRE (Setup_fdre_C_D)       -0.082    21.810    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[26]
  -------------------------------------------------------------------
                         required time                         21.810    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                 12.422    

Slack (MET) :             12.540ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 0.277ns (4.056%)  route 6.553ns (95.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.089ns = ( 22.089 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.105     8.720    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X71Y198        LUT4 (Prop_lut4_I1_O)        0.054     8.774 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[21]_i_1/O
                         net (fo=1, routed)           0.448     9.222    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[21]_i_1
    SLICE_X86Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.218    22.089    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X86Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[21]/C
                         clock pessimism              0.058    22.147    
                         clock uncertainty           -0.302    21.845    
    SLICE_X86Y198        FDRE (Setup_fdre_C_D)       -0.083    21.762    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[21]
  -------------------------------------------------------------------
                         required time                         21.762    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 12.540    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.924ns  (logic 0.266ns (3.842%)  route 6.658ns (96.158%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 22.135 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.409     9.024    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X91Y198        LUT4 (Prop_lut4_I1_O)        0.043     9.067 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[24]_i_1/O
                         net (fo=1, routed)           0.249     9.316    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[24]_i_1
    SLICE_X92Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.264    22.135    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X92Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[24]/C
                         clock pessimism              0.058    22.193    
                         clock uncertainty           -0.302    21.891    
    SLICE_X92Y198        FDRE (Setup_fdre_C_D)       -0.010    21.881    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[24]
  -------------------------------------------------------------------
                         required time                         21.881    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 12.565    

Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.272ns (4.001%)  route 6.527ns (95.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 22.090 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.337     8.952    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X89Y198        LUT4 (Prop_lut4_I1_O)        0.049     9.001 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[23]_i_1/O
                         net (fo=1, routed)           0.190     9.191    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[23]_i_1
    SLICE_X90Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.219    22.090    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X90Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[23]/C
                         clock pessimism              0.058    22.148    
                         clock uncertainty           -0.302    21.846    
    SLICE_X90Y198        FDRE (Setup_fdre_C_D)       -0.082    21.764    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[23]
  -------------------------------------------------------------------
                         required time                         21.764    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                 12.573    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.712ns  (logic 0.266ns (3.963%)  route 6.446ns (96.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.090ns = ( 22.090 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.337     8.952    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X89Y198        LUT4 (Prop_lut4_I1_O)        0.043     8.995 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[22]_i_1/O
                         net (fo=1, routed)           0.109     9.104    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[22]_i_1
    SLICE_X88Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.219    22.090    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X88Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[22]/C
                         clock pessimism              0.058    22.148    
                         clock uncertainty           -0.302    21.846    
    SLICE_X88Y198        FDRE (Setup_fdre_C_D)        0.011    21.857    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[22]
  -------------------------------------------------------------------
                         required time                         21.857    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 0.266ns (3.970%)  route 6.435ns (96.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 22.082 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          6.105     8.720    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X71Y198        LUT4 (Prop_lut4_I1_O)        0.043     8.763 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[20]_i_1/O
                         net (fo=1, routed)           0.330     9.093    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[20]_i_1
    SLICE_X70Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.211    22.082    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X70Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[20]/C
                         clock pessimism              0.058    22.140    
                         clock uncertainty           -0.302    21.838    
    SLICE_X70Y198        FDRE (Setup_fdre_C_D)        0.011    21.849    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[20]
  -------------------------------------------------------------------
                         required time                         21.849    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.984ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 0.272ns (4.278%)  route 6.086ns (95.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 22.081 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          5.893     8.508    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X67Y198        LUT4 (Prop_lut4_I1_O)        0.049     8.557 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[19]_i_1/O
                         net (fo=1, routed)           0.193     8.750    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[19]_i_1
    SLICE_X68Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.210    22.081    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X68Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[19]/C
                         clock pessimism              0.058    22.139    
                         clock uncertainty           -0.302    21.837    
    SLICE_X68Y198        FDRE (Setup_fdre_C_D)       -0.103    21.734    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[19]
  -------------------------------------------------------------------
                         required time                         21.734    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 12.984    

Slack (MET) :             13.081ns  (required time - arrival time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.272ns (4.346%)  route 5.987ns (95.654%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 22.079 - 20.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.463     2.392    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.223     2.615 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/shift_col_out_reg/Q
                         net (fo=27, routed)          5.794     8.409    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/shift_col_input
    SLICE_X63Y198        LUT4 (Prop_lut4_I1_O)        0.049     8.458 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col[17]_i_1/O
                         net (fo=1, routed)           0.193     8.651    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/n_0_init_shift_col[17]_i_1
    SLICE_X64Y198        FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.208    22.079    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/clk
    SLICE_X64Y198                                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[17]/C
                         clock pessimism              0.058    22.137    
                         clock uncertainty           -0.302    21.835    
    SLICE_X64Y198        FDRE (Setup_fdre_C_D)       -0.103    21.732    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/sngl_ro/init_shift_col_reg[17]
  -------------------------------------------------------------------
                         required time                         21.732    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                 13.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.091ns (48.634%)  route 0.096ns (51.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.551     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y140                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_fdre_C_Q)         0.091     0.984 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.096     1.080    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y141        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.756     1.136    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y141                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.229     0.907    
    SLICE_X30Y141        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.025    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.540%)  route 0.158ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y39                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.091     1.066 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[5]/Q
                         net (fo=17, routed)          0.158     1.224    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/addr_wr[5]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.885     1.265    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/clk_in
    RAMB36_X1Y7                                                       r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7/CLKARDCLK
                         clock pessimism             -0.246     1.019    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147     1.166    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.551     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y140                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_fdre_C_Q)         0.091     0.984 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.106     1.090    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y140        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.756     1.136    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y140                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.232     0.904    
    SLICE_X30Y140        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.020    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_8/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.564%)  route 0.207ns (67.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.634     0.976    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y40                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.100     1.076 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[10]/Q
                         net (fo=17, routed)          0.207     1.283    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/addr_wr[10]
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_8/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.887     1.267    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/clk_in
    RAMB36_X1Y8                                                       r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_8/CLKARDCLK
                         clock pessimism             -0.246     1.021    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.204    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_8
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.837%)  route 0.105ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.551     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y142                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y142        FDRE (Prop_fdre_C_Q)         0.100     0.993 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.105     1.098    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y141        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.755     1.135    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y141                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.211     0.924    
    SLICE_X26Y141        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.018    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.551     0.893    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y140                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y140        FDRE (Prop_fdre_C_Q)         0.100     0.993 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.095     1.088    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X30Y141        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.756     1.136    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y141                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.229     0.907    
    SLICE_X30Y141        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.006    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.073%)  route 0.212ns (67.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X23Y39                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/bram_addr_reg_reg[6]/Q
                         net (fo=17, routed)          0.212     1.287    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/addr_wr[6]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.885     1.265    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/clk_in
    RAMB36_X1Y7                                                       r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7/CLKARDCLK
                         clock pessimism             -0.246     1.019    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.202    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_7
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.372%)  route 0.107ns (51.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.136ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.552     0.894    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y145                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y145        FDRE (Prop_fdre_C_Q)         0.100     0.994 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.107     1.101    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y146        SRL16E                                       r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.756     1.136    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y146                                                     r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.211     0.925    
    SLICE_X26Y146        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.011    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.585     0.927    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y55                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDRE (Prop_fdre_C_Q)         0.100     1.027 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=2, routed)           0.064     1.091    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/n_0_slv_reg0_reg[25]
    SLICE_X16Y55         LUT6 (Prop_lut6_I4_O)        0.028     1.119 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.119    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X16Y55         FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.787     1.167    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y55                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.229     0.938    
    SLICE_X16Y55         FDRE (Hold_fdre_C_D)         0.087     1.025    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.585     0.927    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y54                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y54         FDRE (Prop_fdre_C_Q)         0.100     1.027 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/slv_reg2_reg[29]/Q
                         net (fo=2, routed)           0.064     1.091    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/n_0_slv_reg2_reg[29]
    SLICE_X18Y54         LUT6 (Prop_lut6_I2_O)        0.028     1.119 r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.119    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X18Y54         FDRE                                         r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.787     1.167    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y54                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.229     0.938    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.087     1.025    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X1Y0    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_0/CLKARDCLK                                                                                    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X1Y1    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_1/CLKARDCLK                                                                                    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X0Y3    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_10/CLKARDCLK                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X0Y4    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_11/CLKARDCLK                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X0Y5    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_12/CLKARDCLK                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X0Y6    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_13/CLKARDCLK                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X0Y7    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_14/CLKARDCLK                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X0Y8    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_15/CLKARDCLK                                                                                   
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X1Y2    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_2/CLKARDCLK                                                                                    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     20.000  17.905  RAMB36_X1Y3    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/bram/BRAM_reg_3/CLKARDCLK                                                                                    
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y130  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK   
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y130  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y129  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y130  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y134  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X26Y133  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y134  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK  
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y134  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK  
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642     10.000  9.358   SLICE_X30Y134  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK  



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.977ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.239ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.266ns (6.303%)  route 3.954ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 22.199 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.441     6.561    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X20Y45         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.328    22.199    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X20Y45                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]/C
                         clock pessimism              0.058    22.257    
                         clock uncertainty           -0.302    21.955    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.154    21.801    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         21.801    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                 15.239    

Slack (MET) :             15.239ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.220ns  (logic 0.266ns (6.303%)  route 3.954ns (93.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 22.199 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.441     6.561    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X20Y45         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.328    22.199    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X20Y45                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[8]/C
                         clock pessimism              0.058    22.257    
                         clock uncertainty           -0.302    21.955    
    SLICE_X20Y45         FDCE (Recov_fdce_C_CLR)     -0.154    21.801    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[8]
  -------------------------------------------------------------------
                         required time                         21.801    
                         arrival time                          -6.561    
  -------------------------------------------------------------------
                         slack                                 15.239    

Slack (MET) :             15.349ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.266ns (6.472%)  route 3.844ns (93.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.331     6.451    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDPE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.327    22.198    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]/C
                         clock pessimism              0.058    22.256    
                         clock uncertainty           -0.302    21.954    
    SLICE_X22Y47         FDPE (Recov_fdpe_C_PRE)     -0.154    21.800    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         21.800    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.349ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.266ns (6.472%)  route 3.844ns (93.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.331     6.451    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.327    22.198    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]/C
                         clock pessimism              0.058    22.256    
                         clock uncertainty           -0.302    21.954    
    SLICE_X22Y47         FDCE (Recov_fdce_C_CLR)     -0.154    21.800    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         21.800    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.349ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.266ns (6.472%)  route 3.844ns (93.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.331     6.451    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.327    22.198    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]/C
                         clock pessimism              0.058    22.256    
                         clock uncertainty           -0.302    21.954    
    SLICE_X22Y47         FDCE (Recov_fdce_C_CLR)     -0.154    21.800    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         21.800    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.349ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 0.266ns (6.472%)  route 3.844ns (93.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.198ns = ( 22.198 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.331     6.451    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.327    22.198    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]/C
                         clock pessimism              0.058    22.256    
                         clock uncertainty           -0.302    21.954    
    SLICE_X22Y47         FDCE (Recov_fdce_C_CLR)     -0.154    21.800    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         21.800    
                         arrival time                          -6.451    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.357ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 0.266ns (6.483%)  route 3.837ns (93.517%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 22.199 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.324     6.444    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X20Y46         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.328    22.199    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X20Y46                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]/C
                         clock pessimism              0.058    22.257    
                         clock uncertainty           -0.302    21.955    
    SLICE_X20Y46         FDCE (Recov_fdce_C_CLR)     -0.154    21.801    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         21.801    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 15.357    

Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.266ns (6.604%)  route 3.762ns (93.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 22.199 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.248     6.369    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X21Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.328    22.199    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X21Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]/C
                         clock pessimism              0.058    22.257    
                         clock uncertainty           -0.302    21.955    
    SLICE_X21Y47         FDCE (Recov_fdce_C_CLR)     -0.212    21.743    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 15.374    

Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.266ns (6.604%)  route 3.762ns (93.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 22.199 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.248     6.369    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X21Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.328    22.199    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X21Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]/C
                         clock pessimism              0.058    22.257    
                         clock uncertainty           -0.302    21.955    
    SLICE_X21Y47         FDCE (Recov_fdce_C_CLR)     -0.212    21.743    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 15.374    

Slack (MET) :             15.374ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.266ns (6.604%)  route 3.762ns (93.396%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.199ns = ( 22.199 - 20.000 ) 
    Source Clock Delay      (SCD):    2.341ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.412     2.341    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.223     2.564 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          3.513     6.077    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.043     6.120 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.248     6.369    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X21Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788    20.788    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    20.871 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         1.328    22.199    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X21Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]/C
                         clock pessimism              0.058    22.257    
                         clock uncertainty           -0.302    21.955    
    SLICE_X21Y47         FDCE (Recov_fdce_C_CLR)     -0.212    21.743    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]
  -------------------------------------------------------------------
                         required time                         21.743    
                         arrival time                          -6.369    
  -------------------------------------------------------------------
                         slack                                 15.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.977ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.128ns (5.946%)  route 2.025ns (94.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.114     3.128    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X20Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.859     1.239    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X20Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[9]/C
                         clock pessimism             -0.038     1.201    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.151    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.128ns (5.946%)  route 2.025ns (94.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.114     3.128    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X21Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.859     1.239    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X21Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]/C
                         clock pessimism             -0.038     1.201    
    SLICE_X21Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.132    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.128ns (5.946%)  route 2.025ns (94.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.114     3.128    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X21Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.859     1.239    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X21Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]/C
                         clock pessimism             -0.038     1.201    
    SLICE_X21Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.132    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             1.996ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.128ns (5.946%)  route 2.025ns (94.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.114     3.128    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X21Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.859     1.239    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X21Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]/C
                         clock pessimism             -0.038     1.201    
    SLICE_X21Y47         FDCE (Remov_fdce_C_CLR)     -0.069     1.132    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           3.128    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.013ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.128ns (5.850%)  route 2.060ns (94.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.150     3.163    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X20Y46         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.858     1.238    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X20Y46                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]/C
                         clock pessimism             -0.038     1.200    
    SLICE_X20Y46         FDCE (Remov_fdce_C_CLR)     -0.050     1.150    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.163    
  -------------------------------------------------------------------
                         slack                                  2.013    

Slack (MET) :             2.027ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.128ns (5.813%)  route 2.074ns (94.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.164     3.177    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.858     1.238    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]/C
                         clock pessimism             -0.038     1.200    
    SLICE_X22Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.150    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.128ns (5.813%)  route 2.074ns (94.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.164     3.177    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.858     1.238    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]/C
                         clock pessimism             -0.038     1.200    
    SLICE_X22Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.150    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.027ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.128ns (5.813%)  route 2.074ns (94.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.164     3.177    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.858     1.238    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]/C
                         clock pessimism             -0.038     1.200    
    SLICE_X22Y47         FDCE (Remov_fdce_C_CLR)     -0.050     1.150    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.029ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.128ns (5.813%)  route 2.074ns (94.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.164     3.177    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X22Y47         FDPE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.858     1.238    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X22Y47                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]/C
                         clock pessimism             -0.038     1.200    
    SLICE_X22Y47         FDPE (Remov_fdpe_C_PRE)     -0.052     1.148    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.077ns  (arrival time - required time)
  Source:                 design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.128ns (5.683%)  route 2.124ns (94.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.633     0.975    design_1_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y150                                                     r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y150        FDRE (Prop_fdre_C_Q)         0.100     1.075 r  design_1_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=22, routed)          1.910     2.985    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/fsm_rst
    SLICE_X21Y47         LUT1 (Prop_lut1_I0_O)        0.028     3.013 f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm[11]_i_3/O
                         net (fo=11, routed)          0.214     3.227    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/n_0_FSM_onehot_control_fsm[11]_i_3
    SLICE_X20Y45         FDCE                                         f  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=992, routed)         0.858     1.238    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/clk
    SLICE_X20Y45                                                      r  design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]/C
                         clock pessimism             -0.038     1.200    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.050     1.150    design_1_i/ring_osc_0/inst/ring_osc_v1_0_S00_AXI_inst/R1/cntrl_unt/FSM_onehot_control_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  2.077    





