$date
	Tue Jan 10 03:46:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module seqd_tb $end
$var wire 1 ! det_o $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 12 $ seq [11:0] $end
$var reg 1 % x_i $end
$scope module s1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 % x_i $end
$var wire 12 & next_seq [11:0] $end
$var wire 1 ! det_o $end
$var reg 12 ' seq_ff [11:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b0 '
b1 &
1%
b111011011011 $
1#
1"
0!
$end
#5
0"
#10
0#
1"
#15
0"
#20
b11 &
b1 '
1"
#25
0"
#30
b111 &
b11 '
b1 (
1"
#35
0"
#40
b111 '
b1110 &
0%
b10 (
1"
#45
0"
#50
b1110 '
b11101 &
1%
b11 (
1"
#55
0"
#60
b111011 &
b11101 '
b100 (
1"
#65
0"
#70
b111011 '
b1110110 &
0%
b101 (
1"
#75
0"
#80
b1110110 '
b11101101 &
1%
b110 (
1"
#85
0"
#90
b111011011 &
b11101101 '
b111 (
1"
#95
0"
#100
b111011011 '
b1110110110 &
0%
b1000 (
1"
#105
0"
#110
b1110110110 '
b11101101101 &
1%
b1001 (
1"
#115
0"
#120
b111011011011 &
b11101101101 '
b1010 (
1"
#125
0"
#130
b110110110111 &
b111011011011 '
b1011 (
1"
#135
0"
#140
b110110110111 '
b101101101110 &
0%
b1100 (
1"
#145
0"
#150
b101101101110 '
b11011011101 &
1%
b1 )
1"
#155
0"
#160
b110110111011 &
b11011011101 '
b10 )
1"
#165
0"
#170
b101101110111 &
b110110111011 '
b11 )
1"
#175
0"
#180
b11011101111 &
b101101110111 '
b100 )
1"
#185
0"
#190
b110111011111 &
b11011101111 '
b101 )
1"
#195
0"
#200
b101110111111 &
b110111011111 '
b110 )
1"
#205
0"
#210
b101110111111 '
b11101111110 &
0%
b111 )
1"
#215
0"
#220
b11101111110 '
b111011111101 &
1%
b1000 )
1"
#225
0"
#230
b110111111011 &
b111011111101 '
b1001 )
1"
#235
0"
#240
b110111111011 '
b101111110110 &
0%
b1010 )
1"
#245
0"
#250
b101111110110 '
b11111101101 &
1%
b1011 )
1"
#255
0"
#260
b111111011011 &
b11111101101 '
b1100 )
1"
