# ðŸ¿ SoC Tapeout Course â€“ Learning Journey  

Welcome to my **SoC (System-on-Chip) Tapeout Journey ðŸš€**.  
This repository documents the entire path from **idea â†’ design â†’ silicon** using EDA tools.  
Every week adds new building blocks toward the final goal: **a working chip taped out!**  

---

## â•°â”ˆâž¤ Week 0ï¸âƒ£ â€“ Introduction to SoC Tapeout Flow  

This week lays the foundation of the SoC design and tapeout journey.  
We start from the **application specification** and follow the step-by-step process until the chip can be fabricated.  
Along the way, we also set up the required **open-source tools**.  

---

### ðŸ“Œ Task 1: From Application to Tapeout  

#### ðŸŽ¯ Goal  
The ultimate goal is to **run the application on the chip**.  

#### ðŸ”¹ Step 1: Verify the Application / Specification  
- A **testbench** checks whether the given **application (specification)** is correct.  
- Two outputs are compared:  
  - `testbench -> gcc -> out1`  
  - `testbench -> specs (C model) -> out2`  
- If `out1 == out2`, then the **specification is verified** and **frozen**.  

ðŸ‘‰ This stage is called **Chip Modeling**.  

---

#### ðŸ”¹ Step 2: Softcopy of Hardware  
- Once the specification is verified, we create a **softcopy of hardware** (RTL code in Verilog or VHDL).  
- At every stage in the design flow, the outputs are compared with the original specification to ensure correctness.  

---

#### âœ… Summary  
- Every step in the SoC design originates from the **application specification**.  
- At each stage (C model, RTL, gate-level, physical design), the output is compared against the application.  
- If outputs match, we proceed to the next stage.  
- This ensures **functional equivalence** all the way to the final tapeout.  

---

### ðŸ“Œ Task 2: Software Installation  

To perform simulation, synthesis, and verification, we install the following **open-source tools**:  
  

### ðŸ”¹ Installed Tools

- **Yosys**  
  An **open-source logic synthesis tool** used to convert RTL code (Verilog) into gate-level netlists.

- **Icarus Verilog (iverilog)**  
  A **Verilog simulation tool** used to simulate RTL designs and verify functionality.

- **GTKWave**  
  A **waveform viewer** to visualize simulation results and debug signals.
