--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml lab3 lab3.ncd -o lab3.twr lab3.pcf -ucf labkit.ucf

Design file:              lab3.ncd
Physical constraint file: lab3.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button_down |    3.996(R)|   -1.131(R)|clk               |   0.000|
button_enter|    2.980(R)|   -1.004(R)|clock_65mhz       |   0.000|
button_up   |    1.587(R)|    0.325(R)|clk               |   0.000|
switch<0>   |    6.270(R)|   -2.876(R)|clk               |   0.000|
switch<1>   |   11.256(R)|   -7.441(R)|clk               |   0.000|
switch<3>   |    9.051(R)|   -3.399(R)|clk               |   0.000|
switch<7>   |    2.395(R)|    0.141(R)|clk               |   0.000|
user1<0>    |    3.222(R)|   -2.405(R)|clk               |   0.000|
user1<2>    |   -0.555(R)|    0.827(R)|clk               |   0.000|
user1<3>    |   -1.088(R)|    1.360(R)|clk               |   0.000|
user1<4>    |   -0.752(R)|    1.024(R)|clk               |   0.000|
user1<5>    |   -1.082(R)|    1.354(R)|clk               |   0.000|
user1<6>    |   -1.378(R)|    1.650(R)|clk               |   0.000|
user1<7>    |   -1.713(R)|    1.985(R)|clk               |   0.000|
user1<8>    |   -0.972(R)|    1.244(R)|clk               |   0.000|
user1<9>    |   -0.642(R)|    0.914(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.524(R)|rc/ram_clock      |   0.000|
                  |   14.524(F)|rc/ram_clock      |   0.000|
clock_feedback_out|   12.709(R)|rc/ram_clock      |   0.000|
                  |   12.709(F)|rc/ram_clock      |   0.000|
disp_clock        |   10.891(R)|clk               |   0.000|
led<2>            |   20.464(R)|clk               |   0.000|
                  |   16.777(R)|clock_65mhz       |   0.000|
led<3>            |   15.590(R)|clk               |   0.000|
led<4>            |   14.616(R)|clk               |   0.000|
ram0_clk          |   12.606(R)|rc/ram_clock      |   0.000|
                  |   12.606(F)|rc/ram_clock      |   0.000|
user1<1>          |   15.129(R)|clk               |   0.000|
vga_out_blank_b   |   13.458(R)|clk               |   0.000|
vga_out_blue<0>   |   14.419(R)|clk               |   0.000|
vga_out_blue<1>   |   15.123(R)|clk               |   0.000|
vga_out_blue<2>   |   13.901(R)|clk               |   0.000|
vga_out_blue<3>   |   16.414(R)|clk               |   0.000|
vga_out_blue<4>   |   13.484(R)|clk               |   0.000|
vga_out_blue<5>   |   16.995(R)|clk               |   0.000|
vga_out_blue<6>   |   12.551(R)|clk               |   0.000|
vga_out_blue<7>   |   13.777(R)|clk               |   0.000|
vga_out_green<0>  |   13.409(R)|clk               |   0.000|
vga_out_green<1>  |   15.829(R)|clk               |   0.000|
vga_out_green<2>  |   12.611(R)|clk               |   0.000|
vga_out_green<3>  |   14.541(R)|clk               |   0.000|
vga_out_green<4>  |   14.870(R)|clk               |   0.000|
vga_out_green<5>  |   15.844(R)|clk               |   0.000|
vga_out_green<6>  |   14.569(R)|clk               |   0.000|
vga_out_green<7>  |   17.649(R)|clk               |   0.000|
vga_out_hsync     |   13.199(R)|clk               |   0.000|
vga_out_red<0>    |   16.121(R)|clk               |   0.000|
vga_out_red<1>    |   13.447(R)|clk               |   0.000|
vga_out_red<2>    |   15.823(R)|clk               |   0.000|
vga_out_red<3>    |   14.969(R)|clk               |   0.000|
vga_out_red<4>    |   17.356(R)|clk               |   0.000|
vga_out_red<5>    |   14.345(R)|clk               |   0.000|
vga_out_red<6>    |   17.646(R)|clk               |   0.000|
vga_out_red<7>    |   16.049(R)|clk               |   0.000|
vga_out_vsync     |   13.821(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   17.439|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.881|
switch<0>      |led<0>             |    6.389|
switch<1>      |led<1>             |    6.840|
---------------+-------------------+---------+


Analysis completed Thu Dec  6 00:56:50 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



