// Seed: 4250882505
module module_0;
  initial id_1 = #1 id_1;
  wire id_2;
  reg id_3, id_4;
  assign id_4 = id_1;
  wire  id_5;
  uwire id_6;
  assign module_1.id_5 = 0;
  wire id_7;
  wire id_8;
  wire id_9 = id_8;
  assign id_6 = 1;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input wor id_6
    , id_9,
    input wor id_7
);
  wire id_10;
  specify
    (id_11 => id_12) = (id_9, 1 + id_11 + 1  : 1  : id_11);
    (id_13 => id_14) = 1;
    specparam id_15 = id_15;
  endspecify
  module_0 modCall_1 ();
endmodule
