<def f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='257' ll='259' type='llvm::AtomicOrdering llvm::MachineMemOperand::getFailureOrdering() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineMemOperand.h' l='255'>/// For cmpxchg atomic operations, return the atomic ordering requirements
  /// when store does not occur.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1437' u='c' c='_ZNK4llvm12AtomicSDNode18getFailureOrderingEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2104' u='c' c='_ZN4llvm15LegalizerHelper20reduceLoadStoreWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='416' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandElm'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='430' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandERKNS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='439' u='c' c='_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1022' u='c' c='_ZN4llvm17MachineMemOperandC1ENS_18MachinePointerInfoENS0_5FlagsEmmRKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingES9_'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1102' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='1103' u='c' c='_ZNK4llvm17MachineMemOperand5printERNS_11raw_ostreamERNS_17ModuleSlotTrackerERNS_15SmallVectorImplINS_9StringRefEEERKNS_11LLVMContextEPKNS_16MachineFr15543580'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='546' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='547' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='549' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp' l='550' u='c' c='_ZNK12_GLOBAL__N_113SIMemOpAccess22constructFromMIWithMMOERKN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2681' u='c' c='_ZNK4llvm21HexagonTargetLowering18LowerUnalignedLoadENS_7SDValueERNS_12SelectionDAGE'/>
