#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 15 19:25:51 2023
# Process ID: 17992
# Current directory: C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1
# Command line: vivado.exe -log TOP_LEVEL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LEVEL.tcl
# Log file: C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/TOP_LEVEL.vds
# Journal file: C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_LEVEL.tcl -notrace
Command: synth_design -top TOP_LEVEL -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.117 ; gain = 102.574
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LEVEL' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd:21]
	Parameter disp_delay bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CLK_GEN' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/realtime/CLK_GEN_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Debouncer.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Debouncer.vhd:11]
INFO: [Synth 8-638] synthesizing module 'STUDENT_AREA' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd:32]
	Parameter disp_delay bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DUAL_CLOCK_FIFO' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/realtime/DUAL_CLOCK_FIFO_stub.vhdl:20]
INFO: [Synth 8-638] synthesizing module 'Single_bit_synchroniser' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Single_bit_synchroniser.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Single_bit_synchroniser' (2#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Single_bit_synchroniser.vhd:10]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'Sync_source_FSM_state' of component 'xpm_cdc_single' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (3#1) [H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'SOURCE_CTRL' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd:23]
	Parameter switch_limit bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parameterizable_counter' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd:22]
	Parameter LIMIT bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parameterizable_counter' (4#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd:22]
WARNING: [Synth 8-3848] Net TO_OUTPUT in module/entity SOURCE_CTRL does not have driver. [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'SOURCE_CTRL' (5#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/SOURCE_CTRL.vhd:23]
INFO: [Synth 8-638] synthesizing module 'OUTPUT_CTRL' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd:19]
	Parameter disp_delay bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'parameterizable_counter__parameterized0' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd:22]
	Parameter LIMIT bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'parameterizable_counter__parameterized0' (5#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/new/parameterizable_counter.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'OUTPUT_CTRL' (6#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/OUTPUT_CTRL.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'STUDENT_AREA' (7#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/STUDENT_AREA.vhd:32]
INFO: [Synth 8-638] synthesizing module 'DATA_SOURCE' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd:17]
	Parameter data_size bound to: 16 - type: integer 
	Parameter num_samples bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Param_Counter' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd:35]
	Parameter LIMIT bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Param_Counter' (8#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/Param_Counter.vhd:35]
INFO: [Synth 8-638] synthesizing module 'MEM_A' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_A.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MEM_A' (9#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_A.vhd:11]
INFO: [Synth 8-638] synthesizing module 'MEM_B' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_B.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MEM_B' (10#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_B.vhd:11]
INFO: [Synth 8-638] synthesizing module 'MEM_C' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_C.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MEM_C' (11#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_C.vhd:11]
INFO: [Synth 8-638] synthesizing module 'MEM_D' [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_D.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MEM_D' (12#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/MEM_D.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DATA_SOURCE' (13#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/DATA_SOURCE.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'TOP_LEVEL' (14#1) [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/sources_1/imports/DigEng_Proj_T2_model/TOP_LEVEL.vhd:21]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port USER_PB[4]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port USER_PB[3]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port USER_PB[2]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port USER_PB[0]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[7]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[6]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[5]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[4]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[3]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[2]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[1]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port SWITCHES[0]
WARNING: [Synth 8-3331] design OUTPUT_CTRL has unconnected port FROM_SOURCE
WARNING: [Synth 8-3331] design SOURCE_CTRL has unconnected port TO_OUTPUT
WARNING: [Synth 8-3331] design SOURCE_CTRL has unconnected port USER_PB[4]
WARNING: [Synth 8-3331] design SOURCE_CTRL has unconnected port USER_PB[2]
WARNING: [Synth 8-3331] design SOURCE_CTRL has unconnected port USER_PB[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 411.723 ; gain = 156.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 411.723 ; gain = 156.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/dcp2/CLK_GEN_in_context.xdc] for cell 'Clock_generator'
Finished Parsing XDC File [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/dcp2/CLK_GEN_in_context.xdc] for cell 'Clock_generator'
Parsing XDC File [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/dcp3/DUAL_CLOCK_FIFO_in_context.xdc] for cell 'STUDENT_AREA_component/Synchronization_FIFO'
Finished Parsing XDC File [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/dcp3/DUAL_CLOCK_FIFO_in_context.xdc] for cell 'STUDENT_AREA_component/Synchronization_FIFO'
Parsing XDC File [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc:375]
Finished Parsing XDC File [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.srcs/constrs_1/imports/new/ZedBoard_IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'STUDENT_AREA_component/Sync_source_FSM_state'
Finished Sourcing Tcl File [H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'STUDENT_AREA_component/Sync_source_FSM_state'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LEVEL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LEVEL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 778.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 778.004 ; gain = 522.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 778.004 ; gain = 522.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for GCLK. (constraint file  C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/dcp2/CLK_GEN_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for GCLK. (constraint file  C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/.Xil/Vivado-17992-SidS-MacBook-Pro/dcp2/CLK_GEN_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Clock_generator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STUDENT_AREA_component/Sync_source_FSM_state. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for STUDENT_AREA_component/Synchronization_FIFO. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 778.004 ; gain = 522.461
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "LIMT_CNT_RST" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 778.004 ; gain = 522.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	  64 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Single_bit_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module parameterizable_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module SOURCE_CTRL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module parameterizable_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module OUTPUT_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Param_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module MEM_A 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     16 Bit        Muxes := 1     
Module MEM_B 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input     16 Bit        Muxes := 1     
Module DATA_SOURCE 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP DATA_SOURCE_component/multOp, operation Mode is: A*(B:0x3).
DSP Report: operator DATA_SOURCE_component/multOp is absorbed into DSP DATA_SOURCE_component/multOp.
DSP Report: Generating DSP DATA_SOURCE_component/INT3, operation Mode is: PCIN+A*B.
DSP Report: operator DATA_SOURCE_component/INT3 is absorbed into DSP DATA_SOURCE_component/INT3.
DSP Report: operator DATA_SOURCE_component/INT2 is absorbed into DSP DATA_SOURCE_component/INT3.
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3332] Sequential element (debouncers[0].button_debouncer_7MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[0].button_debouncer_7MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[0].button_debouncer_7MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[0].button_debouncer_100_MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[0].button_debouncer_100_MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[0].button_debouncer_100_MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[2].button_debouncer_7MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[2].button_debouncer_7MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[2].button_debouncer_7MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[2].button_debouncer_100_MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[2].button_debouncer_100_MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[2].button_debouncer_100_MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[3].button_debouncer_100_MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[3].button_debouncer_100_MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[3].button_debouncer_100_MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[4].button_debouncer_7MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[4].button_debouncer_7MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[4].button_debouncer_7MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[4].button_debouncer_100_MHZ/Q0_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[4].button_debouncer_100_MHZ/Q1_reg) is unused and will be removed from module TOP_LEVEL.
WARNING: [Synth 8-3332] Sequential element (debouncers[4].button_debouncer_100_MHZ/Q2_reg) is unused and will be removed from module TOP_LEVEL.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 778.004 ; gain = 522.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                     | Depth x Width | Implemented As | 
+------------+------------------------------------------------+---------------+----------------+
|MEM_C       | Content[0]                                     | 64x16         | LUT            | 
|MEM_D       | Content[0]                                     | 64x16         | LUT            | 
|TOP_LEVEL   | DATA_SOURCE_component/DATA_SOURCE_C/Content[0] | 64x16         | LUT            | 
|TOP_LEVEL   | DATA_SOURCE_component/DATA_SOURCE_D/Content[0] | 64x16         | LUT            | 
+------------+------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DATA_SOURCE | A*(B:0x3)   | 16     | 2      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|DATA_SOURCE | PCIN+A*B    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock_generator/clk_out1' to pin 'Clock_generator/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clock_generator/clk_out2' to pin 'Clock_generator/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 811.824 ; gain = 556.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 813.859 ; gain = 558.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin STUDENT_AREA_component/Sync_source_FSM_state:src_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |CLK_GEN         |         1|
|2     |DUAL_CLOCK_FIFO |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CLK_GEN         |     1|
|2     |DUAL_CLOCK_FIFO |     1|
|3     |CARRY4          |   176|
|4     |DSP48E1         |     2|
|5     |LUT1            |    34|
|6     |LUT2            |    59|
|7     |LUT3            |   504|
|8     |LUT4            |    46|
|9     |LUT5            |    10|
|10    |LUT6            |    64|
|11    |FDRE            |    97|
|12    |IBUF            |    10|
|13    |OBUF            |     8|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------------+------+
|      |Instance                                   |Module                                  |Cells |
+------+-------------------------------------------+----------------------------------------+------+
|1     |top                                        |                                        |  1022|
|2     |  DATA_SOURCE_component                    |DATA_SOURCE                             |   856|
|3     |    Address_Counter                        |Param_Counter                           |    44|
|4     |    DATA_SOURCE_A                          |MEM_A                                   |    14|
|5     |    DATA_SOURCE_B                          |MEM_B                                   |    11|
|6     |  STUDENT_AREA_component                   |STUDENT_AREA                            |   132|
|7     |    Sync_source_FSM_state                  |xpm_cdc_single                          |     2|
|8     |    OUTPUT_CONTROL_LOGIC                   |OUTPUT_CTRL                             |    79|
|9     |      DISP_CNT                             |parameterizable_counter__parameterized0 |    70|
|10    |    SOURCE_CONTROL_LOGIC                   |SOURCE_CTRL                             |    39|
|11    |      LIMT_CNT                             |parameterizable_counter                 |    23|
|12    |    Sync_output_FSM_state                  |Single_bit_synchroniser                 |     2|
|13    |  \debouncers[1].button_debouncer_100_MHZ  |Debouncer                               |     4|
|14    |  \debouncers[1].button_debouncer_7MHZ     |Debouncer_0                             |     4|
|15    |  \debouncers[3].button_debouncer_7MHZ     |Debouncer_1                             |     6|
+------+-------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 835.266 ; gain = 213.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 835.266 ; gain = 579.723
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 188 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 835.266 ; gain = 591.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sid/Documents/GitHub/DigitalEngineering2023/DE_Project_T2/DE_Project_T2.runs/synth_1/TOP_LEVEL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LEVEL_utilization_synth.rpt -pb TOP_LEVEL_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 835.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 19:26:45 2023...
