
*** Running vivado
    with args -log Vending.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Vending.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Vending.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 441.371 ; gain = 164.223
Command: read_checkpoint -auto_incremental -incremental C:/Users/49152/Documents/FPGA/hardwareProject/hardwareProject.srcs/utils_1/imports/synth_1/Vending.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/49152/Documents/FPGA/hardwareProject/hardwareProject.srcs/utils_1/imports/synth_1/Vending.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Vending -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1276.133 ; gain = 411.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Vending' [C:/Users/49152/Documents/VHDL/Vending.vhd:18]
INFO: [Synth 8-3491] module 'DECODERBIT' declared at 'C:/Users/49152/Documents/VHDL/DecoderBit.vhd:4' bound to instance 'DISPLAY' of component 'DECODERBIT' [C:/Users/49152/Documents/VHDL/Vending.vhd:116]
INFO: [Synth 8-638] synthesizing module 'DECODERBIT' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'DECODERBIT' (0#1) [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Vending' (0#1) [C:/Users/49152/Documents/VHDL/Vending.vhd:18]
WARNING: [Synth 8-3848] Net c in module/entity Vending does not have driver. [C:/Users/49152/Documents/VHDL/Vending.vhd:10]
WARNING: [Synth 8-7129] Port c[6] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[5] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[4] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[3] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[2] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[1] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module Vending is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.570 ; gain = 502.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.570 ; gain = 502.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1367.570 ; gain = 502.840
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1367.570 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'C[0]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C[1]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C[2]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C[3]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C[4]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C[5]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'C[6]'. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/49152/Documents/VHDL/hardwareProject/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Vending_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Vending_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1464.270 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'selectedItem_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:47]
WARNING: [Synth 8-327] inferring latch for variable 'dispense_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
WARNING: [Synth 8-327] inferring latch for variable 'refund_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'product_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'price_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'total_reg' [C:/Users/49152/Documents/VHDL/Vending.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port c[6] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[5] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[4] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[3] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[2] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[1] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port c[0] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[15] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module Vending is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module Vending is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (product_reg[30]) is unused and will be removed from module Vending.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[6] with 1st driver pin 'dispense_OBUF[6]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[6] with 2nd driver pin 'dispense_reg[6]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[5] with 1st driver pin 'dispense_OBUF[5]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[5] with 2nd driver pin 'dispense_reg[5]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[4] with 1st driver pin 'dispense_OBUF[4]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[4] with 2nd driver pin 'dispense_reg[4]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[3] with 1st driver pin 'dispense_OBUF[3]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[3] with 2nd driver pin 'dispense_reg[3]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[2] with 1st driver pin 'dispense_OBUF[2]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[2] with 2nd driver pin 'dispense_reg[2]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[1] with 1st driver pin 'dispense_OBUF[1]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[1] with 2nd driver pin 'dispense_reg[1]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[0] with 1st driver pin 'dispense_OBUF[0]_inst_i_1/O' [C:/Users/49152/Documents/VHDL/DecoderBit.vhd:11]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dispense_OBUF[0] with 2nd driver pin 'dispense_reg[0]/Q' [C:/Users/49152/Documents/VHDL/Vending.vhd:48]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        7|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    84|
|3     |LUT1   |   133|
|4     |LUT2   |   109|
|5     |LUT3   |    42|
|6     |LUT4   |    44|
|7     |LUT5   |   124|
|8     |LUT6   |    98|
|9     |FDCE   |     2|
|10    |LD     |    82|
|11    |IBUF   |     9|
|12    |OBUF   |    10|
|13    |OBUFT  |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1464.270 ; gain = 502.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:56 . Memory (MB): peak = 1464.270 ; gain = 599.539
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1464.270 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 82 instances were transformed.
  LD => LDCE: 82 instances

Synth Design complete | Checksum: 3624f13e
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 65 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1464.270 ; gain = 998.035
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/49152/Documents/FPGA/hardwareProject/hardwareProject.runs/synth_1/Vending.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Vending_utilization_synth.rpt -pb Vending_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 22:58:39 2023...
