# Simple-RISC-Machine
Simple-RISC-Machine Verilog Project
CPEN 211 UBC
This was done in a month as part of labs 5-8. This is synthesizable on DE1-soc.
