$date
	Mon Oct 21 13:54:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_alu $end
$var wire 8 ! OUT [7:0] $end
$var wire 1 " CY $end
$var reg 8 # A [7:0] $end
$var reg 4 $ OP [3:0] $end
$var reg 8 % R [7:0] $end
$scope module uut $end
$var wire 8 & A [7:0] $end
$var wire 4 ' OP [3:0] $end
$var wire 8 ( R [7:0] $end
$var reg 1 " CY $end
$var reg 8 ) OUT [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 )
b10 (
b0 '
b1010 &
b10 %
b0 $
b1010 #
0"
b1100 !
$end
#100
b1000 !
b1000 )
b1 $
b1 '
#200
