INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_Driver640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/cam_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/PLL/clk_100MHZ_to_25M_24M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_100MHZ_to_25M_24M
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/PLL/clk_100MHZ_to_25M_24M.v:84]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/PLL/clk_100MHZ_to_25M_24M.v:134]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/PLL/clk_100MHZ_to_25M_24M.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk25M' is not allowed [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_addr_in' is not allowed [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_data_in' is not allowed [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_regW' is not allowed [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'DP_RAM_addr_out' is not allowed [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_mem' is not allowed [C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/project_1.srcs/sources_1/new/test_cam.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FABIa/Documents/GitHub/Proyecto_Final_final_digital/wp2-simulacion-captura-grupo-04/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
