#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556e3be1c110 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x556e3be41b50_0 .net "CLK", 0 0, v0x556e3be41560_0;  1 drivers
v0x556e3be41c10_0 .net "DATA_A", 31 0, v0x556e3be41600_0;  1 drivers
v0x556e3be41cd0_0 .net "DATA_B", 31 0, v0x556e3be416c0_0;  1 drivers
v0x556e3be41da0_0 .net "NIBBLE_OUT", 15 0, L_0x556e3be42440;  1 drivers
v0x556e3be41e90_0 .net "RESET_L", 0 0, v0x556e3be41790_0;  1 drivers
v0x556e3be41f30_0 .net "SEL", 3 0, v0x556e3be41830_0;  1 drivers
v0x556e3be41fd0_0 .net "sel_A", 11 0, v0x556e3be418f0_0;  1 drivers
v0x556e3be42090_0 .net "sel_B", 11 0, v0x556e3be419c0_0;  1 drivers
S_0x556e3be1ee10 .scope module, "pog" "selector4" 2 23, 3 5 0, S_0x556e3be1c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "NIBBLE_OUT"
    .port_info 1 /INPUT 32 "DATA_A"
    .port_info 2 /INPUT 32 "DATA_B"
    .port_info 3 /INPUT 12 "sel_A"
    .port_info 4 /INPUT 12 "sel_B"
    .port_info 5 /INPUT 4 "SEL"
    .port_info 6 /INPUT 1 "RESET_L"
    .port_info 7 /INPUT 1 "CLK"
v0x556e3be40a70_0 .net "CLK", 0 0, v0x556e3be41560_0;  alias, 1 drivers
v0x556e3be40b30_0 .net "DATA_A", 31 0, v0x556e3be41600_0;  alias, 1 drivers
v0x556e3be40bf0_0 .net "DATA_B", 31 0, v0x556e3be416c0_0;  alias, 1 drivers
v0x556e3be40c90_0 .net "NIBBLE_OUT", 15 0, L_0x556e3be42440;  alias, 1 drivers
v0x556e3be40d70_0 .net "RESET_L", 0 0, v0x556e3be41790_0;  alias, 1 drivers
v0x556e3be40ea0_0 .net "SEL", 3 0, v0x556e3be41830_0;  alias, 1 drivers
v0x556e3be40f80_0 .net "sel_A", 11 0, v0x556e3be418f0_0;  alias, 1 drivers
v0x556e3be41060_0 .net "sel_B", 11 0, v0x556e3be419c0_0;  alias, 1 drivers
v0x556e3be41140 .array "temp_nibble", 0 3;
v0x556e3be41140_0 .net v0x556e3be41140 0, 3 0, v0x556e3be3dc60_0; 1 drivers
v0x556e3be41140_1 .net v0x556e3be41140 1, 3 0, v0x556e3be3e990_0; 1 drivers
v0x556e3be41140_2 .net v0x556e3be41140 2, 3 0, v0x556e3be3f750_0; 1 drivers
v0x556e3be41140_3 .net v0x556e3be41140 3, 3 0, v0x556e3be404d0_0; 1 drivers
L_0x556e3be42440 .concat8 [ 4 4 4 4], L_0x556e3be421a0, L_0x556e3be42280, L_0x556e3be42360, L_0x556e3be42620;
L_0x556e3be42770 .part v0x556e3be418f0_0, 0, 3;
L_0x556e3be42810 .part v0x556e3be419c0_0, 0, 3;
L_0x556e3be428b0 .part v0x556e3be41830_0, 0, 1;
L_0x556e3be42950 .part v0x556e3be418f0_0, 3, 3;
L_0x556e3be42a80 .part v0x556e3be419c0_0, 3, 3;
L_0x556e3be42bf0 .part v0x556e3be41830_0, 1, 1;
L_0x556e3be42d20 .part v0x556e3be418f0_0, 6, 3;
L_0x556e3be42e10 .part v0x556e3be419c0_0, 6, 3;
L_0x556e3be42eb0 .part v0x556e3be41830_0, 2, 1;
L_0x556e3be42fe0 .part v0x556e3be418f0_0, 9, 3;
L_0x556e3be430b0 .part v0x556e3be419c0_0, 9, 3;
L_0x556e3be431f0 .part v0x556e3be41830_0, 3, 1;
S_0x556e3be1ef90 .scope generate, "outs[0]" "outs[0]" 3 18, 3 18 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be17d50 .param/l "k" 0 3 18, +C4<00>;
L_0x556e3be421a0 .functor BUFZ 4, v0x556e3be3dc60_0, C4<0000>, C4<0000>, C4<0000>;
v0x556e3be1d870_0 .net *"_s2", 3 0, L_0x556e3be421a0;  1 drivers
S_0x556e3be3ccb0 .scope generate, "outs[1]" "outs[1]" 3 18, 3 18 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3ce70 .param/l "k" 0 3 18, +C4<01>;
L_0x556e3be42280 .functor BUFZ 4, v0x556e3be3e990_0, C4<0000>, C4<0000>, C4<0000>;
v0x556e3be1da50_0 .net *"_s2", 3 0, L_0x556e3be42280;  1 drivers
S_0x556e3be3cf70 .scope generate, "outs[2]" "outs[2]" 3 18, 3 18 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3d160 .param/l "k" 0 3 18, +C4<010>;
L_0x556e3be42360 .functor BUFZ 4, v0x556e3be3f750_0, C4<0000>, C4<0000>, C4<0000>;
v0x556e3be1dc30_0 .net *"_s2", 3 0, L_0x556e3be42360;  1 drivers
S_0x556e3be3d260 .scope generate, "outs[3]" "outs[3]" 3 18, 3 18 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3d450 .param/l "k" 0 3 18, +C4<011>;
L_0x556e3be42620 .functor BUFZ 4, v0x556e3be404d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x556e3be1de40_0 .net *"_s2", 3 0, L_0x556e3be42620;  1 drivers
S_0x556e3be3d570 .scope generate, "selectores[0]" "selectores[0]" 3 26, 3 26 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3d7b0 .param/l "i" 0 3 26, +C4<00>;
S_0x556e3be3d890 .scope module, "seli" "selector" 3 28, 3 45 0, S_0x556e3be3d570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x556e3be1a900_0 .net "clk", 0 0, v0x556e3be41560_0;  alias, 1 drivers
v0x556e3be19000_0 .net "dataA", 31 0, v0x556e3be41600_0;  alias, 1 drivers
v0x556e3be17700_0 .net "dataB", 31 0, v0x556e3be416c0_0;  alias, 1 drivers
v0x556e3be3dc60_0 .var "nibbleOut", 3 0;
v0x556e3be3dd40_0 .net "reset_L", 0 0, v0x556e3be41790_0;  alias, 1 drivers
v0x556e3be3de50_0 .net "sel", 0 0, L_0x556e3be428b0;  1 drivers
v0x556e3be3df10_0 .net "selA", 2 0, L_0x556e3be42770;  1 drivers
v0x556e3be3dff0_0 .net "selB", 2 0, L_0x556e3be42810;  1 drivers
E_0x556e3bdf9e10 .event posedge, v0x556e3be1a900_0;
S_0x556e3be3e220 .scope generate, "selectores[1]" "selectores[1]" 3 26, 3 26 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3e3c0 .param/l "i" 0 3 26, +C4<01>;
S_0x556e3be3e4a0 .scope module, "seli" "selector" 3 28, 3 45 0, S_0x556e3be3e220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x556e3be3e790_0 .net "clk", 0 0, v0x556e3be41560_0;  alias, 1 drivers
v0x556e3be3e850_0 .net "dataA", 31 0, v0x556e3be41600_0;  alias, 1 drivers
v0x556e3be3e8f0_0 .net "dataB", 31 0, v0x556e3be416c0_0;  alias, 1 drivers
v0x556e3be3e990_0 .var "nibbleOut", 3 0;
v0x556e3be3ea30_0 .net "reset_L", 0 0, v0x556e3be41790_0;  alias, 1 drivers
v0x556e3be3eb20_0 .net "sel", 0 0, L_0x556e3be42bf0;  1 drivers
v0x556e3be3ebc0_0 .net "selA", 2 0, L_0x556e3be42950;  1 drivers
v0x556e3be3eca0_0 .net "selB", 2 0, L_0x556e3be42a80;  1 drivers
S_0x556e3be3eed0 .scope generate, "selectores[2]" "selectores[2]" 3 26, 3 26 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3f070 .param/l "i" 0 3 26, +C4<010>;
S_0x556e3be3f150 .scope module, "seli" "selector" 3 28, 3 45 0, S_0x556e3be3eed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x556e3be3f440_0 .net "clk", 0 0, v0x556e3be41560_0;  alias, 1 drivers
v0x556e3be3f550_0 .net "dataA", 31 0, v0x556e3be41600_0;  alias, 1 drivers
v0x556e3be3f660_0 .net "dataB", 31 0, v0x556e3be416c0_0;  alias, 1 drivers
v0x556e3be3f750_0 .var "nibbleOut", 3 0;
v0x556e3be3f830_0 .net "reset_L", 0 0, v0x556e3be41790_0;  alias, 1 drivers
v0x556e3be3f970_0 .net "sel", 0 0, L_0x556e3be42eb0;  1 drivers
v0x556e3be3fa30_0 .net "selA", 2 0, L_0x556e3be42d20;  1 drivers
v0x556e3be3fb10_0 .net "selB", 2 0, L_0x556e3be42e10;  1 drivers
S_0x556e3be3fd40 .scope generate, "selectores[3]" "selectores[3]" 3 26, 3 26 0, S_0x556e3be1ee10;
 .timescale 0 0;
P_0x556e3be3fee0 .param/l "i" 0 3 26, +C4<011>;
S_0x556e3be3ffc0 .scope module, "seli" "selector" 3 28, 3 45 0, S_0x556e3be3fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x556e3be402b0_0 .net "clk", 0 0, v0x556e3be41560_0;  alias, 1 drivers
v0x556e3be40370_0 .net "dataA", 31 0, v0x556e3be41600_0;  alias, 1 drivers
v0x556e3be40430_0 .net "dataB", 31 0, v0x556e3be416c0_0;  alias, 1 drivers
v0x556e3be404d0_0 .var "nibbleOut", 3 0;
v0x556e3be405b0_0 .net "reset_L", 0 0, v0x556e3be41790_0;  alias, 1 drivers
v0x556e3be406a0_0 .net "sel", 0 0, L_0x556e3be431f0;  1 drivers
v0x556e3be40760_0 .net "selA", 2 0, L_0x556e3be42fe0;  1 drivers
v0x556e3be40840_0 .net "selB", 2 0, L_0x556e3be430b0;  1 drivers
S_0x556e3be41310 .scope module, "prob" "prob" 2 36, 4 1 0, S_0x556e3be1c110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "DATA_A"
    .port_info 2 /OUTPUT 32 "DATA_B"
    .port_info 3 /OUTPUT 12 "sel_A"
    .port_info 4 /OUTPUT 12 "sel_B"
    .port_info 5 /OUTPUT 4 "SEL"
    .port_info 6 /OUTPUT 1 "RESET_L"
v0x556e3be41560_0 .var "CLK", 0 0;
v0x556e3be41600_0 .var "DATA_A", 31 0;
v0x556e3be416c0_0 .var "DATA_B", 31 0;
v0x556e3be41790_0 .var "RESET_L", 0 0;
v0x556e3be41830_0 .var "SEL", 3 0;
v0x556e3be418f0_0 .var "sel_A", 11 0;
v0x556e3be419c0_0 .var "sel_B", 11 0;
    .scope S_0x556e3be3d890;
T_0 ;
    %wait E_0x556e3bdf9e10;
    %load/vec4 v0x556e3be3dd40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556e3be3dc60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556e3be3de50_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x556e3be17700_0;
    %load/vec4 v0x556e3be3dff0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x556e3be19000_0;
    %load/vec4 v0x556e3be3df10_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x556e3be3dc60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556e3be3e4a0;
T_1 ;
    %wait E_0x556e3bdf9e10;
    %load/vec4 v0x556e3be3ea30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556e3be3e990_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556e3be3eb20_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x556e3be3e8f0_0;
    %load/vec4 v0x556e3be3eca0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x556e3be3e850_0;
    %load/vec4 v0x556e3be3ebc0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v0x556e3be3e990_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556e3be3f150;
T_2 ;
    %wait E_0x556e3bdf9e10;
    %load/vec4 v0x556e3be3f830_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556e3be3f750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556e3be3f970_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x556e3be3f660_0;
    %load/vec4 v0x556e3be3fb10_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x556e3be3f550_0;
    %load/vec4 v0x556e3be3fa30_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x556e3be3f750_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556e3be3ffc0;
T_3 ;
    %wait E_0x556e3bdf9e10;
    %load/vec4 v0x556e3be405b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x556e3be404d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556e3be406a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x556e3be40430_0;
    %load/vec4 v0x556e3be40840_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x556e3be40370_0;
    %load/vec4 v0x556e3be40760_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %assign/vec4 v0x556e3be404d0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556e3be41310;
T_4 ;
    %vpi_call 4 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 12 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 93;
    %split/vec4 1;
    %assign/vec4 v0x556e3be41790_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x556e3be41830_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x556e3be419c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x556e3be418f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x556e3be416c0_0, 0;
    %assign/vec4 v0x556e3be41600_0, 0;
    %wait E_0x556e3bdf9e10;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556e3be41790_0, 0;
    %wait E_0x556e3bdf9e10;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x556e3be41600_0, 0;
    %pushi/vec4 43981, 0, 32;
    %assign/vec4 v0x556e3be416c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be418f0_0, 4, 5;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be419c0_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be419c0_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be419c0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be419c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be41830_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x556e3be41830_0, 4, 5;
    %wait E_0x556e3bdf9e10;
    %wait E_0x556e3bdf9e10;
    %wait E_0x556e3bdf9e10;
    %wait E_0x556e3bdf9e10;
    %wait E_0x556e3bdf9e10;
    %vpi_call 4 32 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x556e3be41310;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556e3be41560_0, 0;
    %end;
    .thread T_5;
    .scope S_0x556e3be41310;
T_6 ;
    %delay 2, 0;
    %load/vec4 v0x556e3be41560_0;
    %inv;
    %assign/vec4 v0x556e3be41560_0, 0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./selector4.v";
    "./prob.v";
