onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /regfile_to_alu_testbench/clk
add wave -noupdate /regfile_to_alu_testbench/reset
add wave -noupdate -radix unsigned /regfile_to_alu_testbench/dut/instr_sources/pc_in
add wave -noupdate -radix unsigned /regfile_to_alu_testbench/dut/instr_sources/pc_out
add wave -noupdate /regfile_to_alu_testbench/dut/controlsystem/instruction
add wave -noupdate -radix unsigned /regfile_to_alu_testbench/ReadRegister1
add wave -noupdate -radix decimal /regfile_to_alu_testbench/ReadData1
add wave -noupdate -radix unsigned -childformat {{{/regfile_to_alu_testbench/ReadRegister2[4]} -radix unsigned} {{/regfile_to_alu_testbench/ReadRegister2[3]} -radix unsigned} {{/regfile_to_alu_testbench/ReadRegister2[2]} -radix unsigned} {{/regfile_to_alu_testbench/ReadRegister2[1]} -radix unsigned} {{/regfile_to_alu_testbench/ReadRegister2[0]} -radix unsigned}} -subitemconfig {{/regfile_to_alu_testbench/ReadRegister2[4]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/ReadRegister2[3]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/ReadRegister2[2]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/ReadRegister2[1]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/ReadRegister2[0]} {-height 15 -radix unsigned}} /regfile_to_alu_testbench/ReadRegister2
add wave -noupdate -radix decimal -childformat {{{/regfile_to_alu_testbench/ReadData2[63]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[62]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[61]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[60]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[59]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[58]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[57]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[56]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[55]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[54]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[53]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[52]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[51]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[50]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[49]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[48]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[47]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[46]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[45]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[44]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[43]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[42]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[41]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[40]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[39]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[38]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[37]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[36]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[35]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[34]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[33]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[32]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[31]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[30]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[29]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[28]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[27]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[26]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[25]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[24]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[23]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[22]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[21]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[20]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[19]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[18]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[17]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[16]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[15]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[14]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[13]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[12]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[11]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[10]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[9]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[8]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[7]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[6]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[5]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[4]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[3]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[2]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[1]} -radix decimal} {{/regfile_to_alu_testbench/ReadData2[0]} -radix decimal}} -subitemconfig {{/regfile_to_alu_testbench/ReadData2[63]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[62]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[61]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[60]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[59]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[58]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[57]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[56]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[55]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[54]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[53]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[52]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[51]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[50]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[49]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[48]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[47]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[46]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[45]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[44]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[43]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[42]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[41]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[40]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[39]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[38]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[37]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[36]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[35]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[34]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[33]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[32]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[31]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[30]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[29]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[28]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[27]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[26]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[25]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[24]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[23]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[22]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[21]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[20]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[19]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[18]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[17]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[16]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[15]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[14]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[13]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[12]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[11]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[10]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[9]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[8]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[7]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[6]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[5]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[4]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[3]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[2]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[1]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/ReadData2[0]} {-height 15 -radix decimal}} /regfile_to_alu_testbench/ReadData2
add wave -noupdate -radix unsigned -childformat {{{/regfile_to_alu_testbench/WriteRegister[4]} -radix unsigned} {{/regfile_to_alu_testbench/WriteRegister[3]} -radix unsigned} {{/regfile_to_alu_testbench/WriteRegister[2]} -radix unsigned} {{/regfile_to_alu_testbench/WriteRegister[1]} -radix unsigned} {{/regfile_to_alu_testbench/WriteRegister[0]} -radix unsigned}} -subitemconfig {{/regfile_to_alu_testbench/WriteRegister[4]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/WriteRegister[3]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/WriteRegister[2]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/WriteRegister[1]} {-height 15 -radix unsigned} {/regfile_to_alu_testbench/WriteRegister[0]} {-height 15 -radix unsigned}} /regfile_to_alu_testbench/WriteRegister
add wave -noupdate -radix decimal /regfile_to_alu_testbench/WriteData
add wave -noupdate -radix decimal -childformat {{{/regfile_to_alu_testbench/result[63]} -radix decimal} {{/regfile_to_alu_testbench/result[62]} -radix decimal} {{/regfile_to_alu_testbench/result[61]} -radix decimal} {{/regfile_to_alu_testbench/result[60]} -radix decimal} {{/regfile_to_alu_testbench/result[59]} -radix decimal} {{/regfile_to_alu_testbench/result[58]} -radix decimal} {{/regfile_to_alu_testbench/result[57]} -radix decimal} {{/regfile_to_alu_testbench/result[56]} -radix decimal} {{/regfile_to_alu_testbench/result[55]} -radix decimal} {{/regfile_to_alu_testbench/result[54]} -radix decimal} {{/regfile_to_alu_testbench/result[53]} -radix decimal} {{/regfile_to_alu_testbench/result[52]} -radix decimal} {{/regfile_to_alu_testbench/result[51]} -radix decimal} {{/regfile_to_alu_testbench/result[50]} -radix decimal} {{/regfile_to_alu_testbench/result[49]} -radix decimal} {{/regfile_to_alu_testbench/result[48]} -radix decimal} {{/regfile_to_alu_testbench/result[47]} -radix decimal} {{/regfile_to_alu_testbench/result[46]} -radix decimal} {{/regfile_to_alu_testbench/result[45]} -radix decimal} {{/regfile_to_alu_testbench/result[44]} -radix decimal} {{/regfile_to_alu_testbench/result[43]} -radix decimal} {{/regfile_to_alu_testbench/result[42]} -radix decimal} {{/regfile_to_alu_testbench/result[41]} -radix decimal} {{/regfile_to_alu_testbench/result[40]} -radix decimal} {{/regfile_to_alu_testbench/result[39]} -radix decimal} {{/regfile_to_alu_testbench/result[38]} -radix decimal} {{/regfile_to_alu_testbench/result[37]} -radix decimal} {{/regfile_to_alu_testbench/result[36]} -radix decimal} {{/regfile_to_alu_testbench/result[35]} -radix decimal} {{/regfile_to_alu_testbench/result[34]} -radix decimal} {{/regfile_to_alu_testbench/result[33]} -radix decimal} {{/regfile_to_alu_testbench/result[32]} -radix decimal} {{/regfile_to_alu_testbench/result[31]} -radix decimal} {{/regfile_to_alu_testbench/result[30]} -radix decimal} {{/regfile_to_alu_testbench/result[29]} -radix decimal} {{/regfile_to_alu_testbench/result[28]} -radix decimal} {{/regfile_to_alu_testbench/result[27]} -radix decimal} {{/regfile_to_alu_testbench/result[26]} -radix decimal} {{/regfile_to_alu_testbench/result[25]} -radix decimal} {{/regfile_to_alu_testbench/result[24]} -radix decimal} {{/regfile_to_alu_testbench/result[23]} -radix decimal} {{/regfile_to_alu_testbench/result[22]} -radix decimal} {{/regfile_to_alu_testbench/result[21]} -radix decimal} {{/regfile_to_alu_testbench/result[20]} -radix decimal} {{/regfile_to_alu_testbench/result[19]} -radix decimal} {{/regfile_to_alu_testbench/result[18]} -radix decimal} {{/regfile_to_alu_testbench/result[17]} -radix decimal} {{/regfile_to_alu_testbench/result[16]} -radix decimal} {{/regfile_to_alu_testbench/result[15]} -radix decimal} {{/regfile_to_alu_testbench/result[14]} -radix decimal} {{/regfile_to_alu_testbench/result[13]} -radix decimal} {{/regfile_to_alu_testbench/result[12]} -radix decimal} {{/regfile_to_alu_testbench/result[11]} -radix decimal} {{/regfile_to_alu_testbench/result[10]} -radix decimal} {{/regfile_to_alu_testbench/result[9]} -radix decimal} {{/regfile_to_alu_testbench/result[8]} -radix decimal} {{/regfile_to_alu_testbench/result[7]} -radix decimal} {{/regfile_to_alu_testbench/result[6]} -radix decimal} {{/regfile_to_alu_testbench/result[5]} -radix decimal} {{/regfile_to_alu_testbench/result[4]} -radix decimal} {{/regfile_to_alu_testbench/result[3]} -radix decimal} {{/regfile_to_alu_testbench/result[2]} -radix decimal} {{/regfile_to_alu_testbench/result[1]} -radix decimal} {{/regfile_to_alu_testbench/result[0]} -radix decimal}} -subitemconfig {{/regfile_to_alu_testbench/result[63]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[62]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[61]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[60]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[59]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[58]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[57]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[56]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[55]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[54]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[53]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[52]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[51]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[50]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[49]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[48]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[47]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[46]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[45]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[44]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[43]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[42]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[41]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[40]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[39]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[38]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[37]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[36]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[35]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[34]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[33]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[32]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[31]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[30]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[29]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[28]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[27]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[26]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[25]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[24]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[23]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[22]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[21]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[20]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[19]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[18]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[17]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[16]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[15]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[14]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[13]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[12]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[11]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[10]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[9]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[8]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[7]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[6]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[5]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[4]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[3]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[2]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[1]} {-height 15 -radix decimal} {/regfile_to_alu_testbench/result[0]} {-height 15 -radix decimal}} /regfile_to_alu_testbench/result
add wave -noupdate -radix unsigned /regfile_to_alu_testbench/dut/daddr12/SE_out
add wave -noupdate /regfile_to_alu_testbench/dut/registers/RegWrite
add wave -noupdate /regfile_to_alu_testbench/negative
add wave -noupdate /regfile_to_alu_testbench/dut/instr_sources/branch_control/stored_negative
add wave -noupdate /regfile_to_alu_testbench/zero
add wave -noupdate /regfile_to_alu_testbench/dut/instr_sources/branch_control/stored_zero
add wave -noupdate /regfile_to_alu_testbench/overflow
add wave -noupdate /regfile_to_alu_testbench/dut/instr_sources/branch_control/stored_overflow
add wave -noupdate /regfile_to_alu_testbench/carry_out
add wave -noupdate /regfile_to_alu_testbench/dut/instr_sources/branch_control/stored_carry_out
add wave -noupdate -radix hexadecimal /regfile_to_alu_testbench/dut/mem_to_register
add wave -noupdate /regfile_to_alu_testbench/dut/memory/write_enable
add wave -noupdate -radix decimal /regfile_to_alu_testbench/dut/memory/address
add wave -noupdate /regfile_to_alu_testbench/dut/memory/aligned_address
add wave -noupdate -radix hexadecimal /regfile_to_alu_testbench/dut/memory/write_data
add wave -noupdate /regfile_to_alu_testbench/dut/memory/read_data
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {51857436 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 410
configure wave -valuecolwidth 75
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {28954272 ps} {121772360 ps}
