<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p58" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_58{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_58{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_58{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_58{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_58{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_58{left:145px;bottom:878px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t7_58{left:145px;bottom:850px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#t8_58{left:337px;bottom:851px;letter-spacing:-0.27px;}
#t9_58{left:355px;bottom:850px;letter-spacing:-0.1px;word-spacing:-0.96px;}
#ta_58{left:145px;bottom:834px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#tb_58{left:290px;bottom:835px;letter-spacing:-0.22px;}
#tc_58{left:311px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.03px;}
#td_58{left:145px;bottom:807px;letter-spacing:-0.23px;}
#te_58{left:204px;bottom:807px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tf_58{left:145px;bottom:792px;letter-spacing:-0.23px;}
#tg_58{left:204px;bottom:792px;letter-spacing:-0.24px;word-spacing:0.03px;}
#th_58{left:145px;bottom:777px;letter-spacing:-0.24px;word-spacing:0.03px;}
#ti_58{left:341px;bottom:777px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tj_58{left:145px;bottom:763px;letter-spacing:-0.23px;}
#tk_58{left:204px;bottom:763px;letter-spacing:-0.22px;}
#tl_58{left:341px;bottom:763px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#tm_58{left:341px;bottom:748px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tn_58{left:145px;bottom:733px;letter-spacing:-0.23px;}
#to_58{left:204px;bottom:733px;letter-spacing:-0.22px;}
#tp_58{left:341px;bottom:733px;letter-spacing:-0.24px;}
#tq_58{left:341px;bottom:718px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tr_58{left:145px;bottom:704px;letter-spacing:-0.23px;}
#ts_58{left:205px;bottom:704px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tt_58{left:341px;bottom:704px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tu_58{left:145px;bottom:689px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tv_58{left:169px;bottom:674px;letter-spacing:-0.32px;}
#tw_58{left:204px;bottom:674px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tx_58{left:145px;bottom:659px;letter-spacing:-0.22px;}
#ty_58{left:169px;bottom:645px;letter-spacing:-0.32px;}
#tz_58{left:204px;bottom:645px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t10_58{left:145px;bottom:617px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t11_58{left:145px;bottom:600px;letter-spacing:-0.12px;}
#t12_58{left:169px;bottom:573px;letter-spacing:-0.24px;word-spacing:-0.08px;}
#t13_58{left:80px;bottom:530px;letter-spacing:0.15px;}
#t14_58{left:145px;bottom:530px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t15_58{left:145px;bottom:503px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t16_58{left:145px;bottom:486px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t17_58{left:145px;bottom:469px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t18_58{left:145px;bottom:452px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t19_58{left:145px;bottom:425px;letter-spacing:-0.12px;}
#t1a_58{left:693px;bottom:426px;letter-spacing:-0.22px;}
#t1b_58{left:145px;bottom:408px;letter-spacing:-0.1px;}
#t1c_58{left:297px;bottom:408px;letter-spacing:-0.16px;}
#t1d_58{left:334px;bottom:408px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_58{left:548px;bottom:408px;letter-spacing:-0.16px;}
#t1f_58{left:585px;bottom:408px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_58{left:145px;bottom:391px;letter-spacing:-0.1px;}
#t1h_58{left:145px;bottom:364px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t1i_58{left:145px;bottom:337px;letter-spacing:-0.23px;}
#t1j_58{left:204px;bottom:337px;letter-spacing:-0.24px;word-spacing:0.02px;}
#t1k_58{left:145px;bottom:322px;letter-spacing:-0.23px;}
#t1l_58{left:204px;bottom:322px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t1m_58{left:145px;bottom:308px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t1n_58{left:341px;bottom:308px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1o_58{left:145px;bottom:293px;letter-spacing:-0.23px;}
#t1p_58{left:204px;bottom:293px;letter-spacing:-0.22px;}
#t1q_58{left:341px;bottom:293px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#t1r_58{left:341px;bottom:278px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t1s_58{left:145px;bottom:263px;letter-spacing:-0.23px;}
#t1t_58{left:204px;bottom:263px;letter-spacing:-0.22px;}
#t1u_58{left:341px;bottom:263px;letter-spacing:-0.24px;}
#t1v_58{left:145px;bottom:249px;letter-spacing:-0.23px;}
#t1w_58{left:204px;bottom:249px;letter-spacing:-0.22px;}
#t1x_58{left:341px;bottom:249px;letter-spacing:-0.24px;}
#t1y_58{left:145px;bottom:234px;letter-spacing:-0.23px;}
#t1z_58{left:205px;bottom:234px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t20_58{left:341px;bottom:234px;letter-spacing:-0.24px;word-spacing:0.01px;}
#t21_58{left:145px;bottom:219px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t22_58{left:169px;bottom:204px;letter-spacing:-0.32px;}
#t23_58{left:204px;bottom:204px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t24_58{left:145px;bottom:190px;letter-spacing:-0.22px;}
#t25_58{left:169px;bottom:175px;letter-spacing:-0.32px;}
#t26_58{left:204px;bottom:175px;letter-spacing:-0.24px;word-spacing:0.03px;}

.s1_58{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_58{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_58{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_58{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_58{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_58{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.t.v0_58{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts58" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg58Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg58" style="-webkit-user-select: none;"><object width="825" height="990" data="58/58.svg" type="image/svg+xml" id="pdf58" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_58" class="t s1_58">Programmers’ Model </span>
<span id="t2_58" class="t s2_58">A2-20 </span><span id="t3_58" class="t s1_58">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_58" class="t s2_58">ARM DDI 0100I </span>
<span id="t5_58" class="t s3_58">A2.6.4 </span><span id="t6_58" class="t s3_58">Software Interrupt exception </span>
<span id="t7_58" class="t s4_58">The Software Interrupt instruction (</span><span id="t8_58" class="t v0_58 s5_58">SWI</span><span id="t9_58" class="t s4_58">) enters Supervisor mode to request a particular supervisor (operating </span>
<span id="ta_58" class="t s4_58">system) function. When a </span><span id="tb_58" class="t v0_58 s5_58">SWI </span><span id="tc_58" class="t s4_58">is executed, the following actions are performed: </span>
<span id="td_58" class="t v0_58 s5_58">R14_svc </span><span id="te_58" class="t v0_58 s5_58">= address of next instruction after the SWI instruction </span>
<span id="tf_58" class="t v0_58 s5_58">SPSR_svc </span><span id="tg_58" class="t v0_58 s5_58">= CPSR </span>
<span id="th_58" class="t v0_58 s5_58">CPSR[4:0] = 0b10011 </span><span id="ti_58" class="t v0_58 s5_58">/* Enter Supervisor mode */ </span>
<span id="tj_58" class="t v0_58 s5_58">CPSR[5] </span><span id="tk_58" class="t v0_58 s5_58">= 0 </span><span id="tl_58" class="t v0_58 s5_58">/* Execute in ARM state */ </span>
<span id="tm_58" class="t v0_58 s5_58">/* CPSR[6] is unchanged */ </span>
<span id="tn_58" class="t v0_58 s5_58">CPSR[7] </span><span id="to_58" class="t v0_58 s5_58">= 1 </span><span id="tp_58" class="t v0_58 s5_58">/* Disable normal interrupts */ </span>
<span id="tq_58" class="t v0_58 s5_58">/* CPSR[8] is unchanged */ </span>
<span id="tr_58" class="t v0_58 s5_58">CPSR[9] </span><span id="ts_58" class="t v0_58 s5_58">= CP15_reg1_EEbit </span><span id="tt_58" class="t v0_58 s5_58">/* Endianness on exception entry */ </span>
<span id="tu_58" class="t v0_58 s5_58">if high vectors configured then </span>
<span id="tv_58" class="t v0_58 s5_58">PC </span><span id="tw_58" class="t v0_58 s5_58">= 0xFFFF0008 </span>
<span id="tx_58" class="t v0_58 s5_58">else </span>
<span id="ty_58" class="t v0_58 s5_58">PC </span><span id="tz_58" class="t v0_58 s5_58">= 0x00000008 </span>
<span id="t10_58" class="t s4_58">To return after performing the SWI operation, use the following instruction to restore the PC </span>
<span id="t11_58" class="t s4_58">(from R14_svc) and CPSR (from SPSR_svc) and return to the instruction following the SWI: </span>
<span id="t12_58" class="t v0_58 s5_58">MOVS PC,R14 </span>
<span id="t13_58" class="t s3_58">A2.6.5 </span><span id="t14_58" class="t s3_58">Prefetch Abort (instruction fetch memory abort) </span>
<span id="t15_58" class="t s4_58">A memory abort is signaled by the memory system. Activating an abort in response to an instruction fetch </span>
<span id="t16_58" class="t s4_58">marks the fetched instruction as invalid. A Prefetch Abort exception is generated if the processor tries to </span>
<span id="t17_58" class="t s4_58">execute the invalid instruction. If the instruction is not executed (for example, as a result of a branch being </span>
<span id="t18_58" class="t s4_58">taken while it is in the pipeline), no Prefetch Abort occurs. </span>
<span id="t19_58" class="t s4_58">In ARMv5 and above, a Prefetch Abort exception can also be generated as the result of executing a </span><span id="t1a_58" class="t v0_58 s5_58">BKPT </span>
<span id="t1b_58" class="t s4_58">instruction. For details, see </span><span id="t1c_58" class="t s6_58">BKPT </span><span id="t1d_58" class="t s4_58">on page A4-14 (ARM instruction) and </span><span id="t1e_58" class="t s6_58">BKPT </span><span id="t1f_58" class="t s4_58">on page A7-24 (Thumb </span>
<span id="t1g_58" class="t s4_58">instruction). </span>
<span id="t1h_58" class="t s4_58">When an attempt is made to execute an aborted instruction, the following actions are performed: </span>
<span id="t1i_58" class="t v0_58 s5_58">R14_abt </span><span id="t1j_58" class="t v0_58 s5_58">= address of the aborted instruction + 4 </span>
<span id="t1k_58" class="t v0_58 s5_58">SPSR_abt </span><span id="t1l_58" class="t v0_58 s5_58">= CPSR </span>
<span id="t1m_58" class="t v0_58 s5_58">CPSR[4:0] = 0b10111 </span><span id="t1n_58" class="t v0_58 s5_58">/* Enter Abort mode */ </span>
<span id="t1o_58" class="t v0_58 s5_58">CPSR[5] </span><span id="t1p_58" class="t v0_58 s5_58">= 0 </span><span id="t1q_58" class="t v0_58 s5_58">/* Execute in ARM state */ </span>
<span id="t1r_58" class="t v0_58 s5_58">/* CPSR[6] is unchanged */ </span>
<span id="t1s_58" class="t v0_58 s5_58">CPSR[7] </span><span id="t1t_58" class="t v0_58 s5_58">= 1 </span><span id="t1u_58" class="t v0_58 s5_58">/* Disable normal interrupts */ </span>
<span id="t1v_58" class="t v0_58 s5_58">CPSR[8] </span><span id="t1w_58" class="t v0_58 s5_58">= 1 </span><span id="t1x_58" class="t v0_58 s5_58">/* Disable Imprecise Data Aborts (v6 only) */ </span>
<span id="t1y_58" class="t v0_58 s5_58">CPSR[9] </span><span id="t1z_58" class="t v0_58 s5_58">= CP15_reg1_EEbit </span><span id="t20_58" class="t v0_58 s5_58">/* Endianness on exception entry */ </span>
<span id="t21_58" class="t v0_58 s5_58">if high vectors configured then </span>
<span id="t22_58" class="t v0_58 s5_58">PC </span><span id="t23_58" class="t v0_58 s5_58">= 0xFFFF000C </span>
<span id="t24_58" class="t v0_58 s5_58">else </span>
<span id="t25_58" class="t v0_58 s5_58">PC </span><span id="t26_58" class="t v0_58 s5_58">= 0x0000000C </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
