#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: D:\PDS_FPGA\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: LAPTOP-M8RAEIUM
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Thu Aug 15 07:34:02 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
W: Flow-4065: The port adc2_es0_dsclk has a sdc constraint, but it do not connect to any pin.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config/N10/gateop_perm/L4' to: 'ES7243E_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES7243E_reg_config2/N10/gateop_perm/L4' to: 'ES7243E_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config/N10/gateop_perm/L4' to: 'ES8156_reg_config/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'clock_i2c'  from 'ES8156_reg_config2/N10/gateop_perm/L4' to: 'ES8156_reg_config2/N10/gateop_perm/Z'
C: STA-3009: The clock clk_50M is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock clk_5M is not connected to any clock endpoints,it will be treated as a normal port or pin.
C: STA-3009: The clock adc2_es0_dsclk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[7]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[8]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[9]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[10]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[11]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[12]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[13]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[14]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[15]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[16]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[17]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[18]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[19]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[20]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[21]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[22]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[23]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[24]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/PA_init/PA_SUM_OUT[25]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[2]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[3]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[4]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[5]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[6]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[7]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[8]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[9]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[10]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[11]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[12]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/DCT/DCT_DATA[13]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'U_MFCC_VQ/u_MFCC_DCT/MFCC_LOG_EN/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4086: Port 'adc2_es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'adc2_es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'dac2_es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dac2_es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es7243_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es7243_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'es8156_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'es8156_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_rx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_rx_sda' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'hdmi_tx_sda' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'hdmi_tx_sda' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc2_es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc2_es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dac2_es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dac2_es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dac2_es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es0_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_mclk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es1_sdout' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es7243_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'es8156_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_rst_n' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_rx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_data[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_de' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_hs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_pix_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_scl' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hdmi_tx_vs' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pclk_div2_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pclk_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rdlh_link_up' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ref_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'smlh_link_up' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc2_es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc2_es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dac2_es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'dac2_es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_alrck' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es0_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_dlrc' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'es1_sdin' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_data[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_de' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_hs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_pix_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'hdmi_rx_vs' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_on[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_rstn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lin_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'lout_test' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'pcie_perst_n' is not constrained, it is treated as combinational input.
C: STA-3002: Can not calculate least common multiplier between clock clk_12M(period: 81380 ps) and clock_i2c(period: 10000000 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock clock_i2c(period: 10000000 ps) and es0_dsclk(period: 651040 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock clock_i2c(period: 10000000 ps) and es1_dsclk(period: 651040 ps), its may be asynchronous clocks.
C: STA-3002: Can not calculate least common multiplier between clock clock_i2c(period: 10000000 ps) and dac2_es1_dsclk(period: 651040 ps), its may be asynchronous clocks.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:37s
Action report_timing: CPU time elapsed is 0h:0m:32s
Action report_timing: Process CPU time elapsed is 0h:0m:37s
Current time: Thu Aug 15 07:34:37 2024
Action report_timing: Peak memory pool usage is 1,861 MB
