  ;!ti3=! {!3}!3=!  {!3}   
; 

declare <8 x i64> @llvm.x86.avx512.maskbvtpd2qW.12(<8 x double>, <8 x i64>, i8, i32)

define <8 x i64>@tes +; !





  
declare i32@llvm.hexagon. Sl2.srp64pcri 
 4.E
6()



1!+
;