FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * arch/sh/kernel/cpu/sh2a/clock-sh7203.c
 *
 * SH7203 support for the clock framework
 *
 *  Copyright (C) 2007 Kieran Bingham (MPC-Data Ltd)
 *
 * Based on clock-sh7263.c
 *  Copyright (C) 2006  Yoshinori Sato
 *
 * Based on clock-sh4.c
 *  Copyright (C) 2005  Paul Mundt
 */
#include <linux/init.h>
#include <linux/kernel.h>
#include <asm/clock.h>
#include <asm/freq.h>
#include <asm/io.h>

static const int pll1rate[]={8,12,16,0};
static const int pfc_divisors[]={1,2,3,4,6,8,12};
#define ifc_divisors pfc_divisors

static unsigned int pll2_mult;

static void master_clk_init(struct clk *clk)
{
	clk->rate *= pll1rate[(__raw_readw(FREQCR) >> 8) & 0x0003] * pll2_mult;
}

static struct sh_clk_ops sh7203_master_clk_ops = {
	.init		= master_clk_init,
};

static unsigned long module_clk_recalc(struct clk *clk)
/* bench 13663.1.0 56f7ece99f41 */
/* bench 13663.1.1 7ba75d1dfdc4 */
/* bench 13663.1.2 d084c26482af */
/* bench 13663.1.3 c632c7eecd46 */
/* bench 13663.1.4 0cda81e82948 */
/* bench 13663.1.5 6f1852f577a8 */
/* bench 13663.1.6 dfb6d529f12e */
/* bench 13663.1.7 adce0202040d */
/* bench 13663.1.8 884057f0bd15 */
/* bench 13663.1.9 147f12d79d90 */
}

static struct sh_clk_ops sh7203_module_clk_ops = {
/* bench 23996.4.0 4279968d159b */
/* bench 23996.4.1 0a01f1a8ba79 */
/* bench 23996.4.2 fed2ba685793 */
/* bench 23996.4.3 8661979fb327 */
/* bench 23996.4.4 87b203300d07 */
/* bench 23996.4.5 7b4c9f764486 */
/* bench 23996.4.6 b21106fad01b */
/* bench 23996.4.7 3cb03bbd1cf8 */
/* bench 23996.4.8 4bcbca07ec01 */
/* bench 23996.4.9 0b2ea3ad577c */
/* bench 23996.4.10 f0b6be1dc324 */
/* bench 23996.4.11 384798c64d08 */
/* bench 23996.4.12 66b36c4336b9 */
/* bench 23996.4.13 18d779ddb185 */
};

static unsigned long bus_clk_recalc(struct clk *clk)
{
	int idx = (__raw_readw(FREQCR) & 0x0007);
	return clk->parent->rate / pfc_divisors[idx-2];
}

static struct sh_clk_ops sh7203_bus_clk_ops = {
	.recalc		= bus_clk_recalc,
};

static struct sh_clk_ops sh7203_cpu_clk_ops = {
	.recalc		= followparent_recalc,
/* bench 18901.2.0 bbb5f0e59a95 */

static struct sh_clk_ops *sh7203_clk_ops[] = {
	&sh7203_master_clk_ops,
	&sh7203_module_clk_ops,
	&sh7203_bus_clk_ops,
	&sh7203_cpu_clk_ops,
};

void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
{
	if (test_mode_pin(MODE_PIN1))
		pll2_mult = 4;
	else if (test_mode_pin(MODE_PIN0))
		pll2_mult = 2;
	else
		pll2_mult = 1;

	if (idx < ARRAY_SIZE(sh7203_clk_ops))
		*ops = sh7203_clk_ops[idx];
}
