Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 31 11:53:49 2020
| Host         : PC-LORENZO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SortingCell_timing_summary_routed.rpt -pb SortingCell_timing_summary_routed.pb -rpx SortingCell_timing_summary_routed.rpx -warn_on_violation
| Design       : SortingCell
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.701        0.000                      0                  403        0.118        0.000                      0                  403        3.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
PL_clock  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PL_clock            2.701        0.000                      0                  403        0.118        0.000                      0                  403        3.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PL_clock
  To Clock:  PL_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.952ns (20.359%)  route 3.724ns (79.641%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 13.030 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.460     9.229    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.353 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.808    10.161    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569    13.030    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[0]/C
                         clock pessimism              0.392    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X38Y15         FDRE (Setup_fdre_C_R)       -0.524    12.863    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.952ns (20.359%)  route 3.724ns (79.641%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 13.030 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.460     9.229    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.353 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.808    10.161    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569    13.030    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]/C
                         clock pessimism              0.392    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X38Y15         FDRE (Setup_fdre_C_R)       -0.524    12.863    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.952ns (20.359%)  route 3.724ns (79.641%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 13.030 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.460     9.229    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.353 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.808    10.161    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569    13.030    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[4]/C
                         clock pessimism              0.392    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X38Y15         FDRE (Setup_fdre_C_R)       -0.524    12.863    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.952ns (20.359%)  route 3.724ns (79.641%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 13.030 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.460     9.229    sorting_pipeline[2].normal_stage.regular_cells/actual_output_reg[1]
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124     9.353 r  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0/O
                         net (fo=16, routed)          0.808    10.161    sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_1__0_n_0
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.569    13.030    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X38Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]/C
                         clock pessimism              0.392    13.422    
                         clock uncertainty           -0.035    13.387    
    SLICE_X38Y15         FDRE (Setup_fdre_C_R)       -0.524    12.863    sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.863    
                         arrival time                         -10.161    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.021%)  route 3.803ns (79.979%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 13.032 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.618     9.387    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.511 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.729    10.240    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571    13.032    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]/C
                         clock pessimism              0.392    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.429    12.960    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.021%)  route 3.803ns (79.979%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 13.032 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.618     9.387    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.511 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.729    10.240    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571    13.032    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]/C
                         clock pessimism              0.392    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.429    12.960    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.021%)  route 3.803ns (79.979%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 13.032 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.618     9.387    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.511 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.729    10.240    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.571    13.032    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X37Y12         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]/C
                         clock pessimism              0.392    13.424    
                         clock uncertainty           -0.035    13.389    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.429    12.960    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.960    
                         arrival time                         -10.240    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.952ns (20.157%)  route 3.771ns (79.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.618     9.387    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.511 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.697    10.208    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    13.031    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]/C
                         clock pessimism              0.392    13.423    
                         clock uncertainty           -0.035    13.388    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.429    12.959    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.952ns (20.157%)  route 3.771ns (79.843%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.618     9.387    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.511 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.697    10.208    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    13.031    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X36Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism              0.392    13.423    
                         clock uncertainty           -0.035    13.388    
    SLICE_X36Y13         FDRE (Setup_fdre_C_R)       -0.429    12.959    sorting_pipeline[3].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 actual_output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (PL_clock rise@8.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        4.718ns  (logic 0.952ns (20.176%)  route 3.766ns (79.824%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 13.031 - 8.000 ) 
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.637    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.747     5.485    clk_IBUF_BUFG
    SLICE_X41Y15         FDRE                                         r  actual_output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y15         FDRE (Prop_fdre_C_Q)         0.456     5.941 f  actual_output_reg[21]/Q
                         net (fo=2, routed)           1.004     6.945    sorting_pipeline[4].last_stage.last_stage/out[21]
    SLICE_X40Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.069 f  sorting_pipeline[4].last_stage.last_stage/current_data[7]_i_7/O
                         net (fo=2, routed)           1.014     8.084    sorting_pipeline[0].first_stage.frist_stage/current_data_reg[7]_1
    SLICE_X40Y13         LUT6 (Prop_lut6_I1_O)        0.124     8.208 f  sorting_pipeline[0].first_stage.frist_stage/current_data[7]_i_3__0/O
                         net (fo=3, routed)           0.437     8.645    sorting_pipeline[2].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.769 f  sorting_pipeline[2].normal_stage.regular_cells/current_data[7]_i_3/O
                         net (fo=6, routed)           0.618     9.387    sorting_pipeline[3].normal_stage.regular_cells/forward_flag_reg_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I0_O)        0.124     9.511 r  sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1/O
                         net (fo=16, routed)          0.692    10.203    sorting_pipeline[3].normal_stage.regular_cells/current_data[7]_i_1_n_0
    SLICE_X37Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      8.000     8.000 r  
    U14                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.490     9.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.370    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.461 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.570    13.031    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X37Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[0]/C
                         clock pessimism              0.392    13.423    
                         clock uncertainty           -0.035    13.388    
    SLICE_X37Y13         FDRE (Setup_fdre_C_R)       -0.429    12.959    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.959    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  2.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sorting_pipeline[0].first_stage.frist_stage/current_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.569    sorting_pipeline[0].first_stage.frist_stage/CLK
    SLICE_X43Y13         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/current_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  sorting_pipeline[0].first_stage.frist_stage/current_data_reg[3]/Q
                         net (fo=3, routed)           0.066     1.776    sorting_pipeline[0].first_stage.frist_stage/current_data[3]
    SLICE_X42Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.821 r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    sorting_pipeline[0].first_stage.frist_stage/p_2_in[3]
    SLICE_X42Y13         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.856     2.085    sorting_pipeline[0].first_stage.frist_stage/CLK
    SLICE_X42Y13         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[3]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.121     1.703    sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.567    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[5]/Q
                         net (fo=3, routed)           0.066     1.774    sorting_pipeline[1].normal_stage.regular_cells/Q[5]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.819 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[5]_i_1__0_n_0
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.083    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]/C
                         clock pessimism             -0.503     1.580    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.121     1.701    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.585     1.566    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y16         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[2]/Q
                         net (fo=3, routed)           0.068     1.775    sorting_pipeline[1].normal_stage.regular_cells/Q[2]
    SLICE_X38Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.820 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[2]_i_1__0_n_0
    SLICE_X38Y16         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.852     2.081    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X38Y16         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[2]/C
                         clock pessimism             -0.502     1.579    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.120     1.699    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 sorting_pipeline[0].first_stage.frist_stage/current_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.569    sorting_pipeline[0].first_stage.frist_stage/CLK
    SLICE_X43Y14         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/current_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  sorting_pipeline[0].first_stage.frist_stage/current_data_reg[1]/Q
                         net (fo=3, routed)           0.099     1.809    sorting_pipeline[0].first_stage.frist_stage/current_data[1]
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.854 r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    sorting_pipeline[0].first_stage.frist_stage/p_2_in[1]
    SLICE_X42Y14         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.856     2.085    sorting_pipeline[0].first_stage.frist_stage/CLK
    SLICE_X42Y14         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[1]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.120     1.702    sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sorting_pipeline[0].first_stage.frist_stage/current_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.588     1.569    sorting_pipeline[0].first_stage.frist_stage/CLK
    SLICE_X43Y14         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/current_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.710 r  sorting_pipeline[0].first_stage.frist_stage/current_data_reg[6]/Q
                         net (fo=3, routed)           0.101     1.811    sorting_pipeline[0].first_stage.frist_stage/current_data[6]
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.856 r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.856    sorting_pipeline[0].first_stage.frist_stage/p_2_in[6]
    SLICE_X42Y14         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.856     2.085    sorting_pipeline[0].first_stage.frist_stage/CLK
    SLICE_X42Y14         FDRE                                         r  sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[6]/C
                         clock pessimism             -0.503     1.582    
    SLICE_X42Y14         FDRE (Hold_fdre_C_D)         0.121     1.703    sorting_pipeline[0].first_stage.frist_stage/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.740%)  route 0.101ns (35.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.567    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[6]/Q
                         net (fo=3, routed)           0.101     1.809    sorting_pipeline[1].normal_stage.regular_cells/Q[6]
    SLICE_X38Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.854 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.854    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[6]_i_1__0_n_0
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.083    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X38Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism             -0.503     1.580    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.121     1.701    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.949%)  route 0.096ns (34.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.567    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X36Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  sorting_pipeline[2].normal_stage.regular_cells/current_data_reg[6]/Q
                         net (fo=3, routed)           0.096     1.804    sorting_pipeline[2].normal_stage.regular_cells/Q[6]
    SLICE_X37Y15         LUT4 (Prop_lut4_I0_O)        0.045     1.849 r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.849    sorting_pipeline[2].normal_stage.regular_cells/forwarded_data[6]_i_1__1_n_0
    SLICE_X37Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.853     2.082    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X37Y15         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]/C
                         clock pessimism             -0.502     1.580    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092     1.672    sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.971%)  route 0.129ns (41.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.585     1.566    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y16         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141     1.707 r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[0]/Q
                         net (fo=3, routed)           0.129     1.836    sorting_pipeline[1].normal_stage.regular_cells/Q[0]
    SLICE_X40Y16         LUT4 (Prop_lut4_I0_O)        0.045     1.881 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[0]_i_1__0_n_0
    SLICE_X40Y16         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.083    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X40Y16         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[0]/C
                         clock pessimism             -0.481     1.602    
    SLICE_X40Y16         FDRE (Hold_fdre_C_D)         0.092     1.694    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.828%)  route 0.130ns (41.172%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.567    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X39Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  sorting_pipeline[1].normal_stage.regular_cells/current_data_reg[3]/Q
                         net (fo=3, routed)           0.130     1.838    sorting_pipeline[1].normal_stage.regular_cells/Q[3]
    SLICE_X40Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.883 r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data[3]_i_1__0_n_0
    SLICE_X40Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.856     2.085    sorting_pipeline[1].normal_stage.regular_cells/CLK
    SLICE_X40Y14         FDRE                                         r  sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]/C
                         clock pessimism             -0.481     1.604    
    SLICE_X40Y14         FDRE (Hold_fdre_C_D)         0.091     1.695    sorting_pipeline[1].normal_stage.regular_cells/forwarded_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PL_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             PL_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PL_clock rise@0.000ns - PL_clock rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.550%)  route 0.138ns (49.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.328     0.328 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.955    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.981 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.586     1.567    sorting_pipeline[2].normal_stage.regular_cells/CLK
    SLICE_X36Y14         FDRE                                         r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.708 r  sorting_pipeline[2].normal_stage.regular_cells/forwarded_data_reg[5]/Q
                         net (fo=5, routed)           0.138     1.846    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[7]_0[5]
    SLICE_X37Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PL_clock rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.517     0.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.229 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     2.083    sorting_pipeline[3].normal_stage.regular_cells/CLK
    SLICE_X37Y13         FDRE                                         r  sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[5]/C
                         clock pessimism             -0.501     1.582    
    SLICE_X37Y13         FDRE (Hold_fdre_C_D)         0.072     1.654    sorting_pipeline[3].normal_stage.regular_cells/current_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y10   actual_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y12   actual_output_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y12   actual_output_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y13   actual_output_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y13   actual_output_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y13   actual_output_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y13   actual_output_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y14   actual_output_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y14   actual_output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11   actual_output_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11   actual_output_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11   actual_output_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y11   counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y11   counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y11   counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y11   counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y11   data_requested_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11   sorting_pipeline[4].last_stage.last_stage/empty_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y11   sorting_pipeline[4].last_stage.last_stage/forwarded_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y12   actual_output_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y12   actual_output_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13   actual_output_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13   actual_output_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13   actual_output_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13   actual_output_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   actual_output_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   actual_output_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   actual_output_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y14   actual_output_reg[19]/C



