// Seed: 1654278595
module module_0 (
    output tri id_0,
    input supply0 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri0 id_6
    , id_10,
    output tri0 id_7,
    input supply0 id_8
);
  id_11 :
  assert property (@(negedge id_6) id_2)
  else $display;
  assign module_1.type_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4,
    output uwire id_5,
    output uwire id_6,
    output supply1 id_7,
    output wor id_8,
    output supply1 id_9,
    output wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wor id_13,
    output uwire id_14,
    input wire id_15
);
  module_0 modCall_1 (
      id_6,
      id_2,
      id_2,
      id_5,
      id_13,
      id_1,
      id_11,
      id_12,
      id_0
  );
endmodule
