[
	{
		"original_line": "      migrating = (delta > 0) ^ (M > Manh);", 
		"bug_line": "      migrating = (delta > 0) ^ (M > Manh];",
		"error_description": "Mismatched bracket: replaced closing parenthesis with square bracket, creating invalid expression syntax"
	},
	{
		"original_line": "inout mp, mn;", 
		"bug_line": "inout mp, mn",
		"error_description": "Missing semicolon at the end of the port declaration statement, which is required to terminate the declaration in Verilog-A."
	},
	{
		"original_line": "module mag_core(mp,mn);", 
		"bug_line": "module mag_core(mp,mn)",
		"error_description": "Missing semicolon at the end of the module declaration, which is required in VerilogA syntax to terminate the statement."
	},
	{
		"original_line": "      dMirr = (Manh - M)/(delta*k - alpha*(Manh - M)) * MMF(Hdot);", 
		"bug_line": "      dMirr = (Manh - M)/(delta*k - alpha*(Manh - M)) * MMF(Hdot)",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "inout mp, mn;", 
		"bug_line": "inout mp, mn",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	},
	{
		"original_line": "         Manh = ms * (coth(Heff/gamma) - gamma/Heff);", 
		"bug_line": "         Manh = ms * (coth(Heff/gamma) - gamma/Heff)",
		"error_description": "Missing semicolon at the end of the statement"
	},
	{
		"original_line": "parameter real area=1 from (0:inf);", 
		"bug_line": "parameter real area=1 from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "         Manh = ms * (coth(Heff/gamma) - gamma/Heff);", 
		"bug_line": "         Manh = ms * (coth(Heff/gamma - gamma/Heff);",
		"error_description": "Missing closing parenthesis for coth function call. The expression now has mismatched parentheses - the opening parenthesis after coth isn't properly closed, causing a syntax error."
	},
	{
		"original_line": "Mirr = idt( migrating * dMirr, Manh );", 
		"bug_line": "Mirr = idt( migrating * dMirr Manh );",
		"error_description": "Missing comma separator between function arguments causes syntax error due to invalid argument structure."
	},
	{
		"original_line": "      Mirr = idt( migrating * dMirr, Manh );", 
		"bug_line": "      Mirr = idt( migrating * dMirr Manh );",
		"error_description": "Missing comma between function arguments in the idt call. The arguments 'migrating * dMirr' and 'Manh' require a comma separator."
	},
	{
		"original_line": "   Mirr = idt( migrating * dMirr, Manh );", 
		"bug_line": "   Mirr = idt( migrating * dMirr Manh );",
		"error_description": "Missing comma separator between function arguments in idt call. VerilogA requires commas to separate multiple arguments in function calls."
	},
	{
		"original_line": "`define u0      (`pi*4.0e-7)", 
		"bug_line": "`define u0      (`pi*4.0e-7",
		"error_description": "Missing closing parenthesis ')' causing unmatched parentheses in macro definition"
	},
	{
		"original_line": "      `else", 
		"bug_line": "      `els",
		"error_description": "Misspelled preprocessor directive: 'els' instead of 'else'. Verilog requires exact spelling for compiler directives."
	},
	{
		"original_line": "      Heff = H + alpha * M;", 
		"bug_line": "      Heff = H + alpha M;",
		"error_description": "Missing multiplication operator between 'alpha' and 'M', causing a syntax error where adjacent terms without an operator are invalid in VerilogA."
	},
	{
		"original_line": "      coth = ((x+1/x)/(x-1/x));", 
		"bug_line": "      coth = ((x+1/x)/(x-1/x);",
		"error_description": "Missing closing parenthesis for the outer expression, causing mismatched parentheses"
	},
	{
		"original_line": "      H = MMF(mp,mn) / len;", 
		"bug_line": "      H = MMF(mp,mn) / len",
		"error_description": "Missing semicolon at end of assignment statement"
	},
	{
		"original_line": "parameter real alpha=1.6m from (0:inf);", 
		"bug_line": "parameter real alpha=1.6m from (0:inf)",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "`define u0      (`pi*4.0e-7)", 
		"bug_line": "`define u0      (`pi*4.0e-7",
		"error_description": "Missing closing parenthesis for the expression in the macro definition, causing unmatched parentheses syntax error."
	},
	{
		"original_line": "      dMirr = (Manh - M)/(delta*k - alpha*(Manh - M)) * MMF(Hdot);", 
		"bug_line": "      dMirr = (Manh - M)/(delta*k - alpha*(Manh - M)) * MMF(Hdot;",
		"error_description": "Missing closing parenthesis ')' in the MMF(Hdot function call, creating an unmatched parentheses error"
	},
	{
		"original_line": "              end else begin", 
		"bug_line": "              end else bigin",
		"error_description": "Misspelled keyword 'begin' as 'bigin', causing an unrecognized token error during compilation."
	}
]