{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726270892069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726270892069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 17:41:31 2024 " "Processing started: Fri Sep 13 17:41:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726270892069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726270892069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarea1-FSM -c Tarea1-FSM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarea1-FSM -c Tarea1-FSM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1726270892069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1726270892450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1726270892450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mantenimiento MANTENIMIENTO mantenimiento_fsm.sv(4) " "Verilog HDL Declaration information at mantenimiento_fsm.sv(4): object \"mantenimiento\" differs only in case from object \"MANTENIMIENTO\" in the same scope" {  } { { "mantenimiento_fsm.sv" "" { Text "D:/Github/Tarea1-FSM/Tarea1-FSM/mantenimiento_fsm.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1726270898909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mantenimiento_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file mantenimiento_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mantenimiento_fsm " "Found entity 1: mantenimiento_fsm" {  } { { "mantenimiento_fsm.sv" "" { Text "D:/Github/Tarea1-FSM/Tarea1-FSM/mantenimiento_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726270898911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726270898911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mantenimiento_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_mantenimiento_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_mantenimiento_fsm " "Found entity 1: tb_mantenimiento_fsm" {  } { { "tb_mantenimiento_fsm.sv" "" { Text "D:/Github/Tarea1-FSM/Tarea1-FSM/tb_mantenimiento_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726270898912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726270898912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mantenimiento_fsm " "Elaborating entity \"mantenimiento_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1726270898938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mantenimiento_fsm.sv(32) " "Verilog HDL assignment warning at mantenimiento_fsm.sv(32): truncated value with size 32 to match size of target (8)" {  } { { "mantenimiento_fsm.sv" "" { Text "D:/Github/Tarea1-FSM/Tarea1-FSM/mantenimiento_fsm.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726270898939 "|mantenimiento_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mantenimiento_fsm.sv(39) " "Verilog HDL assignment warning at mantenimiento_fsm.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "mantenimiento_fsm.sv" "" { Text "D:/Github/Tarea1-FSM/Tarea1-FSM/mantenimiento_fsm.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726270898939 "|mantenimiento_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado mantenimiento_fsm.sv(5) " "Output port \"estado\" at mantenimiento_fsm.sv(5) has no driver" {  } { { "mantenimiento_fsm.sv" "" { Text "D:/Github/Tarea1-FSM/Tarea1-FSM/mantenimiento_fsm.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1726270898939 "|mantenimiento_fsm"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Github/Tarea1-FSM/Tarea1-FSM/output_files/Tarea1-FSM.map.smsg " "Generated suppressed messages file D:/Github/Tarea1-FSM/Tarea1-FSM/output_files/Tarea1-FSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1726270898984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726270898990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 17:41:38 2024 " "Processing ended: Fri Sep 13 17:41:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726270898990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726270898990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726270898990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726270898990 ""}
