<module name="GPU_CM_CORE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_GPU_CLKSTCTRL" acronym="CM_GPU_CLKSTCTRL" offset="0x0" width="32" description="This register enables the GPU domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also holds 1 status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_GPU_HYD_GCLK" width="1" begin="10" end="10" resetval="0" description="This field indicates the state of the GPU_HYD_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_GPU_HYD_GCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_GPU_HYD_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPU_CORE_GCLK" width="1" begin="9" end="9" resetval="0" description="This field indicates the state of the GPU_CORE_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Inact" token="CLKACTIVITY_GPU_CORE_GCLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="Act" token="CLKACTIVITY_GPU_CORE_GCLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GPU_L3_GICLK" width="1" begin="8" end="8" resetval="0" description="This field indicates the state of the GPU_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_GPU_L3_GICLK_0_r" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_GPU_L3_GICLK_1_r" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x3" description="Controls the clock state transition of the GPU clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_GPU_STATICDEP" acronym="CM_GPU_STATICDEP" offset="0x4" width="32" description="This register controls the static domain depedencies from GPU domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_STATDEP" width="1" begin="6" end="6" resetval="1" description="Static dependency towards L3_MAIN2 clock domain" range="" rwaccess="R Rreturns1s">
      <bitenum value="1" id="Enabled" token="L3MAIN2_STATDEP_1_r" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0" description="Static dependency towards L3_MAIN1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="L3MAIN1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="Disabled" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Enabled" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_GPU_DYNAMICDEP" acronym="CM_GPU_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from GPU domain towards 'target' domains. It is relevant only for domain having INTRCONN master port(s).">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN2_DYNDEP" width="1" begin="6" end="6" resetval="0" description="Dynamic dependency towards L3_MAIN2 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Disabled" token="L3MAIN2_DYNDEP_0_r" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_GPU_GPU_CLKCTRL" acronym="CM_GPU_GPU_CLKCTRL" offset="0x20" width="32" description="This register manages the GPU clocks.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_GPU_SYS_CLK" width="1" begin="26" end="26" resetval="0" description="Select the ratio of GPU_L3_GICLK (SYS_CLK) to L3_ICLK" range="" rwaccess="RW">
      <bitenum value="0" id="GPU_L3_ICLK_(SYS_CLK)_L3_ICLK_0" token="CLKSEL_GPU_SYS_CLK_0" description="GPU_L3_ICLK (SYS_CLK) is divide by 1 of L3_ICLK"/>
      <bitenum value="1" id="GPU_L3_ICLK_(SYS_CLK)_L3_ICLK_1" token="CLKSEL_GPU_SYS_CLK_1" description="GPU_L3_ICLK (SYS_CLK) is divide by 2 of L3_ICLK"/>
    </bitfield>
    <bitfield id="CLKSEL_GPU_HYD_GCLK" width="1" begin="25" end="25" resetval="0" description="Select the source of GPU_HYD_GCLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DPLL_CORE" token="CLKSEL_GPU_HYD_GCLK_0" description="Functional clock is sourced from DPLL_CORE HSDIVIDER"/>
      <bitenum value="1" id="SEL_DPLL_PER" token="CLKSEL_GPU_HYD_GCLK_1" description="Functional clock is sourced from DPLL_PER HSDIVIDER"/>
    </bitfield>
    <bitfield id="CLKSEL_GPU_CORE_GCLK" width="1" begin="24" end="24" resetval="0" description="Select the source of GPU_CORE_GCLK" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_DPLL_CORE" token="CLKSEL_GPU_CORE_GCLK_0" description="Functional clock is sourced from DPLL_CORE HSDIVIDER"/>
      <bitenum value="1" id="SEL_DPLL_PER" token="CLKSEL_GPU_CORE_GCLK_1" description="Functional clock is sourced from DPLL_PER HSDIVIDER"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="STBYST_0_r" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="Standby" token="STBYST_1_r" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Func" token="IDLEST_0_r" description="Module is fully functional, including INTRCONN"/>
      <bitenum value="1" id="Trans" token="IDLEST_1_r" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="Idle" token="IDLEST_2_r" description="Module is in Idle mode (only INTRCONN part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="Disable" token="IDLEST_3_r" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disable by SW. Any INTRCONN access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1_r" description="Reserved"/>
      <bitenum value="2" id="ENABLE" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranted to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="Reserved" token="MODULEMODE_3_r" description="Reserved"/>
    </bitfield>
  </register>
</module>
