"c:/My_Designs/Practica_5/src/Time_Divider.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/Timer_divider_2_Fllip_flop_D.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/Timer_divider_4_Fllip_flop_D.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/FF_D.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/FF_SR.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/FF_JK.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/FF_T.vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/Debounce .vhd" VHDL Practica_5 1 0 0 -02
"c:/My_Designs/Practica_5/src/Tanque_agua.vhd" VHDL Practica_5 1 0 0 -02
. . 0 0 0