// Seed: 701647763
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  uwire id_2;
  assign id_1 = id_1 ==? id_2 === id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output wand  id_0,
    input  wand  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wand  id_4
);
endmodule
module module_3 (
    input  tri  id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri0 id_3
);
  module_2 modCall_1 (
      id_3,
      id_2,
      id_0,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
