<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4862" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4862{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4862{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4862{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4862{left:81px;bottom:979px;letter-spacing:-0.17px;}
#t5_4862{left:138px;bottom:979px;letter-spacing:-0.17px;}
#t6_4862{left:188px;bottom:979px;letter-spacing:-0.15px;}
#t7_4862{left:435px;bottom:979px;letter-spacing:-0.13px;}
#t8_4862{left:528px;bottom:979px;letter-spacing:-0.12px;}
#t9_4862{left:528px;bottom:958px;letter-spacing:-0.12px;}
#ta_4862{left:81px;bottom:933px;letter-spacing:-0.16px;}
#tb_4862{left:138px;bottom:933px;letter-spacing:-0.16px;}
#tc_4862{left:189px;bottom:933px;letter-spacing:-0.16px;}
#td_4862{left:434px;bottom:933px;letter-spacing:-0.13px;}
#te_4862{left:528px;bottom:933px;letter-spacing:-0.13px;}
#tf_4862{left:528px;bottom:912px;letter-spacing:-0.12px;}
#tg_4862{left:81px;bottom:888px;letter-spacing:-0.16px;}
#th_4862{left:138px;bottom:888px;letter-spacing:-0.16px;}
#ti_4862{left:189px;bottom:888px;letter-spacing:-0.13px;}
#tj_4862{left:435px;bottom:888px;letter-spacing:-0.14px;}
#tk_4862{left:528px;bottom:888px;letter-spacing:-0.11px;}
#tl_4862{left:528px;bottom:866px;letter-spacing:-0.11px;}
#tm_4862{left:528px;bottom:849px;letter-spacing:-0.11px;}
#tn_4862{left:528px;bottom:833px;letter-spacing:-0.11px;word-spacing:-0.23px;}
#to_4862{left:528px;bottom:816px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#tp_4862{left:528px;bottom:799px;letter-spacing:-0.11px;}
#tq_4862{left:189px;bottom:774px;letter-spacing:-0.14px;}
#tr_4862{left:528px;bottom:774px;letter-spacing:-0.14px;}
#ts_4862{left:189px;bottom:750px;letter-spacing:-0.16px;}
#tt_4862{left:528px;bottom:750px;letter-spacing:-0.14px;}
#tu_4862{left:528px;bottom:729px;letter-spacing:-0.11px;word-spacing:-0.79px;}
#tv_4862{left:528px;bottom:712px;letter-spacing:-0.11px;}
#tw_4862{left:189px;bottom:687px;}
#tx_4862{left:528px;bottom:687px;letter-spacing:-0.14px;}
#ty_4862{left:189px;bottom:663px;letter-spacing:-0.12px;}
#tz_4862{left:528px;bottom:663px;letter-spacing:-0.15px;}
#t10_4862{left:528px;bottom:642px;letter-spacing:-0.1px;word-spacing:-0.13px;}
#t11_4862{left:81px;bottom:617px;letter-spacing:-0.17px;}
#t12_4862{left:138px;bottom:617px;letter-spacing:-0.17px;}
#t13_4862{left:188px;bottom:617px;letter-spacing:-0.15px;}
#t14_4862{left:435px;bottom:617px;letter-spacing:-0.13px;}
#t15_4862{left:528px;bottom:617px;letter-spacing:-0.11px;}
#t16_4862{left:528px;bottom:596px;letter-spacing:-0.11px;}
#t17_4862{left:81px;bottom:571px;letter-spacing:-0.16px;}
#t18_4862{left:138px;bottom:571px;letter-spacing:-0.17px;}
#t19_4862{left:189px;bottom:571px;letter-spacing:-0.15px;}
#t1a_4862{left:435px;bottom:571px;letter-spacing:-0.16px;}
#t1b_4862{left:528px;bottom:571px;letter-spacing:-0.11px;}
#t1c_4862{left:528px;bottom:550px;letter-spacing:-0.12px;}
#t1d_4862{left:189px;bottom:525px;letter-spacing:-0.12px;}
#t1e_4862{left:528px;bottom:525px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1f_4862{left:528px;bottom:504px;letter-spacing:-0.12px;}
#t1g_4862{left:528px;bottom:483px;letter-spacing:-0.12px;}
#t1h_4862{left:528px;bottom:461px;letter-spacing:-0.12px;}
#t1i_4862{left:528px;bottom:440px;letter-spacing:-0.12px;}
#t1j_4862{left:528px;bottom:419px;letter-spacing:-0.12px;}
#t1k_4862{left:528px;bottom:397px;letter-spacing:-0.11px;}
#t1l_4862{left:189px;bottom:373px;letter-spacing:-0.14px;}
#t1m_4862{left:528px;bottom:373px;letter-spacing:-0.14px;}
#t1n_4862{left:189px;bottom:348px;letter-spacing:-0.14px;}
#t1o_4862{left:528px;bottom:348px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1p_4862{left:189px;bottom:324px;letter-spacing:-0.14px;}
#t1q_4862{left:528px;bottom:324px;letter-spacing:-0.14px;}
#t1r_4862{left:82px;bottom:299px;letter-spacing:-0.15px;}
#t1s_4862{left:138px;bottom:299px;letter-spacing:-0.15px;}
#t1t_4862{left:189px;bottom:299px;letter-spacing:-0.15px;}
#t1u_4862{left:435px;bottom:299px;letter-spacing:-0.16px;}
#t1v_4862{left:528px;bottom:299px;letter-spacing:-0.11px;}
#t1w_4862{left:189px;bottom:275px;letter-spacing:-0.12px;}
#t1x_4862{left:528px;bottom:275px;letter-spacing:-0.12px;}
#t1y_4862{left:189px;bottom:250px;letter-spacing:-0.14px;}
#t1z_4862{left:528px;bottom:250px;letter-spacing:-0.14px;}
#t20_4862{left:189px;bottom:226px;letter-spacing:-0.14px;}
#t21_4862{left:528px;bottom:226px;letter-spacing:-0.13px;}
#t22_4862{left:189px;bottom:202px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_4862{left:528px;bottom:202px;letter-spacing:-0.14px;}
#t24_4862{left:81px;bottom:177px;letter-spacing:-0.17px;}
#t25_4862{left:138px;bottom:177px;letter-spacing:-0.17px;}
#t26_4862{left:188px;bottom:177px;letter-spacing:-0.15px;}
#t27_4862{left:435px;bottom:177px;letter-spacing:-0.14px;}
#t28_4862{left:528px;bottom:177px;letter-spacing:-0.11px;}
#t29_4862{left:528px;bottom:156px;letter-spacing:-0.13px;}
#t2a_4862{left:189px;bottom:131px;letter-spacing:-0.14px;}
#t2b_4862{left:528px;bottom:131px;letter-spacing:-0.11px;}
#t2c_4862{left:528px;bottom:114px;letter-spacing:-0.13px;}
#t2d_4862{left:122px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t2e_4862{left:207px;bottom:1086px;letter-spacing:0.13px;}
#t2f_4862{left:271px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2g_4862{left:595px;bottom:1068px;letter-spacing:0.12px;}
#t2h_4862{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2i_4862{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2j_4862{left:225px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2k_4862{left:244px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2l_4862{left:457px;bottom:1028px;letter-spacing:-0.16px;}
#t2m_4862{left:641px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2n_4862{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2o_4862{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_4862{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4862{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4862{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4862{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4862{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4862" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4862Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4862" style="-webkit-user-select: none;"><object width="935" height="1210" data="4862/4862.svg" type="image/svg+xml" id="pdf4862" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4862" class="t s1_4862">2-340 </span><span id="t2_4862" class="t s1_4862">Vol. 4 </span>
<span id="t3_4862" class="t s2_4862">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4862" class="t s3_4862">61BH </span><span id="t5_4862" class="t s3_4862">1563 </span><span id="t6_4862" class="t s3_4862">MSR_DRAM_PERF_STATUS </span><span id="t7_4862" class="t s3_4862">Package </span><span id="t8_4862" class="t s3_4862">DRAM Performance Throttling Status (R/O) </span>
<span id="t9_4862" class="t s3_4862">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="ta_4862" class="t s3_4862">61CH </span><span id="tb_4862" class="t s3_4862">1564 </span><span id="tc_4862" class="t s3_4862">MSR_DRAM_POWER_INFO </span><span id="td_4862" class="t s3_4862">Package </span><span id="te_4862" class="t s3_4862">DRAM RAPL Parameters (R/W) </span>
<span id="tf_4862" class="t s3_4862">See Section 15.10.5, “DRAM RAPL Domain.” </span>
<span id="tg_4862" class="t s3_4862">620H </span><span id="th_4862" class="t s3_4862">1568 </span><span id="ti_4862" class="t s3_4862">MSR UNCORE_RATIO_LIMIT </span><span id="tj_4862" class="t s3_4862">Package </span><span id="tk_4862" class="t s3_4862">Uncore Ratio Limit (R/W) </span>
<span id="tl_4862" class="t s3_4862">Out of reset, the min_ratio and max_ratio fields </span>
<span id="tm_4862" class="t s3_4862">represent the widest possible range of uncore </span>
<span id="tn_4862" class="t s3_4862">frequencies. Writing to these fields allows software to </span>
<span id="to_4862" class="t s3_4862">control the minimum and the maximum frequency that </span>
<span id="tp_4862" class="t s3_4862">hardware will select. </span>
<span id="tq_4862" class="t s3_4862">63:15 </span><span id="tr_4862" class="t s3_4862">Reserved </span>
<span id="ts_4862" class="t s3_4862">14:8 </span><span id="tt_4862" class="t s3_4862">MIN_RATIO </span>
<span id="tu_4862" class="t s3_4862">Writing to this field controls the minimum possible ratio </span>
<span id="tv_4862" class="t s3_4862">of the LLC/Ring. </span>
<span id="tw_4862" class="t s3_4862">7 </span><span id="tx_4862" class="t s3_4862">Reserved </span>
<span id="ty_4862" class="t s3_4862">6:0 </span><span id="tz_4862" class="t s3_4862">MAX_RATIO </span>
<span id="t10_4862" class="t s3_4862">This field is used to limit the max ratio of the LLC/Ring. </span>
<span id="t11_4862" class="t s3_4862">639H </span><span id="t12_4862" class="t s3_4862">1593 </span><span id="t13_4862" class="t s3_4862">MSR_PP0_ENERGY_STATUS </span><span id="t14_4862" class="t s3_4862">Package </span><span id="t15_4862" class="t s3_4862">Reserved (R/O) </span>
<span id="t16_4862" class="t s3_4862">Reads return 0. </span>
<span id="t17_4862" class="t s3_4862">C8DH </span><span id="t18_4862" class="t s3_4862">3213 </span><span id="t19_4862" class="t s3_4862">IA32_QM_EVTSEL </span><span id="t1a_4862" class="t s3_4862">THREAD </span><span id="t1b_4862" class="t s3_4862">Monitoring Event Select Register (R/W) </span>
<span id="t1c_4862" class="t s3_4862">If CPUID.(EAX=07H, ECX=0):EBX.RDT-M[bit 12] = 1. </span>
<span id="t1d_4862" class="t s3_4862">7:0 </span><span id="t1e_4862" class="t s3_4862">EventID (R/W) </span>
<span id="t1f_4862" class="t s3_4862">Event encoding: </span>
<span id="t1g_4862" class="t s3_4862">0x00: No monitoring. </span>
<span id="t1h_4862" class="t s3_4862">0x01: L3 occupancy monitoring. </span>
<span id="t1i_4862" class="t s3_4862">0x02: Total memory bandwidth monitoring. </span>
<span id="t1j_4862" class="t s3_4862">0x03: Local memory bandwidth monitoring. </span>
<span id="t1k_4862" class="t s3_4862">All other encoding reserved. </span>
<span id="t1l_4862" class="t s3_4862">31:8 </span><span id="t1m_4862" class="t s3_4862">Reserved </span>
<span id="t1n_4862" class="t s3_4862">41:32 </span><span id="t1o_4862" class="t s3_4862">RMID (R/W) </span>
<span id="t1p_4862" class="t s3_4862">63:42 </span><span id="t1q_4862" class="t s3_4862">Reserved </span>
<span id="t1r_4862" class="t s3_4862">C8FH </span><span id="t1s_4862" class="t s3_4862">3215 </span><span id="t1t_4862" class="t s3_4862">IA32_PQR_ASSOC </span><span id="t1u_4862" class="t s3_4862">THREAD </span><span id="t1v_4862" class="t s3_4862">Resource Association Register (R/W) </span>
<span id="t1w_4862" class="t s3_4862">9:0 </span><span id="t1x_4862" class="t s3_4862">RMID </span>
<span id="t1y_4862" class="t s3_4862">31:10 </span><span id="t1z_4862" class="t s3_4862">Reserved </span>
<span id="t20_4862" class="t s3_4862">51:32 </span><span id="t21_4862" class="t s3_4862">COS (R/W) </span>
<span id="t22_4862" class="t s3_4862">63: 52 </span><span id="t23_4862" class="t s3_4862">Reserved </span>
<span id="t24_4862" class="t s3_4862">C90H </span><span id="t25_4862" class="t s3_4862">3216 </span><span id="t26_4862" class="t s3_4862">IA32_L3_QOS_MASK_0 </span><span id="t27_4862" class="t s3_4862">Package </span><span id="t28_4862" class="t s3_4862">L3 Class Of Service Mask - COS 0 (R/W) </span>
<span id="t29_4862" class="t s3_4862">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] &gt;=0. </span>
<span id="t2a_4862" class="t s3_4862">0:19 </span><span id="t2b_4862" class="t s3_4862">CBM: Bit vector of available L3 ways for COS 0 </span>
<span id="t2c_4862" class="t s3_4862">enforcement. </span>
<span id="t2d_4862" class="t s4_4862">Table 2-50. </span><span id="t2e_4862" class="t s4_4862">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t2f_4862" class="t s4_4862">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t2g_4862" class="t s4_4862">(Contd.) </span>
<span id="t2h_4862" class="t s5_4862">Register </span>
<span id="t2i_4862" class="t s5_4862">Address </span><span id="t2j_4862" class="t s5_4862">Register Name / Bit Fields </span>
<span id="t2k_4862" class="t s5_4862">(Former MSR Name) </span>
<span id="t2l_4862" class="t s5_4862">Scope </span><span id="t2m_4862" class="t s5_4862">Bit Description </span>
<span id="t2n_4862" class="t s5_4862">Hex </span><span id="t2o_4862" class="t s5_4862">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
