// -x tdcc:dump-fsm -d static-promotion -d post-opt -d lower -d group2invoke -b none
import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(is_valid: 1) -> () {
  cells {
    is_even = std_reg(1);
    is_not_zero = std_reg(1);
    r = std_reg(32);
    r1 = std_reg(1);
  }
  wires {
    group one {
      is_not_zero.in = 1'd0;
      is_not_zero.write_en = 1'd0;
      one[done] = is_not_zero.done;
    }
    group two {
      r.in = 32'd0;
      r.write_en = 1'd0;
      two[done] = r.done;
    }
  }
  control {
    while r1.out {
      if is_even.out {
        one;
      } else {
        two;
      }
    }
  }
}
