Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Aug 21 12:09:54 2023
| Host         : MBQD-WS-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree    1           
TIMING-6   Critical Warning  No common primary clock between related clocks        2           
TIMING-7   Critical Warning  No common node between related clocks                 2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin             1           
TIMING-16  Warning           Large setup violation                                 782         
TIMING-18  Warning           Missing input or output delay                         46          
XDCC-4     Warning           User Clock constraint overwritten with the same name  2           
XDCC-5     Warning           User Non-Timing constraint/property overwritten       4           
XDCC-8     Warning           User Clock constraint overwritten on the same source  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.300    -3169.371                   1037                 5015        0.022        0.000                      0                 5001        1.845        0.000                       0                  2417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
adc_clk                              {0.000 4.000}        8.000           125.000         
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
rx_clk                               {0.000 2.000}        4.000           250.000         
system_i/ADC/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0        {1.750 3.750}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                   -9.300    -2221.020                    437                  854        0.140        0.000                      0                  840        3.500        0.000                       0                   820  
clk_fpga_0                                10.390        0.000                      0                 3413        0.022        0.000                      0                 3413        9.020        0.000                       0                  1589  
system_i/ADC/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                          1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -5.234     -945.162                    579                  738        0.224        0.000                      0                  738  
adc_clk       clk_fpga_0         -0.396       -3.188                     21                   24        0.499        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_fpga_0                                                
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    
(none)                                                    adc_clk                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :          437  Failing Endpoints,  Worst Slack       -9.300ns,  Total Violation    -2221.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.300ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.166ns  (logic 11.153ns (64.972%)  route 6.013ns (35.028%))
  Logic Levels:           29  (CARRY4=21 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.763    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.097 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.097    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_6
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[61]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -22.097    
  -------------------------------------------------------------------
                         slack                                 -9.300    

Slack (VIOLATED) :        -9.279ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.145ns  (logic 11.132ns (64.929%)  route 6.013ns (35.071%))
  Logic Levels:           29  (CARRY4=21 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.763    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.076 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.076    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_4
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -22.076    
  -------------------------------------------------------------------
                         slack                                 -9.279    

Slack (VIOLATED) :        -9.205ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.071ns  (logic 11.058ns (64.777%)  route 6.013ns (35.223%))
  Logic Levels:           29  (CARRY4=21 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.763    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.002 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.002    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_5
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[62]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -22.002    
  -------------------------------------------------------------------
                         slack                                 -9.205    

Slack (VIOLATED) :        -9.189ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.055ns  (logic 11.042ns (64.744%)  route 6.013ns (35.256%))
  Logic Levels:           29  (CARRY4=21 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.763 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.763    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.986 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.986    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[63]_i_1_n_7
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y36         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y36         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[60]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -21.986    
  -------------------------------------------------------------------
                         slack                                 -9.189    

Slack (VIOLATED) :        -9.186ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.052ns  (logic 11.039ns (64.738%)  route 6.013ns (35.262%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.983 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.983    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_6
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -21.983    
  -------------------------------------------------------------------
                         slack                                 -9.186    

Slack (VIOLATED) :        -9.165ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.031ns  (logic 11.018ns (64.694%)  route 6.013ns (35.306%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.962 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.962    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_4
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[59]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 -9.165    

Slack (VIOLATED) :        -9.091ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.957ns  (logic 10.944ns (64.540%)  route 6.013ns (35.460%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.888 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.888    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_5
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[58]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -21.888    
  -------------------------------------------------------------------
                         slack                                 -9.091    

Slack (VIOLATED) :        -9.075ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.941ns  (logic 10.928ns (64.507%)  route 6.013ns (35.493%))
  Logic Levels:           28  (CARRY4=20 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.649 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.649    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.872 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.872    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[57]_i_1_n_7
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.495    12.407    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y35         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]/C
                         clock pessimism              0.364    12.771    
                         clock uncertainty           -0.035    12.736    
    SLICE_X33Y35         FDRE (Setup_fdre_C_D)        0.062    12.798    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[56]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -21.872    
  -------------------------------------------------------------------
                         slack                                 -9.075    

Slack (VIOLATED) :        -9.073ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.938ns  (logic 10.925ns (64.500%)  route 6.013ns (35.500%))
  Logic Levels:           27  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.869 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.869    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_6
    SLICE_X33Y34         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.494    12.406    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    12.797    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[53]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 -9.073    

Slack (VIOLATED) :        -9.052ns  (required time - arrival time)
  Source:                 system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        16.917ns  (logic 10.904ns (64.456%)  route 6.013ns (35.544%))
  Logic Levels:           27  (CARRY4=19 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 12.406 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.770     4.932    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=2, routed)           1.485     6.934    system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg_n_0_[1]
    SLICE_X35Y33         LUT1 (Prop_lut1_I0_O)        0.180     7.114 r  system_i/ADC/axis_red_pitaya_adc_0/inst/m_axis_tdata[1]_INST_0/O
                         net (fo=1, routed)           0.190     7.303    system_i/Input_Processing/low_pass_0/inst/lopt_8
    SLICE_X34Y33         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.823 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.823    system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__10_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.146 r  system_i/Input_Processing/low_pass_0/inst/V_out_a3_carry__11/O[1]
                         net (fo=1, routed)           0.725     8.872    system_i/Input_Processing/low_pass_0/inst/V_out_a3[50]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.218    13.090 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2/PCOUT[47]
                         net (fo=1, routed)           0.002    13.092    system_i/Input_Processing/low_pass_0/inst/V_out_a2_n_106
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.610 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2__0/P[0]
                         net (fo=1, routed)           0.769    15.379    system_i/Input_Processing/low_pass_0/inst/V_out_a2__0_n_105
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.124    15.503 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2/O
                         net (fo=1, routed)           0.000    15.503    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_i_2_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.901 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.901    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__3_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.015 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.015    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__4_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.129 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.129    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__5_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.368 r  system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6/O[2]
                         net (fo=130, routed)         0.788    17.156    system_i/Input_Processing/low_pass_0/inst/V_out_a2_carry__6_n_5
    SLICE_X27Y25         LUT6 (Prop_lut6_I0_O)        0.302    17.458 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28/O
                         net (fo=4, routed)           0.813    18.271    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_28_n_0
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.395 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13/O
                         net (fo=3, routed)           0.632    19.027    system_i/Input_Processing/low_pass_0/inst/V_out_a[0]_i_13_n_0
    SLICE_X31Y22         LUT3 (Prop_lut3_I2_O)        0.124    19.151 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8/O
                         net (fo=2, routed)           0.600    19.750    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_8_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    19.874 r  system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3/O
                         net (fo=1, routed)           0.000    19.874    system_i/Input_Processing/low_pass_0/inst/V_out_a[4]_i_3_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    20.272 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.272    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[4]_i_1_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.386    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[8]_i_1_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009    20.509    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[12]_i_1_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.623 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.623    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[16]_i_1_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.737 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.737    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[20]_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.851 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.851    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[24]_i_1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.965 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.965    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[28]_i_1_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.079 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.079    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[32]_i_1_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.193 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.193    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[36]_i_1_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.307 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.307    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[40]_i_1_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.421 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.421    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[47]_i_1_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.535 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.535    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[51]_i_1_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.848 r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.848    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]_i_1_n_4
    SLICE_X33Y34         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.494    12.406    system_i/Input_Processing/low_pass_0/inst/clk
    SLICE_X33Y34         FDRE                                         r  system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]/C
                         clock pessimism              0.364    12.770    
                         clock uncertainty           -0.035    12.735    
    SLICE_X33Y34         FDRE (Setup_fdre_C_D)        0.062    12.797    system_i/Input_Processing/low_pass_0/inst/V_out_a_reg[55]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -21.848    
  -------------------------------------------------------------------
                         slack                                 -9.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/calibrate_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intermediate_out2_reg[63]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.962%)  route 0.314ns (60.038%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/PI_ctrl_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/PI_ctrl_0/inst/calibrate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.775 f  system_i/PI_ctrl_0/inst/calibrate_reg/Q
                         net (fo=78, routed)          0.314     2.089    system_i/PI_ctrl_0/inst/led[2]
    SLICE_X20Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.134 r  system_i/PI_ctrl_0/inst/intermediate_out1[63]_i_2/O
                         net (fo=2, routed)           0.000     2.134    system_i/PI_ctrl_0/inst/intermediate_out1[63]_i_2_n_0
    SLICE_X20Y33         FDSE                                         r  system_i/PI_ctrl_0/inst/intermediate_out2_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.823     1.969    system_i/PI_ctrl_0/inst/clk
    SLICE_X20Y33         FDSE                                         r  system_i/PI_ctrl_0/inst/intermediate_out2_reg[63]/C
                         clock pessimism             -0.095     1.874    
    SLICE_X20Y33         FDSE (Hold_fdse_C_D)         0.121     1.995    system_i/PI_ctrl_0/inst/intermediate_out2_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/Voltage_Holder_0/inst/outdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Selector_0/inst/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.090%)  route 0.118ns (38.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.561     1.616    system_i/Voltage_Holder_0/inst/clk
    SLICE_X26Y38         FDRE                                         r  system_i/Voltage_Holder_0/inst/outdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  system_i/Voltage_Holder_0/inst/outdata_reg[7]/Q
                         net (fo=1, routed)           0.118     1.876    system_i/Selector_0/inst/S_AXIS_tdata_2[7]
    SLICE_X28Y38         LUT4 (Prop_lut4_I1_O)        0.045     1.921 r  system_i/Selector_0/inst/out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.921    system_i/Selector_0/inst/p_1_in[7]
    SLICE_X28Y38         FDRE                                         r  system_i/Selector_0/inst/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.829     1.975    system_i/Selector_0/inst/clk
    SLICE_X28Y38         FDRE                                         r  system_i/Selector_0/inst/out_reg[7]/C
                         clock pessimism             -0.324     1.651    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.121     1.772    system_i/Selector_0/inst/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/out1_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Voltage_Holder_1/inst/outdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/PI_ctrl_0/inst/clk
    SLICE_X23Y35         FDSE                                         r  system_i/PI_ctrl_0/inst/out1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDSE (Prop_fdse_C_Q)         0.141     1.752 r  system_i/PI_ctrl_0/inst/out1_reg[5]/Q
                         net (fo=1, routed)           0.099     1.851    system_i/Voltage_Holder_1/inst/S_AXIS_tdata[5]
    SLICE_X24Y36         FDRE                                         r  system_i/Voltage_Holder_1/inst/outdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.823     1.969    system_i/Voltage_Holder_1/inst/clk
    SLICE_X24Y36         FDRE                                         r  system_i/Voltage_Holder_1/inst/outdata_reg[5]/C
                         clock pessimism             -0.343     1.626    
    SLICE_X24Y36         FDRE (Hold_fdre_C_D)         0.059     1.685    system_i/Voltage_Holder_1/inst/outdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/Voltage_Holder_0/inst/outdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Selector_0/inst/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.375%)  route 0.150ns (44.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.562     1.617    system_i/Voltage_Holder_0/inst/clk
    SLICE_X27Y41         FDRE                                         r  system_i/Voltage_Holder_0/inst/outdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/Voltage_Holder_0/inst/outdata_reg[8]/Q
                         net (fo=1, routed)           0.150     1.908    system_i/Selector_0/inst/S_AXIS_tdata_2[8]
    SLICE_X28Y41         LUT4 (Prop_lut4_I1_O)        0.045     1.953 r  system_i/Selector_0/inst/out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.953    system_i/Selector_0/inst/p_1_in[8]
    SLICE_X28Y41         FDRE                                         r  system_i/Selector_0/inst/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.830     1.976    system_i/Selector_0/inst/clk
    SLICE_X28Y41         FDRE                                         r  system_i/Selector_0/inst/out_reg[8]/C
                         clock pessimism             -0.324     1.652    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.121     1.773    system_i/Selector_0/inst/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/Voltage_Holder_0/inst/outdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Selector_0/inst/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.561     1.616    system_i/Voltage_Holder_0/inst/clk
    SLICE_X28Y39         FDRE                                         r  system_i/Voltage_Holder_0/inst/outdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y39         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/Voltage_Holder_0/inst/outdata_reg[6]/Q
                         net (fo=1, routed)           0.082     1.862    system_i/Selector_0/inst/S_AXIS_tdata_2[6]
    SLICE_X29Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.907 r  system_i/Selector_0/inst/out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.907    system_i/Selector_0/inst/p_1_in[6]
    SLICE_X29Y39         FDRE                                         r  system_i/Selector_0/inst/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.829     1.975    system_i/Selector_0/inst/clk
    SLICE_X29Y39         FDRE                                         r  system_i/Selector_0/inst/out_reg[6]/C
                         clock pessimism             -0.346     1.629    
    SLICE_X29Y39         FDRE (Hold_fdre_C_D)         0.091     1.720    system_i/Selector_0/inst/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 system_i/Voltage_Holder_0/inst/outdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/Selector_0/inst/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.562     1.617    system_i/Voltage_Holder_0/inst/clk
    SLICE_X28Y42         FDRE                                         r  system_i/Voltage_Holder_0/inst/outdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDRE (Prop_fdre_C_Q)         0.164     1.781 r  system_i/Voltage_Holder_0/inst/outdata_reg[12]/Q
                         net (fo=1, routed)           0.082     1.863    system_i/Selector_0/inst/S_AXIS_tdata_2[12]
    SLICE_X29Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.908 r  system_i/Selector_0/inst/out[12]_i_1/O
                         net (fo=1, routed)           0.000     1.908    system_i/Selector_0/inst/p_1_in[12]
    SLICE_X29Y42         FDRE                                         r  system_i/Selector_0/inst/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.830     1.976    system_i/Selector_0/inst/clk
    SLICE_X29Y42         FDRE                                         r  system_i/Selector_0/inst/out_reg[12]/C
                         clock pessimism             -0.346     1.630    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.091     1.721    system_i/Selector_0/inst/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/deriv_store_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PI_ctrl_0/inst/deriv_mult_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.249ns (80.717%)  route 0.059ns (19.283%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.557     1.612    system_i/PI_ctrl_0/inst/clk
    SLICE_X27Y17         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_store_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/PI_ctrl_0/inst/deriv_store_reg[11]/Q
                         net (fo=1, routed)           0.059     1.813    system_i/PI_ctrl_0/inst/deriv_store[11]
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.858 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__1_i_1/O
                         net (fo=1, routed)           0.000     1.858    system_i/PI_ctrl_0/inst/deriv_mult1_carry__1_i_1_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.921 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.921    system_i/PI_ctrl_0/inst/deriv_mult1[11]
    SLICE_X26Y17         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.823     1.969    system_i/PI_ctrl_0/inst/clk
    SLICE_X26Y17         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[19]/C
                         clock pessimism             -0.344     1.625    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.105     1.730    system_i/PI_ctrl_0/inst/deriv_mult_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/deriv_store_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PI_ctrl_0/inst/deriv_mult_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.252ns (81.204%)  route 0.058ns (18.796%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.555     1.610    system_i/PI_ctrl_0/inst/clk
    SLICE_X27Y19         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_store_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/PI_ctrl_0/inst/deriv_store_reg[18]/Q
                         net (fo=1, routed)           0.058     1.810    system_i/PI_ctrl_0/inst/deriv_store[18]
    SLICE_X26Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.855 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.855    system_i/PI_ctrl_0/inst/deriv_mult1_carry__3_i_2_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.921 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.921    system_i/PI_ctrl_0/inst/deriv_mult1[18]
    SLICE_X26Y19         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.821     1.967    system_i/PI_ctrl_0/inst/clk
    SLICE_X26Y19         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[26]/C
                         clock pessimism             -0.344     1.623    
    SLICE_X26Y19         FDRE (Hold_fdre_C_D)         0.105     1.728    system_i/PI_ctrl_0/inst/deriv_mult_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/deriv_store_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PI_ctrl_0/inst/deriv_mult_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.252ns (81.204%)  route 0.058ns (18.796%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.554     1.609    system_i/PI_ctrl_0/inst/clk
    SLICE_X27Y20         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_store_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y20         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  system_i/PI_ctrl_0/inst/deriv_store_reg[22]/Q
                         net (fo=1, routed)           0.058     1.809    system_i/PI_ctrl_0/inst/deriv_store[22]
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__4_i_2/O
                         net (fo=1, routed)           0.000     1.854    system_i/PI_ctrl_0/inst/deriv_mult1_carry__4_i_2_n_0
    SLICE_X26Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.920 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.920    system_i/PI_ctrl_0/inst/deriv_mult1[22]
    SLICE_X26Y20         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.820     1.966    system_i/PI_ctrl_0/inst/clk
    SLICE_X26Y20         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[30]/C
                         clock pessimism             -0.344     1.622    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.105     1.727    system_i/PI_ctrl_0/inst/deriv_mult_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/deriv_store_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PI_ctrl_0/inst/deriv_mult_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.256ns (81.403%)  route 0.058ns (18.597%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.557     1.612    system_i/PI_ctrl_0/inst/clk
    SLICE_X27Y17         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_store_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  system_i/PI_ctrl_0/inst/deriv_store_reg[8]/Q
                         net (fo=1, routed)           0.058     1.812    system_i/PI_ctrl_0/inst/deriv_store[8]
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.045     1.857 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.857    system_i/PI_ctrl_0/inst/deriv_mult1_carry__1_i_4_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  system_i/PI_ctrl_0/inst/deriv_mult1_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.927    system_i/PI_ctrl_0/inst/deriv_mult1[8]
    SLICE_X26Y17         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.823     1.969    system_i/PI_ctrl_0/inst/clk
    SLICE_X26Y17         FDRE                                         r  system_i/PI_ctrl_0/inst/deriv_mult_reg[16]/C
                         clock pessimism             -0.344     1.625    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.105     1.730    system_i/PI_ctrl_0/inst/deriv_mult_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/ADC/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y36   system_i/Add_0/inst/a_data_sum_out_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y36   system_i/Add_0/inst/a_data_sum_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y36   system_i/Add_0/inst/a_data_sum_out_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X25Y36   system_i/Add_0/inst/a_data_sum_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y38   system_i/Add_0/inst/a_data_sum_out_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.390ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 1.180ns (12.652%)  route 8.147ns (87.348%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.406    10.034    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    10.360 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.670    11.030    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.154 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           1.038    12.192    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X10Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.316 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    12.316    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.506    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X10Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.079    22.706    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                 10.390    

Slack (MET) :             10.406ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.180ns (12.738%)  route 8.084ns (87.262%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.406    10.034    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    10.360 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.670    11.030    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.154 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.975    12.129    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X11Y41         LUT4 (Prop_lut4_I2_O)        0.124    12.253 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    12.253    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[1]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.506    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X11Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.032    22.659    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         22.659    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                 10.406    

Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 1.180ns (12.745%)  route 8.079ns (87.255%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.406    10.034    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    10.360 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.670    11.030    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.154 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.970    12.124    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X11Y41         LUT4 (Prop_lut4_I2_O)        0.124    12.248 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    12.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[0]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.506    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X11Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.031    22.658    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         22.658    
                         arrival time                         -12.248    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             10.423ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 1.180ns (12.698%)  route 8.113ns (87.302%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         3.883     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.148     7.476 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2/O
                         net (fo=23, routed)          1.857     9.334    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]_2
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.328     9.662 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_7/O
                         net (fo=1, routed)           1.023    10.685    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_7_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.809 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_2/O
                         net (fo=2, routed)           1.349    12.158    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rvalid_3_sn_1
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.124    12.282 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000    12.282    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_1_n_0
    SLICE_X10Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.505    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)        0.079    22.705    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                 10.423    

Slack (MET) :             10.424ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 1.205ns (12.973%)  route 8.084ns (87.027%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.406    10.034    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    10.360 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.670    11.030    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.154 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.975    12.129    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d0[0]
    SLICE_X11Y41         LUT4 (Prop_lut4_I2_O)        0.149    12.278 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1/O
                         net (fo=1, routed)           0.000    12.278    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.506    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X11Y41         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.075    22.702    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                 10.424    

Slack (MET) :             10.425ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 1.180ns (12.767%)  route 8.063ns (87.233%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.281     9.909    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I1_O)        0.326    10.235 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_7/O
                         net (fo=2, routed)           0.952    11.188    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_7_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.796    12.108    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[0]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124    12.232 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000    12.232    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.505    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.031    22.657    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         22.657    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                 10.425    

Slack (MET) :             10.441ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.271ns  (logic 1.208ns (13.030%)  route 8.063ns (86.970%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.281     9.909    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X11Y36         LUT5 (Prop_lut5_I1_O)        0.326    10.235 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_7/O
                         net (fo=2, routed)           0.952    11.188    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_7_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.124    11.312 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[1]_i_2/O
                         net (fo=2, routed)           0.796    12.108    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d0[0]
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.152    12.260 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000    12.260    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1_n_0
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.505    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X11Y40         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X11Y40         FDRE (Setup_fdre_C_D)        0.075    22.701    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         22.701    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                 10.441    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 1.180ns (13.065%)  route 7.852ns (86.935%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         4.033     7.478    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.150     7.628 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]_i_3/O
                         net (fo=25, routed)          2.406    10.034    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_3_0
    SLICE_X10Y37         LUT5 (Prop_lut5_I1_O)        0.326    10.360 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6/O
                         net (fo=1, routed)           0.670    11.030    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_6_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.124    11.154 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[2]_i_4/O
                         net (fo=5, routed)           0.743    11.897    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d0[0]
    SLICE_X11Y42         LUT6 (Prop_lut6_I1_O)        0.124    12.021 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    12.021    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_1_n_0
    SLICE_X11Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.506    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X11Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv/C
                         clock pessimism              0.230    22.929    
                         clock uncertainty           -0.302    22.627    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    22.656    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_inv
  -------------------------------------------------------------------
                         required time                         22.656    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.637ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 1.208ns (13.270%)  route 7.895ns (86.730%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         3.883     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.148     7.476 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2/O
                         net (fo=23, routed)          2.221     9.697    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]_2
    SLICE_X13Y30         LUT6 (Prop_lut6_I4_O)        0.328    10.025 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_3/O
                         net (fo=1, routed)           0.768    10.793    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_3_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I4_O)        0.124    10.917 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1/O
                         net (fo=2, routed)           1.023    11.940    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]_i_1_n_0
    SLICE_X9Y32          LUT3 (Prop_lut3_I0_O)        0.152    12.092 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[11]_i_1/O
                         net (fo=1, routed)           0.000    12.092    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[11]
    SLICE_X9Y32          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.499    22.691    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y32          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                         clock pessimism              0.264    22.956    
                         clock uncertainty           -0.302    22.654    
    SLICE_X9Y32          FDRE (Setup_fdre_C_D)        0.075    22.729    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         22.729    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 10.637    

Slack (MET) :             10.750ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 1.180ns (13.159%)  route 7.788ns (86.841%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.681     2.989    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X9Y43          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     3.445 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=134, routed)         3.883     7.328    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[2]
    SLICE_X4Y31          LUT4 (Prop_lut4_I2_O)        0.148     7.476 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]_i_2/O
                         net (fo=23, routed)          1.857     9.334    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[1]_2
    SLICE_X10Y35         LUT5 (Prop_lut5_I1_O)        0.328     9.662 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_7/O
                         net (fo=1, routed)           1.023    10.685    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_7_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124    10.809 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_valid_i_i_2/O
                         net (fo=2, routed)           1.024    11.833    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_reg_0
    SLICE_X10Y39         LUT6 (Prop_lut6_I2_O)        0.124    11.957 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000    11.957    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0
    SLICE_X10Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.505    22.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X10Y39         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg/C
                         clock pessimism              0.230    22.928    
                         clock uncertainty           -0.302    22.626    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)        0.081    22.707    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         22.707    
                         arrival time                         -11.957    
  -------------------------------------------------------------------
                         slack                                 10.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.899%)  route 0.172ns (45.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.567     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.172     1.243    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X9Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.288 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.288    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.128%)  route 0.217ns (53.872%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.217     1.285    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X2Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.330 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.330    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.853     1.223    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.209ns (51.681%)  route 0.195ns (48.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.195     1.284    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[29]
    SLICE_X1Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.329 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.329    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.851     1.221    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.246ns (55.053%)  route 0.201ns (44.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.583     0.924    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.201     1.272    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[26]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.098     1.370 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000     1.370    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.851     1.221    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.120     1.312    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.779%)  route 0.242ns (63.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.242     1.308    system_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.211     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.732%)  route 0.220ns (63.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.583     0.924    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.128     1.052 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.220     1.272    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y42          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.154     1.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.546%)  route 0.176ns (55.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.564     0.905    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y39          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.176     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.672%)  route 0.260ns (61.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.567     0.908    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=3, routed)           0.260     1.332    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_0[3]
    SLICE_X6Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.059     1.234    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X24Y35   system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y40   system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y39    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/ADC/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/ADC/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 1.750 3.750 }
Period(ns):         4.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/ADC/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/ADC/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          579  Failing Endpoints,  Worst Slack       -5.234ns,  Total Violation     -945.162ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.234ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMax_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.277ns  (logic 1.014ns (9.866%)  route 9.263ns (90.134%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 28.398 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664    22.972    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    23.490 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=12, routed)          3.778    27.268    system_i/PI_ctrl_0/inst/pi_config[11]
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    27.392 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_4/O
                         net (fo=2, routed)           0.513    27.904    system_i/PI_ctrl_0/inst/intLimMin[26]_i_4_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    28.028 r  system_i/PI_ctrl_0/inst/intLimMin[22]_i_3/O
                         net (fo=2, routed)           1.094    29.122    system_i/PI_ctrl_0/inst/intLimMin[22]_i_3_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.124    29.246 r  system_i/PI_ctrl_0/inst/intLimMin[20]_i_2/O
                         net (fo=2, routed)           1.490    30.736    system_i/PI_ctrl_0/inst/intLimMin[20]_i_2_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.124    30.860 r  system_i/PI_ctrl_0/inst/intLimMin[19]_i_1/O
                         net (fo=2, routed)           2.389    33.249    system_i/PI_ctrl_0/inst/p_0_in[19]
    SLICE_X15Y23         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.486    28.398    system_i/PI_ctrl_0/inst/clk
    SLICE_X15Y23         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[19]/C
                         clock pessimism              0.000    28.398    
                         clock uncertainty           -0.302    28.096    
    SLICE_X15Y23         FDRE (Setup_fdre_C_D)       -0.081    28.015    system_i/PI_ctrl_0/inst/intLimMax_reg[19]
  -------------------------------------------------------------------
                         required time                         28.015    
                         arrival time                         -33.249    
  -------------------------------------------------------------------
                         slack                                 -5.234    

Slack (VIOLATED) :        -5.177ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.226ns  (logic 1.014ns (9.915%)  route 9.212ns (90.085%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 28.404 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664    22.972    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    23.490 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=12, routed)          3.778    27.268    system_i/PI_ctrl_0/inst/pi_config[11]
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    27.392 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_4/O
                         net (fo=2, routed)           0.513    27.904    system_i/PI_ctrl_0/inst/intLimMin[26]_i_4_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I5_O)        0.124    28.028 r  system_i/PI_ctrl_0/inst/intLimMin[22]_i_3/O
                         net (fo=2, routed)           1.094    29.122    system_i/PI_ctrl_0/inst/intLimMin[22]_i_3_n_0
    SLICE_X12Y27         LUT3 (Prop_lut3_I2_O)        0.124    29.246 r  system_i/PI_ctrl_0/inst/intLimMin[20]_i_2/O
                         net (fo=2, routed)           1.490    30.736    system_i/PI_ctrl_0/inst/intLimMin[20]_i_2_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I3_O)        0.124    30.860 r  system_i/PI_ctrl_0/inst/intLimMin[19]_i_1/O
                         net (fo=2, routed)           2.338    33.198    system_i/PI_ctrl_0/inst/p_0_in[19]
    SLICE_X11Y23         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.492    28.404    system_i/PI_ctrl_0/inst/clk
    SLICE_X11Y23         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[19]/C
                         clock pessimism              0.000    28.404    
                         clock uncertainty           -0.302    28.102    
    SLICE_X11Y23         FDRE (Setup_fdre_C_D)       -0.081    28.021    system_i/PI_ctrl_0/inst/intLimMin_reg[19]
  -------------------------------------------------------------------
                         required time                         28.021    
                         arrival time                         -33.198    
  -------------------------------------------------------------------
                         slack                                 -5.177    

Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.194ns  (logic 1.242ns (12.184%)  route 8.952ns (87.816%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 28.397 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664    22.972    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    23.490 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=12, routed)          3.778    27.268    system_i/PI_ctrl_0/inst/pi_config[11]
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    27.392 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_4/O
                         net (fo=2, routed)           0.510    27.901    system_i/PI_ctrl_0/inst/intLimMin[26]_i_4_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I0_O)        0.124    28.025 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_3/O
                         net (fo=2, routed)           1.715    29.740    system_i/PI_ctrl_0/inst/intLimMin[26]_i_3_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.150    29.890 r  system_i/PI_ctrl_0/inst/intLimMin[24]_i_2/O
                         net (fo=2, routed)           1.138    31.027    system_i/PI_ctrl_0/inst/intLimMin[24]_i_2_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.326    31.353 r  system_i/PI_ctrl_0/inst/intLimMin[24]_i_1/O
                         net (fo=2, routed)           1.812    33.166    system_i/PI_ctrl_0/inst/p_0_in[24]
    SLICE_X16Y26         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.485    28.397    system_i/PI_ctrl_0/inst/clk
    SLICE_X16Y26         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[24]/C
                         clock pessimism              0.000    28.397    
                         clock uncertainty           -0.302    28.095    
    SLICE_X16Y26         FDRE (Setup_fdre_C_D)       -0.045    28.050    system_i/PI_ctrl_0/inst/intLimMin_reg[24]
  -------------------------------------------------------------------
                         required time                         28.050    
                         arrival time                         -33.166    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.115ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMax_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.136ns  (logic 0.890ns (8.781%)  route 9.246ns (91.219%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 28.396 - 24.000 ) 
    Source Clock Delay      (SCD):    2.968ns = ( 22.968 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.660    22.968    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y28         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.518    23.486 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=17, routed)          3.780    27.266    system_i/PI_ctrl_0/inst/pi_config[6]
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.124    27.390 r  system_i/PI_ctrl_0/inst/intLimMin[17]_i_3/O
                         net (fo=1, routed)           1.375    28.765    system_i/PI_ctrl_0/inst/intLimMin[17]_i_3_n_0
    SLICE_X10Y25         LUT6 (Prop_lut6_I5_O)        0.124    28.889 r  system_i/PI_ctrl_0/inst/intLimMin[17]_i_2/O
                         net (fo=4, routed)           1.496    30.385    system_i/PI_ctrl_0/inst/intLimMin[17]_i_2_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124    30.509 r  system_i/PI_ctrl_0/inst/intLimMin[17]_i_1/O
                         net (fo=2, routed)           2.595    33.104    system_i/PI_ctrl_0/inst/p_0_in[17]
    SLICE_X14Y25         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.484    28.396    system_i/PI_ctrl_0/inst/clk
    SLICE_X14Y25         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[17]/C
                         clock pessimism              0.000    28.396    
                         clock uncertainty           -0.302    28.094    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)       -0.105    27.989    system_i/PI_ctrl_0/inst/intLimMax_reg[17]
  -------------------------------------------------------------------
                         required time                         27.989    
                         arrival time                         -33.104    
  -------------------------------------------------------------------
                         slack                                 -5.115    

Slack (VIOLATED) :        -5.088ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        9.947ns  (logic 1.104ns (11.099%)  route 8.843ns (88.901%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 28.399 - 24.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 22.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.659    22.967    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.456    23.423 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=45, routed)          3.109    26.532    system_i/PI_ctrl_0/inst/pi_config[17]
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.150    26.682 r  system_i/PI_ctrl_0/inst/intLimMin[2]_i_3/O
                         net (fo=8, routed)           1.813    28.495    system_i/PI_ctrl_0/inst/intLimMin[2]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.348    28.843 r  system_i/PI_ctrl_0/inst/intLimMin[5]_i_2/O
                         net (fo=2, routed)           1.691    30.534    system_i/PI_ctrl_0/inst/intLimMin[5]_i_2_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.150    30.684 r  system_i/PI_ctrl_0/inst/intLimMin[4]_i_1/O
                         net (fo=2, routed)           2.230    32.914    system_i/PI_ctrl_0/inst/p_0_in[4]
    SLICE_X15Y22         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.487    28.399    system_i/PI_ctrl_0/inst/clk
    SLICE_X15Y22         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[4]/C
                         clock pessimism              0.000    28.399    
                         clock uncertainty           -0.302    28.097    
    SLICE_X15Y22         FDRE (Setup_fdre_C_D)       -0.271    27.826    system_i/PI_ctrl_0/inst/intLimMin_reg[4]
  -------------------------------------------------------------------
                         required time                         27.826    
                         arrival time                         -32.914    
  -------------------------------------------------------------------
                         slack                                 -5.088    

Slack (VIOLATED) :        -5.042ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMax_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.083ns  (logic 1.242ns (12.318%)  route 8.841ns (87.682%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 28.396 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664    22.972    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    23.490 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=12, routed)          3.778    27.268    system_i/PI_ctrl_0/inst/pi_config[11]
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    27.392 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_4/O
                         net (fo=2, routed)           0.510    27.901    system_i/PI_ctrl_0/inst/intLimMin[26]_i_4_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I0_O)        0.124    28.025 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_3/O
                         net (fo=2, routed)           1.715    29.740    system_i/PI_ctrl_0/inst/intLimMin[26]_i_3_n_0
    SLICE_X15Y27         LUT3 (Prop_lut3_I2_O)        0.150    29.890 r  system_i/PI_ctrl_0/inst/intLimMin[24]_i_2/O
                         net (fo=2, routed)           1.138    31.027    system_i/PI_ctrl_0/inst/intLimMin[24]_i_2_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.326    31.353 r  system_i/PI_ctrl_0/inst/intLimMin[24]_i_1/O
                         net (fo=2, routed)           1.702    33.055    system_i/PI_ctrl_0/inst/p_0_in[24]
    SLICE_X15Y25         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.484    28.396    system_i/PI_ctrl_0/inst/clk
    SLICE_X15Y25         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[24]/C
                         clock pessimism              0.000    28.396    
                         clock uncertainty           -0.302    28.094    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)       -0.081    28.013    system_i/PI_ctrl_0/inst/intLimMax_reg[24]
  -------------------------------------------------------------------
                         required time                         28.013    
                         arrival time                         -33.055    
  -------------------------------------------------------------------
                         slack                                 -5.042    

Slack (VIOLATED) :        -4.981ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMax_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        10.074ns  (logic 1.120ns (11.118%)  route 8.954ns (88.882%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 28.398 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.667    22.975    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y28         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518    23.493 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=17, routed)          3.920    27.413    system_i/PI_ctrl_0/inst/pi_config[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    27.537 r  system_i/PI_ctrl_0/inst/intLimMin[28]_i_3/O
                         net (fo=2, routed)           1.974    29.510    system_i/PI_ctrl_0/inst/intLimMin[28]_i_3_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I0_O)        0.150    29.660 r  system_i/PI_ctrl_0/inst/intLimMin[28]_i_2/O
                         net (fo=2, routed)           1.188    30.848    system_i/PI_ctrl_0/inst/intLimMin[28]_i_2_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.328    31.176 r  system_i/PI_ctrl_0/inst/intLimMin[27]_i_1/O
                         net (fo=2, routed)           1.873    33.049    system_i/PI_ctrl_0/inst/p_0_in[27]
    SLICE_X16Y22         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.486    28.398    system_i/PI_ctrl_0/inst/clk
    SLICE_X16Y22         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[27]/C
                         clock pessimism              0.000    28.398    
                         clock uncertainty           -0.302    28.096    
    SLICE_X16Y22         FDRE (Setup_fdre_C_D)       -0.028    28.068    system_i/PI_ctrl_0/inst/intLimMax_reg[27]
  -------------------------------------------------------------------
                         required time                         28.068    
                         arrival time                         -33.049    
  -------------------------------------------------------------------
                         slack                                 -4.981    

Slack (VIOLATED) :        -4.952ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMax_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        9.813ns  (logic 1.104ns (11.250%)  route 8.709ns (88.750%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 28.401 - 24.000 ) 
    Source Clock Delay      (SCD):    2.967ns = ( 22.967 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.659    22.967    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.456    23.423 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=45, routed)          3.109    26.532    system_i/PI_ctrl_0/inst/pi_config[17]
    SLICE_X10Y21         LUT2 (Prop_lut2_I0_O)        0.150    26.682 r  system_i/PI_ctrl_0/inst/intLimMin[2]_i_3/O
                         net (fo=8, routed)           1.813    28.495    system_i/PI_ctrl_0/inst/intLimMin[2]_i_3_n_0
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.348    28.843 r  system_i/PI_ctrl_0/inst/intLimMin[5]_i_2/O
                         net (fo=2, routed)           1.691    30.534    system_i/PI_ctrl_0/inst/intLimMin[5]_i_2_n_0
    SLICE_X10Y20         LUT4 (Prop_lut4_I1_O)        0.150    30.684 r  system_i/PI_ctrl_0/inst/intLimMin[4]_i_1/O
                         net (fo=2, routed)           2.096    32.780    system_i/PI_ctrl_0/inst/p_0_in[4]
    SLICE_X14Y21         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.489    28.401    system_i/PI_ctrl_0/inst/clk
    SLICE_X14Y21         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[4]/C
                         clock pessimism              0.000    28.401    
                         clock uncertainty           -0.302    28.099    
    SLICE_X14Y21         FDRE (Setup_fdre_C_D)       -0.271    27.828    system_i/PI_ctrl_0/inst/intLimMax_reg[4]
  -------------------------------------------------------------------
                         required time                         27.828    
                         arrival time                         -32.780    
  -------------------------------------------------------------------
                         slack                                 -4.952    

Slack (VIOLATED) :        -4.899ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        9.973ns  (logic 1.120ns (11.231%)  route 8.853ns (88.769%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.395ns = ( 28.395 - 24.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 22.975 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.667    22.975    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y28         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.518    23.493 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=17, routed)          3.920    27.413    system_i/PI_ctrl_0/inst/pi_config[5]
    SLICE_X11Y27         LUT6 (Prop_lut6_I1_O)        0.124    27.537 r  system_i/PI_ctrl_0/inst/intLimMin[28]_i_3/O
                         net (fo=2, routed)           1.974    29.510    system_i/PI_ctrl_0/inst/intLimMin[28]_i_3_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I0_O)        0.150    29.660 r  system_i/PI_ctrl_0/inst/intLimMin[28]_i_2/O
                         net (fo=2, routed)           1.188    30.848    system_i/PI_ctrl_0/inst/intLimMin[28]_i_2_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.328    31.176 r  system_i/PI_ctrl_0/inst/intLimMin[27]_i_1/O
                         net (fo=2, routed)           1.772    32.948    system_i/PI_ctrl_0/inst/p_0_in[27]
    SLICE_X16Y25         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.483    28.395    system_i/PI_ctrl_0/inst/clk
    SLICE_X16Y25         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[27]/C
                         clock pessimism              0.000    28.395    
                         clock uncertainty           -0.302    28.093    
    SLICE_X16Y25         FDRE (Setup_fdre_C_D)       -0.045    28.048    system_i/PI_ctrl_0/inst/intLimMin_reg[27]
  -------------------------------------------------------------------
                         required time                         28.048    
                         arrival time                         -32.948    
  -------------------------------------------------------------------
                         slack                                 -4.899    

Slack (VIOLATED) :        -4.884ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_clk rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        9.948ns  (logic 1.014ns (10.193%)  route 8.934ns (89.807%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 28.396 - 24.000 ) 
    Source Clock Delay      (SCD):    2.972ns = ( 22.972 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664    22.972    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y27         FDRE (Prop_fdre_C_Q)         0.518    23.490 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=12, routed)          3.778    27.268    system_i/PI_ctrl_0/inst/pi_config[11]
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    27.392 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_4/O
                         net (fo=2, routed)           0.510    27.901    system_i/PI_ctrl_0/inst/intLimMin[26]_i_4_n_0
    SLICE_X15Y28         LUT6 (Prop_lut6_I0_O)        0.124    28.025 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_3/O
                         net (fo=2, routed)           1.760    29.785    system_i/PI_ctrl_0/inst/intLimMin[26]_i_3_n_0
    SLICE_X16Y27         LUT3 (Prop_lut3_I0_O)        0.124    29.909 r  system_i/PI_ctrl_0/inst/intLimMin[26]_i_2/O
                         net (fo=2, routed)           1.004    30.913    system_i/PI_ctrl_0/inst/intLimMin[26]_i_2_n_0
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.124    31.037 r  system_i/PI_ctrl_0/inst/intLimMin[25]_i_1/O
                         net (fo=2, routed)           1.883    32.920    system_i/PI_ctrl_0/inst/p_0_in[25]
    SLICE_X15Y24         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)   24.000    24.000 r  
    U18                                               0.000    24.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    24.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940    24.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    26.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    26.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.484    28.396    system_i/PI_ctrl_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[25]/C
                         clock pessimism              0.000    28.396    
                         clock uncertainty           -0.302    28.094    
    SLICE_X15Y24         FDRE (Setup_fdre_C_D)       -0.058    28.036    system_i/PI_ctrl_0/inst/intLimMin_reg[25]
  -------------------------------------------------------------------
                         required time                         28.036    
                         arrival time                         -32.920    
  -------------------------------------------------------------------
                         slack                                 -4.884    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/Input_Processing/scale_0/inst/upper_bound1_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.705ns  (logic 0.231ns (13.546%)  route 1.474ns (86.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.555     0.896    system_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=31, routed)          1.474     2.498    system_i/Input_Processing/scale_0/inst/conf[1]
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.103     2.601 r  system_i/Input_Processing/scale_0/inst/upper_bound1[7]_i_1/O
                         net (fo=1, routed)           0.000     2.601    system_i/Input_Processing/scale_0/inst/upper_bound1[7]_i_1_n_0
    SLICE_X27Y31         FDSE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.822     1.968    system_i/Input_Processing/scale_0/inst/clk
    SLICE_X27Y31         FDSE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[7]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.302     2.270    
    SLICE_X27Y31         FDSE (Hold_fdse_C_D)         0.107     2.377    system_i/Input_Processing/scale_0/inst/upper_bound1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/Input_Processing/scale_0/inst/upper_bound1_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.227ns (13.343%)  route 1.474ns (86.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.555     0.896    system_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=31, routed)          1.474     2.498    system_i/Input_Processing/scale_0/inst/conf[1]
    SLICE_X27Y31         LUT3 (Prop_lut3_I0_O)        0.099     2.597 r  system_i/Input_Processing/scale_0/inst/upper_bound1[6]_i_1/O
                         net (fo=1, routed)           0.000     2.597    system_i/Input_Processing/scale_0/inst/upper_bound1[6]_i_1_n_0
    SLICE_X27Y31         FDSE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.822     1.968    system_i/Input_Processing/scale_0/inst/clk
    SLICE_X27Y31         FDSE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[6]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.302     2.270    
    SLICE_X27Y31         FDSE (Hold_fdse_C_D)         0.092     2.362    system_i/Input_Processing/scale_0/inst/upper_bound1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.186ns (11.201%)  route 1.475ns (88.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.896    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y27         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=36, routed)          0.959     1.997    system_i/PI_ctrl_0/inst/pi_config[14]
    SLICE_X10Y24         LUT6 (Prop_lut6_I5_O)        0.045     2.042 r  system_i/PI_ctrl_0/inst/intLimMin[12]_i_1/O
                         net (fo=2, routed)           0.515     2.557    system_i/PI_ctrl_0/inst/p_0_in[12]
    SLICE_X10Y22         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.821     1.967    system_i/PI_ctrl_0/inst/clk
    SLICE_X10Y22         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[12]/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.302     2.269    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.052     2.321    system_i/PI_ctrl_0/inst/intLimMin_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/set_val_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.164ns (9.810%)  route 1.508ns (90.190%))
  Logic Levels:           0  
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.896    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y28         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[10]/Q
                         net (fo=11, routed)          1.508     2.568    system_i/PI_ctrl_0/inst/pi_config[21]
    SLICE_X22Y33         FDRE                                         r  system_i/PI_ctrl_0/inst/set_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.821     1.967    system_i/PI_ctrl_0/inst/clk
    SLICE_X22Y33         FDRE                                         r  system_i/PI_ctrl_0/inst/set_val_reg/C
                         clock pessimism              0.000     1.967    
                         clock uncertainty            0.302     2.269    
    SLICE_X22Y33         FDRE (Hold_fdre_C_D)         0.062     2.331    system_i/PI_ctrl_0/inst/set_val_reg
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMin_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.186ns (11.089%)  route 1.491ns (88.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.553     0.894    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=36, routed)          0.804     1.839    system_i/PI_ctrl_0/inst/pi_config[19]
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  system_i/PI_ctrl_0/inst/intLimMin[23]_i_1/O
                         net (fo=2, routed)           0.687     2.571    system_i/PI_ctrl_0/inst/p_0_in[23]
    SLICE_X15Y24         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.815     1.961    system_i/PI_ctrl_0/inst/clk
    SLICE_X15Y24         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMin_reg[23]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.302     2.263    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.070     2.333    system_i/PI_ctrl_0/inst/intLimMin_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/gain1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.418ns (14.268%)  route 2.512ns (85.732%))
  Logic Levels:           0  
  Clock Path Skew:        2.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.495     2.688    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y28         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.418     3.105 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=16, routed)          2.512     5.617    system_i/PI_ctrl_0/inst/pi_config[7]
    SLICE_X10Y26         FDRE                                         r  system_i/PI_ctrl_0/inst/gain1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.663     4.824    system_i/PI_ctrl_0/inst/clk
    SLICE_X10Y26         FDRE                                         r  system_i/PI_ctrl_0/inst/gain1_reg[7]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.302     5.126    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.246     5.372    system_i/PI_ctrl_0/inst/gain1_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.372    
                         arrival time                           5.617    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/Kd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.164ns (9.711%)  route 1.525ns (90.289%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.553     0.894    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y28         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y28         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=17, routed)          1.525     2.582    system_i/PI_ctrl_0/inst/pi_config[2]
    SLICE_X27Y21         FDRE                                         r  system_i/PI_ctrl_0/inst/Kd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.819     1.965    system_i/PI_ctrl_0/inst/clk
    SLICE_X27Y21         FDRE                                         r  system_i/PI_ctrl_0/inst/Kd_reg[2]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.302     2.267    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.066     2.333    system_i/PI_ctrl_0/inst/Kd_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/PI_ctrl_0/inst/intLimMax_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.186ns (10.692%)  route 1.554ns (89.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.553     0.894    system_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y27         FDRE                                         r  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=36, routed)          0.804     1.839    system_i/PI_ctrl_0/inst/pi_config[19]
    SLICE_X15Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  system_i/PI_ctrl_0/inst/intLimMin[23]_i_1/O
                         net (fo=2, routed)           0.750     2.633    system_i/PI_ctrl_0/inst/p_0_in[23]
    SLICE_X14Y24         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.815     1.961    system_i/PI_ctrl_0/inst/clk
    SLICE_X14Y24         FDRE                                         r  system_i/PI_ctrl_0/inst/intLimMax_reg[23]/C
                         clock pessimism              0.000     1.961    
                         clock uncertainty            0.302     2.263    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.070     2.333    system_i/PI_ctrl_0/inst/intLimMax_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/Input_Processing/scale_0/inst/upper_bound1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.227ns (12.753%)  route 1.553ns (87.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.555     0.896    system_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128     1.024 f  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=31, routed)          1.553     2.577    system_i/Input_Processing/scale_0/inst/conf[1]
    SLICE_X26Y31         LUT3 (Prop_lut3_I2_O)        0.099     2.676 r  system_i/Input_Processing/scale_0/inst/upper_bound1[13]_i_1/O
                         net (fo=1, routed)           0.000     2.676    system_i/Input_Processing/scale_0/inst/upper_bound1[13]_i_1_n_0
    SLICE_X26Y31         FDRE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.822     1.968    system_i/Input_Processing/scale_0/inst/clk
    SLICE_X26Y31         FDRE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[13]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.302     2.270    
    SLICE_X26Y31         FDRE (Hold_fdre_C_D)         0.092     2.362    system_i/Input_Processing/scale_0/inst/upper_bound1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/Input_Processing/scale_0/inst/upper_bound1_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.227ns (12.745%)  route 1.554ns (87.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.555     0.896    system_i/axi_gpio_6/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y30         FDRE                                         r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  system_i/axi_gpio_6/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=31, routed)          1.554     2.578    system_i/Input_Processing/scale_0/inst/conf[1]
    SLICE_X26Y31         LUT3 (Prop_lut3_I0_O)        0.099     2.677 r  system_i/Input_Processing/scale_0/inst/upper_bound1[12]_i_1/O
                         net (fo=1, routed)           0.000     2.677    system_i/Input_Processing/scale_0/inst/upper_bound1[12]_i_1_n_0
    SLICE_X26Y31         FDSE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.822     1.968    system_i/Input_Processing/scale_0/inst/clk
    SLICE_X26Y31         FDSE                                         r  system_i/Input_Processing/scale_0/inst/upper_bound1_reg[12]/C
                         clock pessimism              0.000     1.968    
                         clock uncertainty            0.302     2.270    
    SLICE_X26Y31         FDSE (Hold_fdse_C_D)         0.091     2.361    system_i/Input_Processing/scale_0/inst/upper_bound1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  clk_fpga_0

Setup :           21  Failing Endpoints,  Worst Slack       -0.396ns,  Total Violation       -3.188ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.735ns  (logic 0.606ns (34.936%)  route 1.129ns (65.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 20.825 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.664    20.825    system_i/Hivemind_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456    21.281 f  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/Q
                         net (fo=10, routed)          0.642    21.923    system_i/LED_Contoller_0/inst/Select_PID[0]_repN_alias
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.150    22.073 r  system_i/LED_Contoller_0/inst/LED_output[2]_i_1/O
                         net (fo=1, routed)           0.487    22.560    system_i/LED_Contoller_0/inst/LED_output[2]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDSE (Setup_fdse_C_D)       -0.217    22.163    system_i/LED_Contoller_0/inst/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                         22.163    
                         arrival time                         -22.560    
  -------------------------------------------------------------------
                         slack                                 -0.396    

Slack (VIOLATED) :        -0.265ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.551ns  (logic 0.606ns (39.067%)  route 0.945ns (60.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.825ns = ( 20.825 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.664    20.825    system_i/Hivemind_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.456    21.281 r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/Q
                         net (fo=10, routed)          0.639    21.920    system_i/LED_Contoller_0/inst/Select_PID[0]_repN_alias
    SLICE_X24Y34         LUT2 (Prop_lut2_I0_O)        0.150    22.070 r  system_i/LED_Contoller_0/inst/LED_output[3]_i_1/O
                         net (fo=1, routed)           0.306    22.376    system_i/LED_Contoller_0/inst/LED_output[3]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)       -0.269    22.111    system_i/LED_Contoller_0/inst/LED_output_reg[3]
  -------------------------------------------------------------------
                         required time                         22.111    
                         arrival time                         -22.376    
  -------------------------------------------------------------------
                         slack                                 -0.265    

Slack (VIOLATED) :        -0.245ns  (required time - arrival time)
  Source:                 system_i/PI_ctrl_0/inst/int_freeze_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.757ns  (logic 0.580ns (33.014%)  route 1.177ns (66.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/PI_ctrl_0/inst/clk
    SLICE_X25Y34         FDRE                                         r  system_i/PI_ctrl_0/inst/int_freeze_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.456    21.279 r  system_i/PI_ctrl_0/inst/int_freeze_reg/Q
                         net (fo=34, routed)          0.864    22.143    system_i/LED_Contoller_0/inst/PID_LED_Data[1]
    SLICE_X24Y34         LUT2 (Prop_lut2_I1_O)        0.124    22.267 r  system_i/LED_Contoller_0/inst/LED_output[1]_i_1/O
                         net (fo=1, routed)           0.313    22.580    system_i/LED_Contoller_0/inst/LED_output[1]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)       -0.045    22.335    system_i/LED_Contoller_0/inst/LED_output_reg[1]
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                         -22.580    
  -------------------------------------------------------------------
                         slack                                 -0.245    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDSE (Setup_fdse_C_S)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[0]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDRE (Setup_fdre_C_R)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[1]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDSE (Setup_fdse_C_S)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDRE (Setup_fdre_C_R)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[3]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDSE (Setup_fdse_C_S)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDRE (Setup_fdre_C_R)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[5]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - adc_clk rise@16.000ns)
  Data Path Delay:        1.270ns  (logic 0.642ns (50.538%)  route 0.628ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    4.823ns = ( 20.823 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)   16.000    16.000 r  
    U18                                               0.000    16.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000    16.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983    16.983 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076    19.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102    19.161 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.662    20.823    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.518    21.341 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.289    21.630    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.124    21.754 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.340    22.093    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.490    22.683    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
                         clock pessimism              0.000    22.683    
                         clock uncertainty           -0.302    22.380    
    SLICE_X24Y35         FDSE (Setup_fdse_C_S)       -0.524    21.856    system_i/LED_Contoller_0/inst/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                         21.856    
                         arrival time                         -22.093    
  -------------------------------------------------------------------
                         slack                                 -0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/setIntLims_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.635%)  route 0.261ns (58.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/PI_ctrl_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/PI_ctrl_0/inst/setIntLims_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/PI_ctrl_0/inst/setIntLims_reg/Q
                         net (fo=1, routed)           0.205     1.957    system_i/LED_Contoller_0/inst/PID_LED_Data[7]
    SLICE_X25Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.002 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_3/O
                         net (fo=1, routed)           0.056     2.058    system_i/LED_Contoller_0/inst/LED_output[7]_i_3_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDRE (Hold_fdre_C_D)         0.064     1.559    system_i/LED_Contoller_0/inst/LED_output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/single_error_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.190ns (48.731%)  route 0.200ns (51.269%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/PI_ctrl_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/PI_ctrl_0/inst/single_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/PI_ctrl_0/inst/single_error_reg/Q
                         net (fo=33, routed)          0.141     1.893    system_i/LED_Contoller_0/inst/PID_LED_Data[5]
    SLICE_X25Y35         LUT2 (Prop_lut2_I1_O)        0.049     1.942 r  system_i/LED_Contoller_0/inst/LED_output[5]_i_1/O
                         net (fo=1, routed)           0.059     2.001    system_i/LED_Contoller_0/inst/LED_output[5]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDRE (Hold_fdre_C_D)        -0.014     1.481    system_i/LED_Contoller_0/inst/LED_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.185ns (34.416%)  route 0.353ns (65.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/Q
                         net (fo=10, routed)          0.353     2.105    system_i/LED_Contoller_0/inst/Select_PID[0]_repN_alias
    SLICE_X24Y35         LUT2 (Prop_lut2_I0_O)        0.044     2.149 r  system_i/LED_Contoller_0/inst/LED_output[6]_i_1/O
                         net (fo=1, routed)           0.000     2.149    system_i/LED_Contoller_0/inst/LED_output[6]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDSE (Hold_fdse_C_D)         0.131     1.626    system_i/LED_Contoller_0/inst/LED_output_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 system_i/PI_ctrl_0/inst/int_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.899%)  route 0.305ns (62.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.555     1.610    system_i/PI_ctrl_0/inst/clk
    SLICE_X22Y33         FDRE                                         r  system_i/PI_ctrl_0/inst/int_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  system_i/PI_ctrl_0/inst/int_reset_reg/Q
                         net (fo=1, routed)           0.134     1.885    system_i/LED_Contoller_0/inst/PID_LED_Data[0]
    SLICE_X24Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.930 r  system_i/LED_Contoller_0/inst/LED_output[0]_i_1/O
                         net (fo=1, routed)           0.171     2.101    system_i/LED_Contoller_0/inst/LED_output[0]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDSE (Hold_fdse_C_D)         0.076     1.571    system_i/LED_Contoller_0/inst/LED_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.537%)  route 0.353ns (65.463%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/Q
                         net (fo=10, routed)          0.353     2.105    system_i/LED_Contoller_0/inst/Select_PID[0]_repN_alias
    SLICE_X24Y35         LUT2 (Prop_lut2_I0_O)        0.045     2.150 r  system_i/LED_Contoller_0/inst/LED_output[4]_i_1/O
                         net (fo=1, routed)           0.000     2.150    system_i/LED_Contoller_0/inst/LED_output[4]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDSE (Hold_fdse_C_D)         0.120     1.615    system_i/LED_Contoller_0/inst/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.342%)  route 0.223ns (51.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.108     1.883    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.116     2.044    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDSE (Hold_fdse_C_S)         0.009     1.504    system_i/LED_Contoller_0/inst/LED_output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.342%)  route 0.223ns (51.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.108     1.883    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.116     2.044    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDRE (Hold_fdre_C_R)         0.009     1.504    system_i/LED_Contoller_0/inst/LED_output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.342%)  route 0.223ns (51.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.108     1.883    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.116     2.044    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDSE (Hold_fdse_C_S)         0.009     1.504    system_i/LED_Contoller_0/inst/LED_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.342%)  route 0.223ns (51.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.108     1.883    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.116     2.044    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDRE (Hold_fdre_C_R)         0.009     1.504    system_i/LED_Contoller_0/inst/LED_output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/LED_Contoller_0/inst/LED_output_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.342%)  route 0.223ns (51.658%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.556     1.611    system_i/Hivemind_0/inst/clk
    SLICE_X24Y34         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.164     1.775 r  system_i/Hivemind_0/inst/Selector_reg_reg[1]/Q
                         net (fo=31, routed)          0.108     1.883    system_i/LED_Contoller_0/inst/selected_mode[1]
    SLICE_X25Y34         LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  system_i/LED_Contoller_0/inst/LED_output[7]_i_1/O
                         net (fo=8, routed)           0.116     2.044    system_i/LED_Contoller_0/inst/LED_output[7]_i_1_n_0
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.823     1.193    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.302     1.495    
    SLICE_X24Y35         FDSE (Hold_fdse_C_S)         0.009     1.504    system_i/LED_Contoller_0/inst/LED_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.539    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.758ns  (logic 0.124ns (7.055%)  route 1.634ns (92.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.634     1.634    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.124     1.758 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.758    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y24          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.534     2.727    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y24          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.670ns  (logic 0.045ns (6.721%)  route 0.625ns (93.279%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.625     0.625    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y24          LUT1 (Prop_lut1_I0_O)        0.045     0.670 r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.670    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y24          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.837     1.207    system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y24          FDRE                                         r  system_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 4.577ns (50.575%)  route 4.473ns (49.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/Q
                         net (fo=1, routed)           4.473     7.923    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         4.099    12.023 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.023    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.507ns  (logic 4.466ns (52.500%)  route 4.041ns (47.500%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/Q
                         net (fo=1, routed)           4.041     7.531    led_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         3.948    11.479 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.479    led_o[1]
    F17                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.370ns  (logic 4.469ns (53.395%)  route 3.901ns (46.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.518     3.490 r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/Q
                         net (fo=1, routed)           3.901     7.391    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         3.951    11.342 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.342    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 4.516ns (58.627%)  route 3.187ns (41.373%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.518     3.490 r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/Q
                         net (fo=1, routed)           3.187     6.677    led_o_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         3.998    10.675 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.675    led_o[4]
    K14                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.660ns  (logic 4.594ns (59.977%)  route 3.066ns (40.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.478     3.450 r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/Q
                         net (fo=1, routed)           3.066     6.516    led_o_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         4.116    10.632 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.632    led_o[2]
    G15                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.648ns (61.544%)  route 2.904ns (38.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.478     3.450 r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/Q
                         net (fo=1, routed)           2.904     6.354    led_o_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         4.170    10.524 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.524    led_o[7]
    J14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.546ns  (logic 4.599ns (60.943%)  route 2.947ns (39.057%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.478     3.450 r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/Q
                         net (fo=1, routed)           2.947     6.397    led_o_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         4.121    10.518 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.518    led_o[6]
    J15                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 4.471ns (59.306%)  route 3.068ns (40.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        1.664     2.972    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.518     3.490 r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/Q
                         net (fo=1, routed)           3.068     6.558    led_o_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.953    10.510 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.510    led_o[3]
    H15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 2.154ns (69.275%)  route 0.955ns (30.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.148     1.045 r  system_i/LED_Contoller_0/inst/LED_output_reg[6]/Q
                         net (fo=1, routed)           0.955     2.000    led_o_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         2.006     4.006 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.006    led_o[6]
    J15                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 2.120ns (67.158%)  route 1.037ns (32.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/LED_Contoller_0/inst/LED_output_reg[3]/Q
                         net (fo=1, routed)           1.037     2.097    led_o_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.956     4.053 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.053    led_o[3]
    H15                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.175ns  (logic 2.199ns (69.281%)  route 0.975ns (30.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  system_i/LED_Contoller_0/inst/LED_output_reg[7]/Q
                         net (fo=1, routed)           0.975     2.020    led_o_OBUF[7]
    J14                  OBUF (Prop_obuf_I_O)         2.051     4.071 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.071    led_o[7]
    J14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.179ns  (logic 2.148ns (67.578%)  route 1.031ns (32.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.148     1.045 r  system_i/LED_Contoller_0/inst/LED_output_reg[2]/Q
                         net (fo=1, routed)           1.031     2.075    led_o_OBUF[2]
    G15                  OBUF (Prop_obuf_I_O)         2.000     4.075 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.075    led_o[2]
    G15                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.254ns  (logic 2.165ns (66.511%)  route 1.090ns (33.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.164     1.061 r  system_i/LED_Contoller_0/inst/LED_output_reg[4]/Q
                         net (fo=1, routed)           1.090     2.150    led_o_OBUF[4]
    K14                  OBUF (Prop_obuf_I_O)         2.001     4.151 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.151    led_o[4]
    K14                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.527ns  (logic 2.118ns (60.057%)  route 1.409ns (39.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDSE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDSE (Prop_fdse_C_Q)         0.164     1.061 r  system_i/LED_Contoller_0/inst/LED_output_reg[0]/Q
                         net (fo=1, routed)           1.409     2.469    led_o_OBUF[0]
    F16                  OBUF (Prop_obuf_I_O)         1.954     4.423 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.423    led_o[0]
    F16                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.574ns  (logic 2.115ns (59.182%)  route 1.459ns (40.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  system_i/LED_Contoller_0/inst/LED_output_reg[1]/Q
                         net (fo=1, routed)           1.459     2.519    led_o_OBUF[1]
    F17                  OBUF (Prop_obuf_I_O)         1.951     4.471 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.471    led_o[1]
    F17                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.785ns  (logic 2.128ns (56.213%)  route 1.657ns (43.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1589, routed)        0.556     0.897    system_i/LED_Contoller_0/inst/clk
    SLICE_X24Y35         FDRE                                         r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.148     1.045 r  system_i/LED_Contoller_0/inst/LED_output_reg[5]/Q
                         net (fo=1, routed)           1.657     2.702    led_o_OBUF[5]
    G14                  OBUF (Prop_obuf_I_O)         1.980     4.682 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.682    led_o[5]
    G14                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     5.981    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     9.233 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.233    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      3.750     3.750 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     3.750 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.677     5.427    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     1.889 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.649    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.750 f  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     5.508    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     5.980 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     5.981    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     9.227 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.227    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     2.506    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     3.914 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.914    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@1.750ns fall@3.750ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      1.750     1.750 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     1.750 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.546     2.296    system_i/ADC/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     1.242 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.724    system_i/ADC/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.750 r  system_i/ADC/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     2.328    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     2.505 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     2.506    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     3.921 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.921    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.677     5.677    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.546     0.546    system_i/ADC/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/ADC/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/ADC/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/ADC/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/ADC/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  adc_clk

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[0]
                            (input port)
  Destination:            system_i/Hivemind_0/inst/Selector_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.469ns  (logic 1.744ns (20.597%)  route 6.725ns (79.403%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        4.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  exp_p_tri_io[0] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[0]
    G17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  exp_p_tri_io_IBUF[0]_inst/O
                         net (fo=2, routed)           2.358     3.830    system_i/Hivemind_0/inst/Digital_Inputs[0]
    SLICE_X25Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.954 r  system_i/Hivemind_0/inst/Selector_reg[0]_i_1/O
                         net (fo=1, routed)           2.119     6.073    system_i/Hivemind_0/inst/Selector_reg[0]_i_1_n_0
    SLICE_X5Y35          LUT1 (Prop_lut1_I0_O)        0.149     6.222 r  system_i/Hivemind_0/inst/Selector_reg[0]_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           2.247     8.469    system_i/Hivemind_0/inst/Selector_reg[0]_i_1_n_0_hold_fix_1
    SLICE_X22Y33         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.488     4.400    system_i/Hivemind_0/inst/clk
    SLICE_X22Y33         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]/C

Slack:                    inf
  Source:                 exp_p_tri_io[0]
                            (input port)
  Destination:            system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.706ns  (logic 1.744ns (22.637%)  route 5.961ns (77.363%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        4.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 f  exp_p_tri_io[0] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[0]
    G17                  IBUF (Prop_ibuf_I_O)         1.471     1.471 f  exp_p_tri_io_IBUF[0]_inst/O
                         net (fo=2, routed)           2.358     3.830    system_i/Hivemind_0/inst/Digital_Inputs[0]
    SLICE_X25Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.954 r  system_i/Hivemind_0/inst/Selector_reg[0]_i_1/O
                         net (fo=1, routed)           2.119     6.073    system_i/Hivemind_0/inst/Selector_reg[0]_i_1_n_0
    SLICE_X5Y35          LUT1 (Prop_lut1_I0_O)        0.149     6.222 r  system_i/Hivemind_0/inst/Selector_reg[0]_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           1.484     7.706    system_i/Hivemind_0/inst/Selector_reg[0]_i_1_n_0_hold_fix_1
    SLICE_X22Y35         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.490     4.402    system_i/Hivemind_0/inst/clk
    SLICE_X22Y35         FDRE                                         r  system_i/Hivemind_0/inst/Selector_reg_reg[0]_replica/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.452ns  (logic 1.603ns (24.843%)  route 4.849ns (75.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          2.054     6.452    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.492     4.404    system_i/Ramp_0/inst/clk
    SLICE_X24Y38         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[1]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.452ns  (logic 1.603ns (24.843%)  route 4.849ns (75.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          2.054     6.452    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.492     4.404    system_i/Ramp_0/inst/clk
    SLICE_X24Y38         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[3]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.185ns  (logic 1.603ns (25.915%)  route 4.582ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          1.787     6.185    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.496     4.408    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.185ns  (logic 1.603ns (25.915%)  route 4.582ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          1.787     6.185    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.496     4.408    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[11]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.185ns  (logic 1.603ns (25.915%)  route 4.582ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          1.787     6.185    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.496     4.408    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[8]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.185ns  (logic 1.603ns (25.915%)  route 4.582ns (74.085%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          1.787     6.185    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.496     4.408    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[9]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/ramp_voltage_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.893ns  (logic 1.603ns (27.197%)  route 4.290ns (72.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          2.795     4.274    system_i/Ramp_0/inst/turn_on
    SLICE_X21Y39         LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  system_i/Ramp_0/inst/ramp_voltage[13]_i_1/O
                         net (fo=28, routed)          1.495     5.893    system_i/Ramp_0/inst/ramp_voltage[13]_i_1_n_0
    SLICE_X26Y42         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.498     4.410    system_i/Ramp_0/inst/clk
    SLICE_X26Y42         FDRE                                         r  system_i/Ramp_0/inst/ramp_voltage_reg[12]/C

Slack:                    inf
  Source:                 exp_p_tri_io[1]
                            (input port)
  Destination:            system_i/Voltage_Holder_1/inst/outdata_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.857ns  (logic 1.581ns (26.995%)  route 4.276ns (73.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 f  exp_p_tri_io[1] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[1]
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  exp_p_tri_io_IBUF[1]_inst/O
                         net (fo=1, routed)           2.699     4.157    system_i/Voltage_Holder_1/inst/hold
    SLICE_X33Y42         LUT1 (Prop_lut1_I0_O)        0.124     4.281 r  system_i/Voltage_Holder_1/inst/outdata[31]_i_1/O
                         net (fo=28, routed)          1.577     5.857    system_i/Voltage_Holder_1/inst/p_0_in
    SLICE_X25Y39         FDRE                                         r  system_i/Voltage_Holder_1/inst/outdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880     2.820    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     2.912 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         1.493     4.405    system_i/Voltage_Holder_1/inst/clk
    SLICE_X25Y39         FDRE                                         r  system_i/Voltage_Holder_1/inst/outdata_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.247ns (16.656%)  route 1.234ns (83.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.234     1.481    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y39         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.828     1.974    system_i/Ramp_0/inst/clk
    SLICE_X20Y39         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[12]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.247ns (16.656%)  route 1.234ns (83.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.234     1.481    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y39         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.828     1.974    system_i/Ramp_0/inst/clk
    SLICE_X20Y39         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[13]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.247ns (16.491%)  route 1.249ns (83.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.249     1.495    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.828     1.974    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.247ns (16.491%)  route 1.249ns (83.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.249     1.495    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.828     1.974    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[11]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.247ns (16.491%)  route 1.249ns (83.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.249     1.495    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.828     1.974    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[8]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.247ns (16.491%)  route 1.249ns (83.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.249     1.495    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.828     1.974    system_i/Ramp_0/inst/clk
    SLICE_X20Y38         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[9]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.247ns (16.021%)  route 1.293ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.293     1.539    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.826     1.972    system_i/Ramp_0/inst/clk
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.247ns (16.021%)  route 1.293ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.293     1.539    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.826     1.972    system_i/Ramp_0/inst/clk
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.247ns (16.021%)  route 1.293ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.293     1.539    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.826     1.972    system_i/Ramp_0/inst/clk
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 exp_p_tri_io[2]
                            (input port)
  Destination:            system_i/Ramp_0/inst/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.247ns (16.021%)  route 1.293ns (83.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  exp_p_tri_io[2] (INOUT)
                         net (fo=0)                   0.000     0.000    exp_p_tri_io[2]
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  exp_p_tri_io_IBUF[2]_inst/O
                         net (fo=15, routed)          1.293     1.539    system_i/Ramp_0/inst/turn_on
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/ADC/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/ADC/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=828, routed)         0.826     1.972    system_i/Ramp_0/inst/clk
    SLICE_X20Y37         FDRE                                         r  system_i/Ramp_0/inst/counter_reg[7]/C





