\subsection{ddr2\+\_\+mem\+\_\+model.\+vhd}
\label{ddr2__mem__model_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/ddr2\+\_\+mem\+\_\+model.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2/testbench/ddr2\+\_\+mem\+\_\+model.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{--Legal Notice: (C)2016 Altera Corporation. All rights reserved.  Your}
00002 \textcolor{keyword}{--use of Altera Corporation's design tools, logic functions and other}
00003 \textcolor{keyword}{--software and tools, and its AMPP partner logic functions, and any}
00004 \textcolor{keyword}{--output files any of the foregoing (including device programming or}
00005 \textcolor{keyword}{--simulation files), and any associated documentation or information are}
00006 \textcolor{keyword}{--expressly subject to the terms and conditions of the Altera Program}
00007 \textcolor{keyword}{--License Subscription Agreement or other applicable license agreement,}
00008 \textcolor{keyword}{--including, without limitation, that your use is for the sole purpose}
00009 \textcolor{keyword}{--of programming logic devices manufactured by Altera and sold by Altera}
00010 \textcolor{keyword}{--or its authorized distributors.  Please refer to the applicable}
00011 \textcolor{keyword}{--agreement for further details.}
00012 
00013 
00014 \textcolor{keyword}{-- turn off superfluous VHDL processor warnings }
00015 \textcolor{keyword}{-- altera message\_level Level1 }
00016 \textcolor{keyword}{-- altera message\_off 10034 10035 10036 10037 10230 10240 10030 }
00017 
00018 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera};
00019 \textcolor{vhdlkeyword}{use }altera.altera\_europa\_support\_lib.\textcolor{keywordflow}{all};
00020 
00021 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera\_mf};
00022 \textcolor{vhdlkeyword}{use }altera_mf.altera\_mf\_components.\textcolor{keywordflow}{all};
00023 
00024 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00025 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00026 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_arith.\textcolor{keywordflow}{all};
00027 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_unsigned.\textcolor{keywordflow}{all};
00028 
00029 \textcolor{keyword}{--Default depth for this memory model is 2048, do these when}
00030 \textcolor{keyword}{--changing the depth.}
00031 \textcolor{keyword}{--1)Set ARRAY\_DEPTH generic/parameter from 2048 to new depth.}
00032 \textcolor{keyword}{--2)Change mem\_array depth from 2047 to (new depth - 1).}
00033 \textcolor{keyword}{--3)VHDL only, don't forget the generic in component declaration}
00034 \textcolor{keywordflow}{entity }ddr2_mem_model_ram_module \textcolor{keywordflow}{is} 
00035         \textcolor{keywordflow}{generic} \textcolor{vhdlchar}{(}
00036                  \textcolor{vhdlchar}{ARRAY_DEPTH} \textcolor{vhdlchar}{:} \textcolor{comment}{integer} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2048}
00037                  \textcolor{vhdlchar}{)};
00038         \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00039 \textcolor{keyword}{              -- inputs:}
00040                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{data} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00041                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rdaddress} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00042                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wraddress} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00043                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wrclock} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00044                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wren} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00045 
00046 \textcolor{keyword}{              -- outputs:}
00047                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{q} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00048               \textcolor{vhdlchar}{)};
00049 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{ddr2\_mem\_model\_ram\_module};
00050 
00051 
00052 \textcolor{keywordflow}{architecture} europa \textcolor{keywordflow}{of} ddr2_mem_model_ram_module is
00053                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{aq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00054                 \textcolor{keywordflow}{TYPE} \textcolor{vhdlchar}{mem_type} \textcolor{keywordflow}{is} \textcolor{keywordflow}{ARRAY}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2047} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{of} \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{57} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00055               \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_array} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{mem_type};
00056 
00057 \textcolor{vhdlkeyword}{begin}
00058 
00059   \textcolor{vhdlchar}{aq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00060 \textcolor{keyword}{--synthesis translate\_off}
00061 
00062     \textcolor{keywordflow}{process} (wrclock, rdaddress)
00063         \textcolor{keywordflow}{variable} \textcolor{vhdlchar}{mem\_init} \textcolor{vhdlchar}{:} \textcolor{comment}{boolean} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{false};
00064         \textcolor{keywordflow}{variable} \textcolor{vhdlchar}{found\_valid\_data} \textcolor{vhdlchar}{:} \textcolor{comment}{boolean} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{false};
00065         \textcolor{keywordflow}{variable} \textcolor{vhdlchar}{data\_written} \textcolor{vhdlchar}{:} \textcolor{comment}{boolean} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{false};
00066 \textcolor{vhdlkeyword}{    begin}
00067     
00068         \textcolor{keywordflow}{if}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{not} \textcolor{vhdlchar}{mem\_init}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00069             \textcolor{keywordflow}{for} \textcolor{vhdlchar}{I} \textcolor{keywordflow}{in} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{to} \textcolor{vhdlchar}{ARRAY_DEPTH} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{loop}
00070                 \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00071             \textcolor{keywordflow}{end} \textcolor{keywordflow}{loop};
00072         \textcolor{vhdlchar}{mem\_init} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{true};
00073         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00074         
00075         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{rdaddress}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{then}
00076             \textcolor{vhdlchar}{found\_valid\_data} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{false};
00077             \textcolor{keywordflow}{for} \textcolor{vhdlchar}{I} \textcolor{keywordflow}{in} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{to} \textcolor{vhdlchar}{ARRAY_DEPTH} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{loop}
00078                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rdaddress} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{
      mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00079                     \textcolor{vhdlchar}{q} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32}\textcolor{vhdlchar}{)};
00080                     \textcolor{vhdlchar}{found\_valid\_data} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{true};
00081                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00082             \textcolor{keywordflow}{end} \textcolor{keywordflow}{loop};
00083             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{not} \textcolor{vhdlchar}{found\_valid\_data}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00084                 \textcolor{vhdlchar}{q} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{X}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00085             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00086         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00087         
00088         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{wrclock}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{wrclock} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00089             \textcolor{keywordflow}{if} \textcolor{vhdlchar}{wren} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00090                 \textcolor{vhdlchar}{data\_written} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{false};
00091                 \textcolor{keywordflow}{for} \textcolor{vhdlchar}{I} \textcolor{keywordflow}{in} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0} \textcolor{keywordflow}{to} \textcolor{vhdlchar}{ARRAY_DEPTH} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{loop}
00092                     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{wraddress} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{and} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{data\_written}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00093                         \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{58} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{data};
00094                         \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00095                         \textcolor{vhdlchar}{data\_written} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{true};
00096                     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{and} \textcolor{keywordflow}{not} \textcolor{vhdlchar}{data\_written}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00097                         \textcolor{vhdlchar}{mem_array}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{I}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wraddress} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{data} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00098                         \textcolor{vhdlchar}{data\_written} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{true};
00099                     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00100                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{loop};
00101                 \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{not} \textcolor{vhdlchar}{data\_written}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00102                     \textcolor{keywordflow}{ASSERT} \textcolor{vhdlchar}{false} \textcolor{keywordflow}{REPORT} \textcolor{keyword}{" --- Data could not be written, increase array depth or use full
       memory model --- "} \textcolor{keywordflow}{SEVERITY} \textcolor{vhdlchar}{FAILURE} ;
00103                 \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00104             \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00105         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00106     
00107     \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00108 
00109 \textcolor{keyword}{--synthesis translate\_on}
00110 
00111 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{europa};
00112 
00113 
00114 
00115 \textcolor{keyword}{-- turn off superfluous VHDL processor warnings }
00116 \textcolor{keyword}{-- altera message\_level Level1 }
00117 \textcolor{keyword}{-- altera message\_off 10034 10035 10036 10037 10230 10240 10030 }
00118 
00119 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera};
00120 \textcolor{vhdlkeyword}{use }altera.altera\_europa\_support\_lib.\textcolor{keywordflow}{all};
00121 
00122 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{altera\_mf};
00123 \textcolor{vhdlkeyword}{use }altera_mf.altera\_mf\_components.\textcolor{keywordflow}{all};
00124 
00125 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00126 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00127 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_arith.\textcolor{keywordflow}{all};
00128 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_unsigned.\textcolor{keywordflow}{all};
00129 
00130 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{std};
00131 \textcolor{vhdlkeyword}{use }std.textio.\textcolor{keywordflow}{all};
00132 
00133 \textcolor{keywordflow}{entity }ddr2_mem_model \textcolor{keywordflow}{is} 
00134         \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00135 \textcolor{keyword}{              -- inputs:}
00136                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_addr} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00137                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_ba} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00138                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_cas_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00139                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_cke} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00140                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_clk} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00141                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_clk_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00142                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_cs_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00143                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dm} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00144                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_odt} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00145                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_ras_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00146                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_we_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00147 
00148 \textcolor{keyword}{              -- outputs:}
00149                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burst_term} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00150                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{global_reset_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC};
00151                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dq} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{INOUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00152                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dqs} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{INOUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00153                  \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_dqs_n} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{INOUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00154               \textcolor{vhdlchar}{)};
00155 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{ddr2\_mem\_model};
00156 
00157 
00158 \textcolor{keywordflow}{architecture} europa \textcolor{keywordflow}{of} ddr2_mem_model is
00159 \textcolor{keywordflow}{component} ddr2_mem_model_ram_module \textcolor{keywordflow}{is} 
00160            \textcolor{keywordflow}{generic} (
00161                     ARRAY_DEPTH : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2048}
00162                     );
00163            \textcolor{keywordflow}{port} (
00164 \textcolor{keyword}{                 -- inputs:}
00165                     \textcolor{keywordflow}{signal} data : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00166                     \textcolor{keywordflow}{signal} rdaddress : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00167                     \textcolor{keywordflow}{signal} wraddress : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00168                     \textcolor{keywordflow}{signal} wrclock : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00169                     \textcolor{keywordflow}{signal} wren : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC};
00170 
00171 \textcolor{keyword}{                 -- outputs:}
00172                     \textcolor{keywordflow}{signal} q : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00173                  );
00174 \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{ddr2_mem_model_ram_module};
00175 
00176                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{CODE} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00177                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{a} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00178                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{additive_latency} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00179                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{addr_col} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00180                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00181                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burstlength} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00182                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{burstmode} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00183                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cas_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00184                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cke} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00185                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00186                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00187                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{cs_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00188                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{current_row} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00189                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dm} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00190                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dm_captured} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00191                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dq_captured} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00192                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dq_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00193                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dq_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00194                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dqs_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00195                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dqs_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00196                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{dqs_valid_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00197                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{first_half_dq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00198                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mem_bytes} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00199                 \textcolor{keywordflow}{TYPE} \textcolor{vhdlchar}{mem_type1} \textcolor{keywordflow}{is} \textcolor{keywordflow}{ARRAY}\textcolor{vhdlchar}{(} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{of} \textcolor{comment}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00200               \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{open_rows} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{mem_type1};
00201                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{ras_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00202                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00203                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_1} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00204                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_10} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00205                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_11} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00206                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_12} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00207                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_13} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00208                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_14} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00209                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_15} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00210                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_16} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00211                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_17} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00212                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_18} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00213                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_19} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00214                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00215                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_20} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00216                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_21} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00217                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00218                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00219                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_5} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00220                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_6} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00221                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_7} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00222                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_8} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00223                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_addr_pipe_9} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00224                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_burst_counter} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00225                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rd_valid_pipe} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00226                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_addr_delayed} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00227                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00228                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00229                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_data} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00230                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_dq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00231                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_latency} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00232                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00233                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00234                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00235                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00236                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{read_valid_r4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00237                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00238                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rmw_address} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00239                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{rmw_temp} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00240                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{second_half_dq} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00241                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00242                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{txt_code} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00243                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{we_n} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00244                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_delayed} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00245                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_delayed_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00246                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00247                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_1} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00248                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_10} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00249                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_11} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00250                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_12} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00251                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_13} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00252                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_14} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00253                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_15} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00254                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_16} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00255                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_17} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00256                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_18} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00257                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00258                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00259                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_4} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00260                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_5} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00261                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_6} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00262                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_7} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00263                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_8} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00264                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_addr_pipe_9} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00265                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_burst_counter} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00266                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{wr_valid_pipe} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00267                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_burst_length_pipe} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00268                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00269                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00270                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_latency} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00271                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_to_ram} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00272                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_to_ram_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00273                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00274                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid_r} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00275                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid_r2} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00276                 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{write_valid_r3} \textcolor{vhdlchar}{:}  \textcolor{comment}{STD\_LOGIC};
00277 
00278 \textcolor{vhdlkeyword}{begin}
00279 
00280   \textcolor{keywordflow}{process}
00281 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00282 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line1} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00283 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line2} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00284 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line3} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00285 \textcolor{keywordflow}{VARIABLE} \textcolor{vhdlchar}{write\_line4} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{line};
00286 
00287 \textcolor{vhdlkeyword}{    begin}
00288       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"**********************************************************************"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00289       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00290       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line}\textcolor{vhdlchar}{)};
00291       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line1}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"This testbench includes a generated Altera memory model:"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00292       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line1}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00293       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line1}\textcolor{vhdlchar}{)};
00294       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line2}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"'ddr2\_mem\_model.vhd', to simulate accesses to the DDR2 SDRAM memory."}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00295       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line2}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00296       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line2}\textcolor{vhdlchar}{)};
00297       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line3}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{" "}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00298       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line3}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00299       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line3}\textcolor{vhdlchar}{)};
00300       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line4}\textcolor{vhdlchar}{,} \textcolor{comment}{string}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{keyword}{"**********************************************************************"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}
      ;
00301       \textcolor{vhdlchar}{write}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{output}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{write\_line4}\textcolor{vhdlchar}{.}\textcolor{keywordflow}{all} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{CR}\textcolor{vhdlchar}{)};
00302       \textcolor{vhdlchar}{deallocate} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write\_line4}\textcolor{vhdlchar}{)};
00303     \textcolor{keywordflow}{wait};
00304   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00305 \textcolor{keyword}{  --Synchronous write when (CODE == 24'h205752 (write))}
00306   ddr2_mem_model_ram : ddr2_mem_model_ram_module
00307     \textcolor{keywordflow}{port} \textcolor{keywordflow}{map}(
00308       q => read_data,
00309       data => rmw_temp,
00310       rdaddress => rmw_address,
00311       wraddress => wr_addr_delayed_r,
00312       wrclock => clk,
00313       wren => write_to_ram_r
00314     \textcolor{vhdlchar}{)};
00315 
00316 
00317   \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_clk};
00318   \textcolor{vhdlchar}{dm} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_dm};
00319   \textcolor{vhdlchar}{cke} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_cke};
00320   \textcolor{vhdlchar}{cs_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_cs_n};
00321   \textcolor{vhdlchar}{ras_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_ras_n};
00322   \textcolor{vhdlchar}{cas_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_cas_n};
00323   \textcolor{vhdlchar}{we_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_we_n};
00324   \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_ba};
00325   \textcolor{vhdlchar}{a} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{mem_addr};
00326   \textcolor{keywordflow}{PROCESS}
00327   \textcolor{keywordflow}{BEGIN}
00328     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00329   \textcolor{keywordflow}{WAIT};
00330   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00331   
00332   
00333   \textcolor{keywordflow}{PROCESS}
00334   \textcolor{keywordflow}{BEGIN}
00335     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00336   \textcolor{keywordflow}{WAIT};
00337   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00338   
00339   
00340   \textcolor{keywordflow}{PROCESS}
00341   \textcolor{keywordflow}{BEGIN}
00342     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00343   \textcolor{keywordflow}{WAIT};
00344   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00345   
00346   
00347   \textcolor{keywordflow}{PROCESS}
00348   \textcolor{keywordflow}{BEGIN}
00349     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00350   \textcolor{keywordflow}{WAIT};
00351   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00352   
00353   
00354   \textcolor{keywordflow}{PROCESS}
00355   \textcolor{keywordflow}{BEGIN}
00356     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00357   \textcolor{keywordflow}{WAIT};
00358   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00359   
00360   
00361   \textcolor{keywordflow}{PROCESS}
00362   \textcolor{keywordflow}{BEGIN}
00363     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00364   \textcolor{keywordflow}{WAIT};
00365   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00366   
00367   
00368   \textcolor{keywordflow}{PROCESS}
00369   \textcolor{keywordflow}{BEGIN}
00370     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00371   \textcolor{keywordflow}{WAIT};
00372   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00373   
00374   
00375   \textcolor{keywordflow}{PROCESS}
00376   \textcolor{keywordflow}{BEGIN}
00377     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00378   \textcolor{keywordflow}{WAIT};
00379   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00380   
00381   
00382   \textcolor{keywordflow}{PROCESS}
00383   \textcolor{keywordflow}{BEGIN}
00384     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00385   \textcolor{keywordflow}{WAIT};
00386   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00387   
00388   
00389   \textcolor{keywordflow}{PROCESS}
00390   \textcolor{keywordflow}{BEGIN}
00391     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00392   \textcolor{keywordflow}{WAIT};
00393   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00394   
00395   
00396   \textcolor{keywordflow}{PROCESS}
00397   \textcolor{keywordflow}{BEGIN}
00398     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00399   \textcolor{keywordflow}{WAIT};
00400   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00401   
00402   
00403   \textcolor{keywordflow}{PROCESS}
00404   \textcolor{keywordflow}{BEGIN}
00405     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00406   \textcolor{keywordflow}{WAIT};
00407   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00408   
00409   
00410   \textcolor{keywordflow}{PROCESS}
00411   \textcolor{keywordflow}{BEGIN}
00412     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00413   \textcolor{keywordflow}{WAIT};
00414   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00415   
00416   
00417   \textcolor{keywordflow}{PROCESS}
00418   \textcolor{keywordflow}{BEGIN}
00419     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00420   \textcolor{keywordflow}{WAIT};
00421   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00422   
00423   
00424   \textcolor{keywordflow}{PROCESS}
00425   \textcolor{keywordflow}{BEGIN}
00426     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00427   \textcolor{keywordflow}{WAIT};
00428   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00429   
00430   
00431   \textcolor{keywordflow}{PROCESS}
00432   \textcolor{keywordflow}{BEGIN}
00433     \textcolor{vhdlchar}{dq_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdlchar}{L}\textcolor{vhdlchar}{'};  
00434   \textcolor{keywordflow}{WAIT};
00435   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00436   
00437   
00438 \textcolor{keyword}{  --generate a fake reset inside the memory model}
00439   \textcolor{vhdlchar}{global_reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{reset_n};
00440   \textcolor{keywordflow}{PROCESS}
00441     \textcolor{keywordflow}{BEGIN}
00442        \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00443        \textcolor{keywordflow}{wait} \textcolor{keywordflow}{for} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{100} \textcolor{vhdlchar}{ns};
00444        \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}; 
00445     \textcolor{keywordflow}{WAIT};
00446   \textcolor{keywordflow}{END} \textcolor{keywordflow}{PROCESS};
00447   \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_n}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ras_n}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cas_n}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{we_n}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00448   \textcolor{vhdlchar}{CODE} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cs_n}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"010010010100111001001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      txt_code}\textcolor{vhdlchar}{)};
00449   \textcolor{vhdlchar}{addr_col} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)};
00450   \textcolor{vhdlchar}{current_row} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba};
00451 \textcolor{keyword}{  -- Decode commands into their actions}
00452   \textcolor{keywordflow}{process} (clk, reset_n)
00453 \textcolor{vhdlkeyword}{  begin}
00454     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00455       \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00456       \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00457     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00458 \textcolor{keyword}{      -- No Activity if the clock is}
00459       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cke}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00460 \textcolor{keyword}{        -- Checks whether to echo read cmd}
00461         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_cmd_echo} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_cmd}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00462           \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00463           \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00464 \textcolor{keyword}{        -- This is a read command}
00465         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00466           \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00467           \textcolor{vhdlchar}{read_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00468         \textcolor{keywordflow}{else}
00469           \textcolor{vhdlchar}{read_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00470         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00471 \textcolor{keyword}{        -- Checks whether to echo write cmd}
00472         \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_cmd_echo} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_cmd}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00473           \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00474           \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00475 \textcolor{keyword}{        -- This is a write command}
00476         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00477           \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00478           \textcolor{vhdlchar}{write_cmd_echo} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00479           \textcolor{vhdlchar}{write_burst_length_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00480         \textcolor{keywordflow}{else}
00481           \textcolor{vhdlchar}{write_cmd} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00482         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00483 \textcolor{keyword}{        -- This is an activate - store the chip/row/bank address in the same order as the DDR controller}
00484         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"011"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00485           \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a};
00486         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00487       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00488     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00489 
00490   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00491 
00492 \textcolor{keyword}{  -- Pipes are flushed here}
00493   \textcolor{keywordflow}{process} (clk, reset_n)
00494 \textcolor{vhdlkeyword}{  begin}
00495     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00496       \textcolor{vhdlchar}{wr_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00497       \textcolor{vhdlchar}{wr_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00498       \textcolor{vhdlchar}{wr_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00499       \textcolor{vhdlchar}{wr_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00500       \textcolor{vhdlchar}{wr_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00501       \textcolor{vhdlchar}{wr_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00502       \textcolor{vhdlchar}{wr_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00503       \textcolor{vhdlchar}{wr_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00504       \textcolor{vhdlchar}{wr_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00505       \textcolor{vhdlchar}{wr_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00506       \textcolor{vhdlchar}{wr_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00507       \textcolor{vhdlchar}{wr_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00508       \textcolor{vhdlchar}{wr_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00509       \textcolor{vhdlchar}{wr_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00510       \textcolor{vhdlchar}{wr_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00511       \textcolor{vhdlchar}{wr_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00512       \textcolor{vhdlchar}{wr_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00513       \textcolor{vhdlchar}{wr_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00514       \textcolor{vhdlchar}{rd_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00515       \textcolor{vhdlchar}{rd_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00516       \textcolor{vhdlchar}{rd_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00517       \textcolor{vhdlchar}{rd_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00518       \textcolor{vhdlchar}{rd_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00519       \textcolor{vhdlchar}{rd_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00520       \textcolor{vhdlchar}{rd_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00521       \textcolor{vhdlchar}{rd_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00522       \textcolor{vhdlchar}{rd_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00523       \textcolor{vhdlchar}{rd_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00524       \textcolor{vhdlchar}{rd_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00525       \textcolor{vhdlchar}{rd_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00526       \textcolor{vhdlchar}{rd_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00527       \textcolor{vhdlchar}{rd_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00528       \textcolor{vhdlchar}{rd_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00529       \textcolor{vhdlchar}{rd_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00530       \textcolor{vhdlchar}{rd_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00531       \textcolor{vhdlchar}{rd_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00532       \textcolor{vhdlchar}{rd_addr_pipe_19} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00533       \textcolor{vhdlchar}{rd_addr_pipe_20} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00534       \textcolor{vhdlchar}{rd_addr_pipe_21} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00535     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00536 \textcolor{keyword}{      -- No Activity if the clock is}
00537       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cke}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00538         \textcolor{vhdlchar}{rd_addr_pipe_21} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_20};
00539         \textcolor{vhdlchar}{rd_addr_pipe_20} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_19};
00540         \textcolor{vhdlchar}{rd_addr_pipe_19} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_18};
00541         \textcolor{vhdlchar}{rd_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_17};
00542         \textcolor{vhdlchar}{rd_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_16};
00543         \textcolor{vhdlchar}{rd_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_15};
00544         \textcolor{vhdlchar}{rd_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_14};
00545         \textcolor{vhdlchar}{rd_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_13};
00546         \textcolor{vhdlchar}{rd_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_12};
00547         \textcolor{vhdlchar}{rd_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_11};
00548         \textcolor{vhdlchar}{rd_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_10};
00549         \textcolor{vhdlchar}{rd_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_9};
00550         \textcolor{vhdlchar}{rd_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_8};
00551         \textcolor{vhdlchar}{rd_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_7};
00552         \textcolor{vhdlchar}{rd_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_6};
00553         \textcolor{vhdlchar}{rd_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_5};
00554         \textcolor{vhdlchar}{rd_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_4};
00555         \textcolor{vhdlchar}{rd_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_3};
00556         \textcolor{vhdlchar}{rd_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_2};
00557         \textcolor{vhdlchar}{rd_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_1};
00558         \textcolor{vhdlchar}{rd_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_addr_pipe_0};
00559         \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00560         \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00561         \textcolor{vhdlchar}{wr_addr_pipe_18} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_17};
00562         \textcolor{vhdlchar}{wr_addr_pipe_17} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_16};
00563         \textcolor{vhdlchar}{wr_addr_pipe_16} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_15};
00564         \textcolor{vhdlchar}{wr_addr_pipe_15} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_14};
00565         \textcolor{vhdlchar}{wr_addr_pipe_14} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_13};
00566         \textcolor{vhdlchar}{wr_addr_pipe_13} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_12};
00567         \textcolor{vhdlchar}{wr_addr_pipe_12} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_11};
00568         \textcolor{vhdlchar}{wr_addr_pipe_11} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_10};
00569         \textcolor{vhdlchar}{wr_addr_pipe_10} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_9};
00570         \textcolor{vhdlchar}{wr_addr_pipe_9} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_8};
00571         \textcolor{vhdlchar}{wr_addr_pipe_8} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_7};
00572         \textcolor{vhdlchar}{wr_addr_pipe_7} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_6};
00573         \textcolor{vhdlchar}{wr_addr_pipe_6} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_5};
00574         \textcolor{vhdlchar}{wr_addr_pipe_5} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_4};
00575         \textcolor{vhdlchar}{wr_addr_pipe_4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_3};
00576         \textcolor{vhdlchar}{wr_addr_pipe_3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_2};
00577         \textcolor{vhdlchar}{wr_addr_pipe_2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_1};
00578         \textcolor{vhdlchar}{wr_addr_pipe_1} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_pipe_0};
00579         \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00580         \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00581         \textcolor{vhdlchar}{wr_addr_delayed_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_addr_delayed};
00582         \textcolor{vhdlchar}{write_burst_length_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{25} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_burst_length_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00583       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00584     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00585 
00586   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00587 
00588 \textcolor{keyword}{  -- Decode CAS Latency from bits a[6:4]}
00589   \textcolor{keywordflow}{process} (clk)
00590 \textcolor{vhdlkeyword}{  begin}
00591     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00592 \textcolor{keyword}{      -- No Activity if the clock is disabled}
00593       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cke}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00594 \textcolor{keyword}{        --Load mode register - set CAS latency, burst mode and length}
00595         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00596           \textcolor{vhdlchar}{burstmode} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)};
00597           \textcolor{vhdlchar}{burstlength} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_SLL}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00598 \textcolor{keyword}{          --CAS Latency = 3.0}
00599           \textcolor{keywordflow}{if} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"011"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00600             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0010"}\textcolor{vhdlchar}{)};
00601 \textcolor{keyword}{          --CAS Latency = 4.0}
00602           \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00603             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0011"}\textcolor{vhdlchar}{)};
00604 \textcolor{keyword}{          --CAS Latency = 5.0}
00605           \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00606             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0100"}\textcolor{vhdlchar}{)};
00607 \textcolor{keyword}{          --CAS Latency = 6.0}
00608           \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"110"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00609             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0101"}\textcolor{vhdlchar}{)};
00610           \textcolor{keywordflow}{else}
00611             \textcolor{vhdlchar}{tcl} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0110"}\textcolor{vhdlchar}{)};
00612           \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00613 \textcolor{keyword}{        --Get additive latency}
00614         \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00615           \textcolor{vhdlchar}{additive_latency} \textcolor{vhdlchar}{<=} \textcolor{comment}{Std\_Logic\_Vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{A\_ToStdLogicVector}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      a}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00616         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00617       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00618     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00619 
00620   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00621 
00622 \textcolor{keyword}{  --Calculate actual write and read latency}
00623   \textcolor{keywordflow}{process} (additive_latency, tcl)
00624 \textcolor{vhdlkeyword}{  begin}
00625       \textcolor{vhdlchar}{read_latency} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{tcl}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      additive_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00626       \textcolor{vhdlchar}{write_latency} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{tcl}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      additive_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00627 
00628   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00629 
00630 \textcolor{keyword}{  -- Burst support - make the wr\_addr & rd\_addr keep counting}
00631   \textcolor{keywordflow}{process} (clk, reset_n)
00632 \textcolor{vhdlkeyword}{  begin}
00633     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00634       \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00635       \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00636     \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00637 \textcolor{keyword}{      -- Reset write address otherwise if the first write is partial it breaks!}
00638       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00639         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00640         \textcolor{vhdlchar}{wr_burst_counter} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00641       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00642         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      addr_col};
00643         \textcolor{vhdlchar}{wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00644         \textcolor{vhdlchar}{wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00645       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_cmd} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_cmd_echo}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00646         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wr_burst_counter};
00647         \textcolor{vhdlchar}{wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      wr_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00648       \textcolor{keywordflow}{else}
00649         \textcolor{vhdlchar}{wr_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00650       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00651 \textcolor{keyword}{      -- Reset read address otherwise if the first write is partial it breaks!}
00652       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00653         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00654       \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00655         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{
      addr_col};
00656         \textcolor{vhdlchar}{rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{ba} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{open_rows}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{CONV\_INTEGER}\textcolor{vhdlchar}{(}\textcolor{comment}{UNSIGNED}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      current_row}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00657         \textcolor{vhdlchar}{rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      addr_col}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00658       \textcolor{keywordflow}{elsif} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_cmd} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{dq_valid}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_valid}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_cmd_echo}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00659         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd_burst_counter};
00660         \textcolor{vhdlchar}{rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_EXT} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      rd_burst_counter}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{+} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)};
00661       \textcolor{keywordflow}{else}
00662         \textcolor{vhdlchar}{rd_addr_pipe_0} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"0000000000000000000000000"}\textcolor{vhdlchar}{)};
00663       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00664     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00665 
00666   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00667 
00668 \textcolor{keyword}{  -- read data transition from single to double clock rate}
00669   \textcolor{keywordflow}{process} (clk)
00670 \textcolor{vhdlkeyword}{  begin}
00671     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00672       \textcolor{vhdlchar}{first_half_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)};
00673       \textcolor{vhdlchar}{second_half_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_data}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00674     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00675 
00676   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00677 
00678   \textcolor{vhdlchar}{read_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{second_half_dq}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      first_half_dq}\textcolor{vhdlchar}{)};
00679   \textcolor{vhdlchar}{dq_temp} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dq_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{read_dq}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00680   \textcolor{vhdlchar}{dqs_temp} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dqs_valid}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_REP}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{Z}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00681   \textcolor{vhdlchar}{mem_dqs} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dqs_temp};
00682   \textcolor{vhdlchar}{mem_dq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dq_temp};
00683 \textcolor{keyword}{  --Pipelining registers for burst counting}
00684   \textcolor{keywordflow}{process} (clk)
00685 \textcolor{vhdlkeyword}{  begin}
00686     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00687       \textcolor{vhdlchar}{write_valid_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_valid};
00688       \textcolor{vhdlchar}{read_valid_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid};
00689       \textcolor{vhdlchar}{write_valid_r2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_valid_r};
00690       \textcolor{vhdlchar}{write_valid_r3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_valid_r2};
00691       \textcolor{vhdlchar}{write_to_ram_r} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{write_to_ram};
00692       \textcolor{vhdlchar}{read_valid_r2} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid_r};
00693       \textcolor{vhdlchar}{read_valid_r3} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid_r2};
00694       \textcolor{vhdlchar}{read_valid_r4} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid_r3};
00695     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00696 
00697   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00698 
00699   \textcolor{vhdlchar}{write_to_ram} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{burstlength}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_valid} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r2}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_valid} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{write_valid_r}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00700   \textcolor{vhdlchar}{dq_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{burstlength}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_valid_r} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_valid_r2}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_valid_r3}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{read_valid_r4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{read_valid_r} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{
      read_valid_r2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00701   \textcolor{vhdlchar}{dqs_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{dq_valid} \textcolor{keywordflow}{OR} \textcolor{vhdlchar}{dqs_valid_temp};
00702 \textcolor{keyword}{  -- }
00703   \textcolor{keywordflow}{process} (clk)
00704 \textcolor{vhdlkeyword}{  begin}
00705     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00706       \textcolor{vhdlchar}{dqs_valid_temp} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{read_valid};
00707     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00708 
00709   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00710 
00711 \textcolor{keyword}{  --capture first half of write data with rising edge of DQS, for simulation use only 1 DQS pin}
00712   \textcolor{keywordflow}{process} (mem_dqs)
00713 \textcolor{vhdlkeyword}{  begin}
00714     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00715       \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dq}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00716       \textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dm}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00717     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00718 
00719   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00720 
00721 \textcolor{keyword}{  --capture second half of write data with falling edge of DQS, for simulation use only 1 DQS pin}
00722   \textcolor{keywordflow}{process} (mem_dqs)
00723 \textcolor{vhdlkeyword}{  begin}
00724     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{mem_dqs}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00725       \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dq}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00726       \textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=}  \textcolor{keywordflow}{transport} \textcolor{vhdlchar}{mem_dm}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{after} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}.\textcolor{vhdllogic}{1} \textcolor{vhdlchar}{ns} ;
00727     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00728 
00729   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00730 
00731 \textcolor{keyword}{  --Support for incomplete writes, do a read-modify-write with mem\_bytes and the write data}
00732   \textcolor{keywordflow}{process} (clk)
00733 \textcolor{vhdlkeyword}{  begin}
00734     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00735       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00736         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00737       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00738     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00739 
00740   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00741 
00742   \textcolor{keywordflow}{process} (clk)
00743 \textcolor{vhdlkeyword}{  begin}
00744     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00745       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00746         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00747       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00748     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00749 
00750   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00751 
00752   \textcolor{keywordflow}{process} (clk)
00753 \textcolor{vhdlkeyword}{  begin}
00754     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00755       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00756         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{23} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00757       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00758     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00759 
00760   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00761 
00762   \textcolor{keywordflow}{process} (clk)
00763 \textcolor{vhdlkeyword}{  begin}
00764     \textcolor{keywordflow}{if} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00765       \textcolor{keywordflow}{if} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00766         \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{dm_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      mem_bytes}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{dq_captured}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{24}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00767       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00768     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00769 
00770   \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00771 
00772 \textcolor{keyword}{  --DDR2 has variable write latency too, so use write\_latency to select which pipeline stage drives valid}
00773   \textcolor{vhdlchar}{write_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{wr_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00774 \textcolor{keyword}{  --DDR2 has variable write latency too, so use write\_latency to select which pipeline stage drives addr}
00775   \textcolor{vhdlchar}{wr_addr_delayed} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_0}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_1}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_2}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_3}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_4}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_5}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_6}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_7}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_8}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_9}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_10}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_11}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_12}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_13}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_14}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_15}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_16}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      write_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_pipe_17}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{wr_addr_pipe_18}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00776   \textcolor{vhdlchar}{burst_term} \textcolor{vhdlchar}{<=} \textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00777   \textcolor{vhdlchar}{mem_bytes} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{to\_std\_logic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{rmw_address} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{
      wr_addr_delayed_r}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{write_to_ram_r}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rmw_temp}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{read_data}\textcolor{vhdlchar}{)};
00778   \textcolor{vhdlchar}{rmw_address} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{write_to_ram}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      wr_addr_delayed}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{read_addr_delayed}\textcolor{vhdlchar}{)};
00779 \textcolor{keyword}{  --use read\_latency to select which pipeline stage drives addr}
00780   \textcolor{vhdlchar}{read_addr_delayed} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_0}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_1}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_2}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_3}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_4}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_5}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_6}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_7}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_8}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_9}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_10}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_11}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_12}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_13}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_14}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_15}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_16}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_17}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_18}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_19}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_addr_pipe_20}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rd_addr_pipe_21}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00781 \textcolor{keyword}{  --use read\_latency to select which pipeline stage drives valid}
00782   \textcolor{vhdlchar}{read_valid} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{5}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000000111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{7}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{8}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{13}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{14}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000001111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{16}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{17}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{18}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{19}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogic}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000000000000000000000000000"}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{&} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{
      read_latency}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"00000000000000000000000000010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{
      rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{20}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rd_valid_pipe}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{21}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00783 \textcolor{keyword}{--synthesis translate\_off}
00784     \textcolor{vhdlchar}{txt_code} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010011000100110101010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"001"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010000010101001001000110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010100000101001001000101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"011"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010000010100001101010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "001000000101011101010010"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"101"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "001000000101001001000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"110"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010000100101001101010100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{A\_WE\_StdLogicVector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{cmd_code} \textcolor{vhdlchar}{=} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"111"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{
      "010011100100111101010000"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{,} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{"010000100100000101000100"}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{)};
00785 \textcolor{keyword}{--synthesis translate\_on}
00786 
00787 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{europa};
00788 
\end{DoxyCode}
