<root versionMajor = "1" versionMinor = "5">
  <kernel name="instrumentation_wrapper" language="c" vlnv="xilinx.com:hls:instrumentation_wrapper:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_none">
    <ports>
      <port name="FINNIX" mode="write_only" dataWidth="392" portType="stream"/>
      <port name="FINNOX" mode="read_only" dataWidth="8" portType="stream"/>
      <port name="S_AXI_CTRL" portType="addressable" mode="slave" base="0x0" range="0x58" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="finnix" addressQualifier="4" port="FINNIX" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;ap_uint&lt;392&gt;, 0&gt;&amp;" origName="finnix" origUse="variable"/>
      <arg id="1" name="finnox" addressQualifier="4" port="FINNOX" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;ap_uint&lt;8&gt;, 0&gt;&amp;" origName="finnox" origUse="variable"/>
      <arg id="2" name="cfg" addressQualifier="0" port="S_AXI_CTRL" hostOffset="0x0" hostSize="0x4" offset="0x10" size="0x4" type="unsigned int"/>
      <arg id="3" name="status" addressQualifier="0" port="S_AXI_CTRL" hostOffset="0x0" hostSize="0x8" offset="0x18" size="0x4" type="void*"/>
      <arg id="4" name="latency" addressQualifier="0" port="S_AXI_CTRL" hostOffset="0x0" hostSize="0x8" offset="0x28" size="0x4" type="void*"/>
      <arg id="5" name="interval" addressQualifier="0" port="S_AXI_CTRL" hostOffset="0x0" hostSize="0x8" offset="0x38" size="0x4" type="void*"/>
      <arg id="6" name="checksum" addressQualifier="0" port="S_AXI_CTRL" hostOffset="0x0" hostSize="0x8" offset="0x48" size="0x4" type="void*"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
