#
# @Fill in the agreement
# 1. Complete comments must be filled in before configuration items. Comments must not be filled in the same line of
# configuration items and invalid Spaces must not be added between configuration items
# 2. The value can be in 10 or hexadecimal format. The hexadecimal value starts with "0x"
# 3. Some configuration items do not need to be filled in a specific product. To facilitate other products to copy and
# fill in the configuration items, do not delete them
# 4. Configuration item

# Configuration item: Number of optical modules
# Description: Format dev_num_[main_dev]_[minor_dev]
# Note:	main_dev,optical module is 3, minor_dev, 0:does not exist
dev_num_3_0=66

# Configuration items::	optical module EEPROM size
# Description: Format eeprom_size_[main_dev]_[index]
# Note:	main_dev,optical module is 3, index, Optical module index, starting from 1
eeprom_size_3_1=0x8180
eeprom_size_3_2=0x8180
eeprom_size_3_3=0x8180
eeprom_size_3_4=0x8180
eeprom_size_3_5=0x8180
eeprom_size_3_6=0x8180
eeprom_size_3_7=0x8180
eeprom_size_3_8=0x8180
eeprom_size_3_9=0x8180
eeprom_size_3_10=0x8180
eeprom_size_3_11=0x8180
eeprom_size_3_12=0x8180
eeprom_size_3_13=0x8180
eeprom_size_3_14=0x8180
eeprom_size_3_15=0x8180
eeprom_size_3_16=0x8180
eeprom_size_3_17=0x8180
eeprom_size_3_18=0x8180
eeprom_size_3_19=0x8180
eeprom_size_3_20=0x8180
eeprom_size_3_21=0x8180
eeprom_size_3_22=0x8180
eeprom_size_3_23=0x8180
eeprom_size_3_24=0x8180
eeprom_size_3_25=0x8180
eeprom_size_3_26=0x8180
eeprom_size_3_27=0x8180
eeprom_size_3_28=0x8180
eeprom_size_3_29=0x8180
eeprom_size_3_30=0x8180
eeprom_size_3_31=0x8180
eeprom_size_3_32=0x8180
eeprom_size_3_33=0x8180
eeprom_size_3_34=0x8180
eeprom_size_3_35=0x8180
eeprom_size_3_36=0x8180
eeprom_size_3_37=0x8180
eeprom_size_3_38=0x8180
eeprom_size_3_39=0x8180
eeprom_size_3_40=0x8180
eeprom_size_3_41=0x8180
eeprom_size_3_42=0x8180
eeprom_size_3_43=0x8180
eeprom_size_3_44=0x8180
eeprom_size_3_45=0x8180
eeprom_size_3_46=0x8180
eeprom_size_3_47=0x8180
eeprom_size_3_48=0x8180
eeprom_size_3_49=0x8180
eeprom_size_3_50=0x8180
eeprom_size_3_51=0x8180
eeprom_size_3_52=0x8180
eeprom_size_3_53=0x8180
eeprom_size_3_54=0x8180
eeprom_size_3_55=0x8180
eeprom_size_3_56=0x8180
eeprom_size_3_57=0x8180
eeprom_size_3_58=0x8180
eeprom_size_3_59=0x8180
eeprom_size_3_60=0x8180
eeprom_size_3_61=0x8180
eeprom_size_3_62=0x8180
eeprom_size_3_63=0x8180
eeprom_size_3_64=0x8180
eeprom_size_3_65=0x8180
eeprom_size_3_66=0x8180

# Configuration items:	optical module EEPROM sysfs path
# Description: Format eeprom_size_[main_dev]_[index]
# Note:	main_dev,optical module is 3, index, Optical module index, starting from 1
eeprom_path_3_1=/sys/bus/i2c/devices/106-0050/eeprom
eeprom_path_3_2=/sys/bus/i2c/devices/107-0050/eeprom
eeprom_path_3_3=/sys/bus/i2c/devices/108-0050/eeprom
eeprom_path_3_4=/sys/bus/i2c/devices/109-0050/eeprom
eeprom_path_3_5=/sys/bus/i2c/devices/110-0050/eeprom
eeprom_path_3_6=/sys/bus/i2c/devices/111-0050/eeprom
eeprom_path_3_7=/sys/bus/i2c/devices/112-0050/eeprom
eeprom_path_3_8=/sys/bus/i2c/devices/113-0050/eeprom
eeprom_path_3_9=/sys/bus/i2c/devices/114-0050/eeprom
eeprom_path_3_10=/sys/bus/i2c/devices/115-0050/eeprom
eeprom_path_3_11=/sys/bus/i2c/devices/116-0050/eeprom
eeprom_path_3_12=/sys/bus/i2c/devices/117-0050/eeprom
eeprom_path_3_13=/sys/bus/i2c/devices/118-0050/eeprom
eeprom_path_3_14=/sys/bus/i2c/devices/119-0050/eeprom
eeprom_path_3_15=/sys/bus/i2c/devices/120-0050/eeprom
eeprom_path_3_16=/sys/bus/i2c/devices/121-0050/eeprom
eeprom_path_3_17=/sys/bus/i2c/devices/122-0050/eeprom
eeprom_path_3_18=/sys/bus/i2c/devices/123-0050/eeprom
eeprom_path_3_19=/sys/bus/i2c/devices/124-0050/eeprom
eeprom_path_3_20=/sys/bus/i2c/devices/125-0050/eeprom
eeprom_path_3_21=/sys/bus/i2c/devices/126-0050/eeprom
eeprom_path_3_22=/sys/bus/i2c/devices/127-0050/eeprom
eeprom_path_3_23=/sys/bus/i2c/devices/128-0050/eeprom
eeprom_path_3_24=/sys/bus/i2c/devices/129-0050/eeprom
eeprom_path_3_25=/sys/bus/i2c/devices/130-0050/eeprom
eeprom_path_3_26=/sys/bus/i2c/devices/131-0050/eeprom
eeprom_path_3_27=/sys/bus/i2c/devices/132-0050/eeprom
eeprom_path_3_28=/sys/bus/i2c/devices/133-0050/eeprom
eeprom_path_3_29=/sys/bus/i2c/devices/134-0050/eeprom
eeprom_path_3_30=/sys/bus/i2c/devices/135-0050/eeprom
eeprom_path_3_31=/sys/bus/i2c/devices/136-0050/eeprom
eeprom_path_3_32=/sys/bus/i2c/devices/137-0050/eeprom
eeprom_path_3_33=/sys/bus/i2c/devices/138-0050/eeprom
eeprom_path_3_34=/sys/bus/i2c/devices/139-0050/eeprom
eeprom_path_3_35=/sys/bus/i2c/devices/140-0050/eeprom
eeprom_path_3_36=/sys/bus/i2c/devices/141-0050/eeprom
eeprom_path_3_37=/sys/bus/i2c/devices/142-0050/eeprom
eeprom_path_3_38=/sys/bus/i2c/devices/143-0050/eeprom
eeprom_path_3_39=/sys/bus/i2c/devices/144-0050/eeprom
eeprom_path_3_40=/sys/bus/i2c/devices/145-0050/eeprom
eeprom_path_3_41=/sys/bus/i2c/devices/146-0050/eeprom
eeprom_path_3_42=/sys/bus/i2c/devices/147-0050/eeprom
eeprom_path_3_43=/sys/bus/i2c/devices/148-0050/eeprom
eeprom_path_3_44=/sys/bus/i2c/devices/149-0050/eeprom
eeprom_path_3_45=/sys/bus/i2c/devices/150-0050/eeprom
eeprom_path_3_46=/sys/bus/i2c/devices/151-0050/eeprom
eeprom_path_3_47=/sys/bus/i2c/devices/152-0050/eeprom
eeprom_path_3_48=/sys/bus/i2c/devices/153-0050/eeprom
eeprom_path_3_49=/sys/bus/i2c/devices/154-0050/eeprom
eeprom_path_3_50=/sys/bus/i2c/devices/155-0050/eeprom
eeprom_path_3_51=/sys/bus/i2c/devices/156-0050/eeprom
eeprom_path_3_52=/sys/bus/i2c/devices/157-0050/eeprom
eeprom_path_3_53=/sys/bus/i2c/devices/158-0050/eeprom
eeprom_path_3_54=/sys/bus/i2c/devices/159-0050/eeprom
eeprom_path_3_55=/sys/bus/i2c/devices/160-0050/eeprom
eeprom_path_3_56=/sys/bus/i2c/devices/161-0050/eeprom
eeprom_path_3_57=/sys/bus/i2c/devices/162-0050/eeprom
eeprom_path_3_58=/sys/bus/i2c/devices/163-0050/eeprom
eeprom_path_3_59=/sys/bus/i2c/devices/164-0050/eeprom
eeprom_path_3_60=/sys/bus/i2c/devices/165-0050/eeprom
eeprom_path_3_61=/sys/bus/i2c/devices/166-0050/eeprom
eeprom_path_3_62=/sys/bus/i2c/devices/167-0050/eeprom
eeprom_path_3_63=/sys/bus/i2c/devices/168-0050/eeprom
eeprom_path_3_64=/sys/bus/i2c/devices/169-0050/eeprom
eeprom_path_3_65=/sys/bus/i2c/devices/59-0050/eeprom
eeprom_path_3_66=/sys/bus/i2c/devices/60-0050/eeprom


# Configuration items:	Optical module CPLD register
# Description: Format sff_cpld_reg_[sff_index]_[cpld_reg]
# Note:	sff_index indicates the optical module number, starting from 1. 0 indicates that the power_on register is useful
# cpld_reg 1:power_on 2:tx_fault, 3:tx_dis 4:reserve 5:rx_los
# 6:reset 7:lpmode 8:module_present 9:interrupt


# 800G module reset signal 
sff_cpld_reg.mode_1_6=config
sff_cpld_reg.src_1_6=cpld
sff_cpld_reg.frmt_1_6=bit
sff_cpld_reg.pola_1_6=negative
sff_cpld_reg.addr_1_6=0x00020072
sff_cpld_reg.len_1_6=1
sff_cpld_reg.bit_offset_1_6=0

sff_cpld_reg.mode_2_6=config
sff_cpld_reg.src_2_6=cpld
sff_cpld_reg.frmt_2_6=bit
sff_cpld_reg.pola_2_6=negative
sff_cpld_reg.addr_2_6=0x00020072
sff_cpld_reg.len_2_6=1
sff_cpld_reg.bit_offset_2_6=1

sff_cpld_reg.mode_3_6=config
sff_cpld_reg.src_3_6=cpld
sff_cpld_reg.frmt_3_6=bit
sff_cpld_reg.pola_3_6=negative
sff_cpld_reg.addr_3_6=0x00020072
sff_cpld_reg.len_3_6=1
sff_cpld_reg.bit_offset_3_6=2

sff_cpld_reg.mode_4_6=config
sff_cpld_reg.src_4_6=cpld
sff_cpld_reg.frmt_4_6=bit
sff_cpld_reg.pola_4_6=negative
sff_cpld_reg.addr_4_6=0x00020072
sff_cpld_reg.len_4_6=1
sff_cpld_reg.bit_offset_4_6=3

sff_cpld_reg.mode_5_6=config
sff_cpld_reg.src_5_6=cpld
sff_cpld_reg.frmt_5_6=bit
sff_cpld_reg.pola_5_6=negative
sff_cpld_reg.addr_5_6=0x00020072
sff_cpld_reg.len_5_6=1
sff_cpld_reg.bit_offset_5_6=4

sff_cpld_reg.mode_6_6=config
sff_cpld_reg.src_6_6=cpld
sff_cpld_reg.frmt_6_6=bit
sff_cpld_reg.pola_6_6=negative
sff_cpld_reg.addr_6_6=0x00020072
sff_cpld_reg.len_6_6=1
sff_cpld_reg.bit_offset_6_6=5

sff_cpld_reg.mode_7_6=config
sff_cpld_reg.src_7_6=cpld
sff_cpld_reg.frmt_7_6=bit
sff_cpld_reg.pola_7_6=negative
sff_cpld_reg.addr_7_6=0x00020072
sff_cpld_reg.len_7_6=1
sff_cpld_reg.bit_offset_7_6=6

sff_cpld_reg.mode_8_6=config
sff_cpld_reg.src_8_6=cpld
sff_cpld_reg.frmt_8_6=bit
sff_cpld_reg.pola_8_6=negative
sff_cpld_reg.addr_8_6=0x00020072
sff_cpld_reg.len_8_6=1
sff_cpld_reg.bit_offset_8_6=7

sff_cpld_reg.mode_9_6=config
sff_cpld_reg.src_9_6=cpld
sff_cpld_reg.frmt_9_6=bit
sff_cpld_reg.pola_9_6=negative
sff_cpld_reg.addr_9_6=0x00020071
sff_cpld_reg.len_9_6=1
sff_cpld_reg.bit_offset_9_6=0

sff_cpld_reg.mode_10_6=config
sff_cpld_reg.src_10_6=cpld
sff_cpld_reg.frmt_10_6=bit
sff_cpld_reg.pola_10_6=negative
sff_cpld_reg.addr_10_6=0x00020071
sff_cpld_reg.len_10_6=1
sff_cpld_reg.bit_offset_10_6=1

sff_cpld_reg.mode_11_6=config
sff_cpld_reg.src_11_6=cpld
sff_cpld_reg.frmt_11_6=bit
sff_cpld_reg.pola_11_6=negative
sff_cpld_reg.addr_11_6=0x00020071
sff_cpld_reg.len_11_6=1
sff_cpld_reg.bit_offset_11_6=2

sff_cpld_reg.mode_12_6=config
sff_cpld_reg.src_12_6=cpld
sff_cpld_reg.frmt_12_6=bit
sff_cpld_reg.pola_12_6=negative
sff_cpld_reg.addr_12_6=0x00020071
sff_cpld_reg.len_12_6=1
sff_cpld_reg.bit_offset_12_6=3

sff_cpld_reg.mode_13_6=config
sff_cpld_reg.src_13_6=cpld
sff_cpld_reg.frmt_13_6=bit
sff_cpld_reg.pola_13_6=negative
sff_cpld_reg.addr_13_6=0x00020071
sff_cpld_reg.len_13_6=1
sff_cpld_reg.bit_offset_13_6=4

sff_cpld_reg.mode_14_6=config
sff_cpld_reg.src_14_6=cpld
sff_cpld_reg.frmt_14_6=bit
sff_cpld_reg.pola_14_6=negative
sff_cpld_reg.addr_14_6=0x00020071
sff_cpld_reg.len_14_6=1
sff_cpld_reg.bit_offset_14_6=5

sff_cpld_reg.mode_15_6=config
sff_cpld_reg.src_15_6=cpld
sff_cpld_reg.frmt_15_6=bit
sff_cpld_reg.pola_15_6=negative
sff_cpld_reg.addr_15_6=0x00020071
sff_cpld_reg.len_15_6=1
sff_cpld_reg.bit_offset_15_6=6

sff_cpld_reg.mode_16_6=config
sff_cpld_reg.src_16_6=cpld
sff_cpld_reg.frmt_16_6=bit
sff_cpld_reg.pola_16_6=negative
sff_cpld_reg.addr_16_6=0x00020071
sff_cpld_reg.len_16_6=1
sff_cpld_reg.bit_offset_16_6=7

sff_cpld_reg.mode_17_6=config
sff_cpld_reg.src_17_6=cpld
sff_cpld_reg.frmt_17_6=bit
sff_cpld_reg.pola_17_6=negative
sff_cpld_reg.addr_17_6=0x00020070
sff_cpld_reg.len_17_6=1
sff_cpld_reg.bit_offset_17_6=0

sff_cpld_reg.mode_18_6=config
sff_cpld_reg.src_18_6=cpld
sff_cpld_reg.frmt_18_6=bit
sff_cpld_reg.pola_18_6=negative
sff_cpld_reg.addr_18_6=0x00020070
sff_cpld_reg.len_18_6=1
sff_cpld_reg.bit_offset_18_6=1

sff_cpld_reg.mode_19_6=config
sff_cpld_reg.src_19_6=cpld
sff_cpld_reg.frmt_19_6=bit
sff_cpld_reg.pola_19_6=negative
sff_cpld_reg.addr_19_6=0x00020070
sff_cpld_reg.len_19_6=1
sff_cpld_reg.bit_offset_19_6=2

sff_cpld_reg.mode_20_6=config
sff_cpld_reg.src_20_6=cpld
sff_cpld_reg.frmt_20_6=bit
sff_cpld_reg.pola_20_6=negative
sff_cpld_reg.addr_20_6=0x00020070
sff_cpld_reg.len_20_6=1
sff_cpld_reg.bit_offset_20_6=3

sff_cpld_reg.mode_21_6=config
sff_cpld_reg.src_21_6=cpld
sff_cpld_reg.frmt_21_6=bit
sff_cpld_reg.pola_21_6=negative
sff_cpld_reg.addr_21_6=0x00020070
sff_cpld_reg.len_21_6=1
sff_cpld_reg.bit_offset_21_6=4

sff_cpld_reg.mode_22_6=config
sff_cpld_reg.src_22_6=cpld
sff_cpld_reg.frmt_22_6=bit
sff_cpld_reg.pola_22_6=negative
sff_cpld_reg.addr_22_6=0x00020070
sff_cpld_reg.len_22_6=1
sff_cpld_reg.bit_offset_22_6=5

sff_cpld_reg.mode_23_6=config
sff_cpld_reg.src_23_6=cpld
sff_cpld_reg.frmt_23_6=bit
sff_cpld_reg.pola_23_6=negative
sff_cpld_reg.addr_23_6=0x00020070
sff_cpld_reg.len_23_6=1
sff_cpld_reg.bit_offset_23_6=6

sff_cpld_reg.mode_24_6=config
sff_cpld_reg.src_24_6=cpld
sff_cpld_reg.frmt_24_6=bit
sff_cpld_reg.pola_24_6=negative
sff_cpld_reg.addr_24_6=0x00020070
sff_cpld_reg.len_24_6=1
sff_cpld_reg.bit_offset_24_6=7

sff_cpld_reg.mode_25_6=config
sff_cpld_reg.src_25_6=cpld
sff_cpld_reg.frmt_25_6=bit
sff_cpld_reg.pola_25_6=negative
sff_cpld_reg.addr_25_6=0x00030074
sff_cpld_reg.len_25_6=1
sff_cpld_reg.bit_offset_25_6=0

sff_cpld_reg.mode_26_6=config
sff_cpld_reg.src_26_6=cpld
sff_cpld_reg.frmt_26_6=bit
sff_cpld_reg.pola_26_6=negative
sff_cpld_reg.addr_26_6=0x00030074
sff_cpld_reg.len_26_6=1
sff_cpld_reg.bit_offset_26_6=1

sff_cpld_reg.mode_27_6=config
sff_cpld_reg.src_27_6=cpld
sff_cpld_reg.frmt_27_6=bit
sff_cpld_reg.pola_27_6=negative
sff_cpld_reg.addr_27_6=0x00030074
sff_cpld_reg.len_27_6=1
sff_cpld_reg.bit_offset_27_6=2

sff_cpld_reg.mode_28_6=config
sff_cpld_reg.src_28_6=cpld
sff_cpld_reg.frmt_28_6=bit
sff_cpld_reg.pola_28_6=negative
sff_cpld_reg.addr_28_6=0x00030074
sff_cpld_reg.len_28_6=1
sff_cpld_reg.bit_offset_28_6=3

sff_cpld_reg.mode_29_6=config
sff_cpld_reg.src_29_6=cpld
sff_cpld_reg.frmt_29_6=bit
sff_cpld_reg.pola_29_6=negative
sff_cpld_reg.addr_29_6=0x00030074
sff_cpld_reg.len_29_6=1
sff_cpld_reg.bit_offset_29_6=4

sff_cpld_reg.mode_30_6=config
sff_cpld_reg.src_30_6=cpld
sff_cpld_reg.frmt_30_6=bit
sff_cpld_reg.pola_30_6=negative
sff_cpld_reg.addr_30_6=0x00030074
sff_cpld_reg.len_30_6=1
sff_cpld_reg.bit_offset_30_6=5

sff_cpld_reg.mode_31_6=config
sff_cpld_reg.src_31_6=cpld
sff_cpld_reg.frmt_31_6=bit
sff_cpld_reg.pola_31_6=negative
sff_cpld_reg.addr_31_6=0x00030074
sff_cpld_reg.len_31_6=1
sff_cpld_reg.bit_offset_31_6=6

sff_cpld_reg.mode_32_6=config
sff_cpld_reg.src_32_6=cpld
sff_cpld_reg.frmt_32_6=bit
sff_cpld_reg.pola_32_6=negative
sff_cpld_reg.addr_32_6=0x00030074
sff_cpld_reg.len_32_6=1
sff_cpld_reg.bit_offset_32_6=7

sff_cpld_reg.mode_33_6=config
sff_cpld_reg.src_33_6=cpld
sff_cpld_reg.frmt_33_6=bit
sff_cpld_reg.pola_33_6=negative
sff_cpld_reg.addr_33_6=0x00030073
sff_cpld_reg.len_33_6=1
sff_cpld_reg.bit_offset_33_6=0

sff_cpld_reg.mode_34_6=config
sff_cpld_reg.src_34_6=cpld
sff_cpld_reg.frmt_34_6=bit
sff_cpld_reg.pola_34_6=negative
sff_cpld_reg.addr_34_6=0x00030073
sff_cpld_reg.len_34_6=1
sff_cpld_reg.bit_offset_34_6=1

sff_cpld_reg.mode_35_6=config
sff_cpld_reg.src_35_6=cpld
sff_cpld_reg.frmt_35_6=bit
sff_cpld_reg.pola_35_6=negative
sff_cpld_reg.addr_35_6=0x00030073
sff_cpld_reg.len_35_6=1
sff_cpld_reg.bit_offset_35_6=2

sff_cpld_reg.mode_36_6=config
sff_cpld_reg.src_36_6=cpld
sff_cpld_reg.frmt_36_6=bit
sff_cpld_reg.pola_36_6=negative
sff_cpld_reg.addr_36_6=0x00030073
sff_cpld_reg.len_36_6=1
sff_cpld_reg.bit_offset_36_6=3

sff_cpld_reg.mode_37_6=config
sff_cpld_reg.src_37_6=cpld
sff_cpld_reg.frmt_37_6=bit
sff_cpld_reg.pola_37_6=negative
sff_cpld_reg.addr_37_6=0x00030073
sff_cpld_reg.len_37_6=1
sff_cpld_reg.bit_offset_37_6=4

sff_cpld_reg.mode_38_6=config
sff_cpld_reg.src_38_6=cpld
sff_cpld_reg.frmt_38_6=bit
sff_cpld_reg.pola_38_6=negative
sff_cpld_reg.addr_38_6=0x00030073
sff_cpld_reg.len_38_6=1
sff_cpld_reg.bit_offset_38_6=5

sff_cpld_reg.mode_39_6=config
sff_cpld_reg.src_39_6=cpld
sff_cpld_reg.frmt_39_6=bit
sff_cpld_reg.pola_39_6=negative
sff_cpld_reg.addr_39_6=0x00030073
sff_cpld_reg.len_39_6=1
sff_cpld_reg.bit_offset_39_6=6

sff_cpld_reg.mode_40_6=config
sff_cpld_reg.src_40_6=cpld
sff_cpld_reg.frmt_40_6=bit
sff_cpld_reg.pola_40_6=negative
sff_cpld_reg.addr_40_6=0x00030073
sff_cpld_reg.len_40_6=1
sff_cpld_reg.bit_offset_40_6=7

sff_cpld_reg.mode_41_6=config
sff_cpld_reg.src_41_6=cpld
sff_cpld_reg.frmt_41_6=bit
sff_cpld_reg.pola_41_6=negative
sff_cpld_reg.addr_41_6=0x00030072
sff_cpld_reg.len_41_6=1
sff_cpld_reg.bit_offset_41_6=0

sff_cpld_reg.mode_42_6=config
sff_cpld_reg.src_42_6=cpld
sff_cpld_reg.frmt_42_6=bit
sff_cpld_reg.pola_42_6=negative
sff_cpld_reg.addr_42_6=0x00030072
sff_cpld_reg.len_42_6=1
sff_cpld_reg.bit_offset_42_6=1

sff_cpld_reg.mode_43_6=config
sff_cpld_reg.src_43_6=cpld
sff_cpld_reg.frmt_43_6=bit
sff_cpld_reg.pola_43_6=negative
sff_cpld_reg.addr_43_6=0x00030072
sff_cpld_reg.len_43_6=1
sff_cpld_reg.bit_offset_43_6=2

sff_cpld_reg.mode_44_6=config
sff_cpld_reg.src_44_6=cpld
sff_cpld_reg.frmt_44_6=bit
sff_cpld_reg.pola_44_6=negative
sff_cpld_reg.addr_44_6=0x00030072
sff_cpld_reg.len_44_6=1
sff_cpld_reg.bit_offset_44_6=3

sff_cpld_reg.mode_45_6=config
sff_cpld_reg.src_45_6=cpld
sff_cpld_reg.frmt_45_6=bit
sff_cpld_reg.pola_45_6=negative
sff_cpld_reg.addr_45_6=0x00030072
sff_cpld_reg.len_45_6=1
sff_cpld_reg.bit_offset_45_6=4

sff_cpld_reg.mode_46_6=config
sff_cpld_reg.src_46_6=cpld
sff_cpld_reg.frmt_46_6=bit
sff_cpld_reg.pola_46_6=negative
sff_cpld_reg.addr_46_6=0x00030072
sff_cpld_reg.len_46_6=1
sff_cpld_reg.bit_offset_46_6=5

sff_cpld_reg.mode_47_6=config
sff_cpld_reg.src_47_6=cpld
sff_cpld_reg.frmt_47_6=bit
sff_cpld_reg.pola_47_6=negative
sff_cpld_reg.addr_47_6=0x00030072
sff_cpld_reg.len_47_6=1
sff_cpld_reg.bit_offset_47_6=6

sff_cpld_reg.mode_48_6=config
sff_cpld_reg.src_48_6=cpld
sff_cpld_reg.frmt_48_6=bit
sff_cpld_reg.pola_48_6=negative
sff_cpld_reg.addr_48_6=0x00030072
sff_cpld_reg.len_48_6=1
sff_cpld_reg.bit_offset_48_6=7

sff_cpld_reg.mode_49_6=config
sff_cpld_reg.src_49_6=cpld
sff_cpld_reg.frmt_49_6=bit
sff_cpld_reg.pola_49_6=negative
sff_cpld_reg.addr_49_6=0x00030071
sff_cpld_reg.len_49_6=1
sff_cpld_reg.bit_offset_49_6=0

sff_cpld_reg.mode_50_6=config
sff_cpld_reg.src_50_6=cpld
sff_cpld_reg.frmt_50_6=bit
sff_cpld_reg.pola_50_6=negative
sff_cpld_reg.addr_50_6=0x00030071
sff_cpld_reg.len_50_6=1
sff_cpld_reg.bit_offset_50_6=1

sff_cpld_reg.mode_51_6=config
sff_cpld_reg.src_51_6=cpld
sff_cpld_reg.frmt_51_6=bit
sff_cpld_reg.pola_51_6=negative
sff_cpld_reg.addr_51_6=0x00030071
sff_cpld_reg.len_51_6=1
sff_cpld_reg.bit_offset_51_6=2

sff_cpld_reg.mode_52_6=config
sff_cpld_reg.src_52_6=cpld
sff_cpld_reg.frmt_52_6=bit
sff_cpld_reg.pola_52_6=negative
sff_cpld_reg.addr_52_6=0x00030071
sff_cpld_reg.len_52_6=1
sff_cpld_reg.bit_offset_52_6=3

sff_cpld_reg.mode_53_6=config
sff_cpld_reg.src_53_6=cpld
sff_cpld_reg.frmt_53_6=bit
sff_cpld_reg.pola_53_6=negative
sff_cpld_reg.addr_53_6=0x00030071
sff_cpld_reg.len_53_6=1
sff_cpld_reg.bit_offset_53_6=4

sff_cpld_reg.mode_54_6=config
sff_cpld_reg.src_54_6=cpld
sff_cpld_reg.frmt_54_6=bit
sff_cpld_reg.pola_54_6=negative
sff_cpld_reg.addr_54_6=0x00030071
sff_cpld_reg.len_54_6=1
sff_cpld_reg.bit_offset_54_6=5

sff_cpld_reg.mode_55_6=config
sff_cpld_reg.src_55_6=cpld
sff_cpld_reg.frmt_55_6=bit
sff_cpld_reg.pola_55_6=negative
sff_cpld_reg.addr_55_6=0x00030071
sff_cpld_reg.len_55_6=1
sff_cpld_reg.bit_offset_55_6=6

sff_cpld_reg.mode_56_6=config
sff_cpld_reg.src_56_6=cpld
sff_cpld_reg.frmt_56_6=bit
sff_cpld_reg.pola_56_6=negative
sff_cpld_reg.addr_56_6=0x00030071
sff_cpld_reg.len_56_6=1
sff_cpld_reg.bit_offset_56_6=7

sff_cpld_reg.mode_57_6=config
sff_cpld_reg.src_57_6=cpld
sff_cpld_reg.frmt_57_6=bit
sff_cpld_reg.pola_57_6=negative
sff_cpld_reg.addr_57_6=0x00030070
sff_cpld_reg.len_57_6=1
sff_cpld_reg.bit_offset_57_6=0

sff_cpld_reg.mode_58_6=config
sff_cpld_reg.src_58_6=cpld
sff_cpld_reg.frmt_58_6=bit
sff_cpld_reg.pola_58_6=negative
sff_cpld_reg.addr_58_6=0x00030070
sff_cpld_reg.len_58_6=1
sff_cpld_reg.bit_offset_58_6=1

sff_cpld_reg.mode_59_6=config
sff_cpld_reg.src_59_6=cpld
sff_cpld_reg.frmt_59_6=bit
sff_cpld_reg.pola_59_6=negative
sff_cpld_reg.addr_59_6=0x00030070
sff_cpld_reg.len_59_6=1
sff_cpld_reg.bit_offset_59_6=2

sff_cpld_reg.mode_60_6=config
sff_cpld_reg.src_60_6=cpld
sff_cpld_reg.frmt_60_6=bit
sff_cpld_reg.pola_60_6=negative
sff_cpld_reg.addr_60_6=0x00030070
sff_cpld_reg.len_60_6=1
sff_cpld_reg.bit_offset_60_6=3

sff_cpld_reg.mode_61_6=config
sff_cpld_reg.src_61_6=cpld
sff_cpld_reg.frmt_61_6=bit
sff_cpld_reg.pola_61_6=negative
sff_cpld_reg.addr_61_6=0x00030070
sff_cpld_reg.len_61_6=1
sff_cpld_reg.bit_offset_61_6=4

sff_cpld_reg.mode_62_6=config
sff_cpld_reg.src_62_6=cpld
sff_cpld_reg.frmt_62_6=bit
sff_cpld_reg.pola_62_6=negative
sff_cpld_reg.addr_62_6=0x00030070
sff_cpld_reg.len_62_6=1
sff_cpld_reg.bit_offset_62_6=5

sff_cpld_reg.mode_63_6=config
sff_cpld_reg.src_63_6=cpld
sff_cpld_reg.frmt_63_6=bit
sff_cpld_reg.pola_63_6=negative
sff_cpld_reg.addr_63_6=0x00030070
sff_cpld_reg.len_63_6=1
sff_cpld_reg.bit_offset_63_6=6

sff_cpld_reg.mode_64_6=config
sff_cpld_reg.src_64_6=cpld
sff_cpld_reg.frmt_64_6=bit
sff_cpld_reg.pola_64_6=negative
sff_cpld_reg.addr_64_6=0x00030070
sff_cpld_reg.len_64_6=1
sff_cpld_reg.bit_offset_64_6=7

# 800G module lpmode signal 
sff_cpld_reg.mode_1_7=config
sff_cpld_reg.src_1_7=cpld
sff_cpld_reg.frmt_1_7=bit
sff_cpld_reg.pola_1_7=positive
sff_cpld_reg.addr_1_7=0x00020078
sff_cpld_reg.len_1_7=1
sff_cpld_reg.bit_offset_1_7=0

sff_cpld_reg.mode_2_7=config
sff_cpld_reg.src_2_7=cpld
sff_cpld_reg.frmt_2_7=bit
sff_cpld_reg.pola_2_7=positive
sff_cpld_reg.addr_2_7=0x00020078
sff_cpld_reg.len_2_7=1
sff_cpld_reg.bit_offset_2_7=1

sff_cpld_reg.mode_3_7=config
sff_cpld_reg.src_3_7=cpld
sff_cpld_reg.frmt_3_7=bit
sff_cpld_reg.pola_3_7=positive
sff_cpld_reg.addr_3_7=0x00020078
sff_cpld_reg.len_3_7=1
sff_cpld_reg.bit_offset_3_7=2

sff_cpld_reg.mode_4_7=config
sff_cpld_reg.src_4_7=cpld
sff_cpld_reg.frmt_4_7=bit
sff_cpld_reg.pola_4_7=positive
sff_cpld_reg.addr_4_7=0x00020078
sff_cpld_reg.len_4_7=1
sff_cpld_reg.bit_offset_4_7=3

sff_cpld_reg.mode_5_7=config
sff_cpld_reg.src_5_7=cpld
sff_cpld_reg.frmt_5_7=bit
sff_cpld_reg.pola_5_7=positive
sff_cpld_reg.addr_5_7=0x00020078
sff_cpld_reg.len_5_7=1
sff_cpld_reg.bit_offset_5_7=4

sff_cpld_reg.mode_6_7=config
sff_cpld_reg.src_6_7=cpld
sff_cpld_reg.frmt_6_7=bit
sff_cpld_reg.pola_6_7=positive
sff_cpld_reg.addr_6_7=0x00020078
sff_cpld_reg.len_6_7=1
sff_cpld_reg.bit_offset_6_7=5

sff_cpld_reg.mode_7_7=config
sff_cpld_reg.src_7_7=cpld
sff_cpld_reg.frmt_7_7=bit
sff_cpld_reg.pola_7_7=positive
sff_cpld_reg.addr_7_7=0x00020078
sff_cpld_reg.len_7_7=1
sff_cpld_reg.bit_offset_7_7=6

sff_cpld_reg.mode_8_7=config
sff_cpld_reg.src_8_7=cpld
sff_cpld_reg.frmt_8_7=bit
sff_cpld_reg.pola_8_7=positive
sff_cpld_reg.addr_8_7=0x00020078
sff_cpld_reg.len_8_7=1
sff_cpld_reg.bit_offset_8_7=7

sff_cpld_reg.mode_9_7=config
sff_cpld_reg.src_9_7=cpld
sff_cpld_reg.frmt_9_7=bit
sff_cpld_reg.pola_9_7=positive
sff_cpld_reg.addr_9_7=0x00020077
sff_cpld_reg.len_9_7=1
sff_cpld_reg.bit_offset_9_7=0

sff_cpld_reg.mode_10_7=config
sff_cpld_reg.src_10_7=cpld
sff_cpld_reg.frmt_10_7=bit
sff_cpld_reg.pola_10_7=positive
sff_cpld_reg.addr_10_7=0x00020077
sff_cpld_reg.len_10_7=1
sff_cpld_reg.bit_offset_10_7=1

sff_cpld_reg.mode_11_7=config
sff_cpld_reg.src_11_7=cpld
sff_cpld_reg.frmt_11_7=bit
sff_cpld_reg.pola_11_7=positive
sff_cpld_reg.addr_11_7=0x00020077
sff_cpld_reg.len_11_7=1
sff_cpld_reg.bit_offset_11_7=2

sff_cpld_reg.mode_12_7=config
sff_cpld_reg.src_12_7=cpld
sff_cpld_reg.frmt_12_7=bit
sff_cpld_reg.pola_12_7=positive
sff_cpld_reg.addr_12_7=0x00020077
sff_cpld_reg.len_12_7=1
sff_cpld_reg.bit_offset_12_7=3

sff_cpld_reg.mode_13_7=config
sff_cpld_reg.src_13_7=cpld
sff_cpld_reg.frmt_13_7=bit
sff_cpld_reg.pola_13_7=positive
sff_cpld_reg.addr_13_7=0x00020077
sff_cpld_reg.len_13_7=1
sff_cpld_reg.bit_offset_13_7=4

sff_cpld_reg.mode_14_7=config
sff_cpld_reg.src_14_7=cpld
sff_cpld_reg.frmt_14_7=bit
sff_cpld_reg.pola_14_7=positive
sff_cpld_reg.addr_14_7=0x00020077
sff_cpld_reg.len_14_7=1
sff_cpld_reg.bit_offset_14_7=5

sff_cpld_reg.mode_15_7=config
sff_cpld_reg.src_15_7=cpld
sff_cpld_reg.frmt_15_7=bit
sff_cpld_reg.pola_15_7=positive
sff_cpld_reg.addr_15_7=0x00020077
sff_cpld_reg.len_15_7=1
sff_cpld_reg.bit_offset_15_7=6

sff_cpld_reg.mode_16_7=config
sff_cpld_reg.src_16_7=cpld
sff_cpld_reg.frmt_16_7=bit
sff_cpld_reg.pola_16_7=positive
sff_cpld_reg.addr_16_7=0x00020077
sff_cpld_reg.len_16_7=1
sff_cpld_reg.bit_offset_16_7=7

sff_cpld_reg.mode_17_7=config
sff_cpld_reg.src_17_7=cpld
sff_cpld_reg.frmt_17_7=bit
sff_cpld_reg.pola_17_7=positive
sff_cpld_reg.addr_17_7=0x00020076
sff_cpld_reg.len_17_7=1
sff_cpld_reg.bit_offset_17_7=0

sff_cpld_reg.mode_18_7=config
sff_cpld_reg.src_18_7=cpld
sff_cpld_reg.frmt_18_7=bit
sff_cpld_reg.pola_18_7=positive
sff_cpld_reg.addr_18_7=0x00020076
sff_cpld_reg.len_18_7=1
sff_cpld_reg.bit_offset_18_7=1

sff_cpld_reg.mode_19_7=config
sff_cpld_reg.src_19_7=cpld
sff_cpld_reg.frmt_19_7=bit
sff_cpld_reg.pola_19_7=positive
sff_cpld_reg.addr_19_7=0x00020076
sff_cpld_reg.len_19_7=1
sff_cpld_reg.bit_offset_19_7=2

sff_cpld_reg.mode_20_7=config
sff_cpld_reg.src_20_7=cpld
sff_cpld_reg.frmt_20_7=bit
sff_cpld_reg.pola_20_7=positive
sff_cpld_reg.addr_20_7=0x00020076
sff_cpld_reg.len_20_7=1
sff_cpld_reg.bit_offset_20_7=3

sff_cpld_reg.mode_21_7=config
sff_cpld_reg.src_21_7=cpld
sff_cpld_reg.frmt_21_7=bit
sff_cpld_reg.pola_21_7=positive
sff_cpld_reg.addr_21_7=0x00020076
sff_cpld_reg.len_21_7=1
sff_cpld_reg.bit_offset_21_7=4

sff_cpld_reg.mode_22_7=config
sff_cpld_reg.src_22_7=cpld
sff_cpld_reg.frmt_22_7=bit
sff_cpld_reg.pola_22_7=positive
sff_cpld_reg.addr_22_7=0x00020076
sff_cpld_reg.len_22_7=1
sff_cpld_reg.bit_offset_22_7=5

sff_cpld_reg.mode_23_7=config
sff_cpld_reg.src_23_7=cpld
sff_cpld_reg.frmt_23_7=bit
sff_cpld_reg.pola_23_7=positive
sff_cpld_reg.addr_23_7=0x00020076
sff_cpld_reg.len_23_7=1
sff_cpld_reg.bit_offset_23_7=6

sff_cpld_reg.mode_24_7=config
sff_cpld_reg.src_24_7=cpld
sff_cpld_reg.frmt_24_7=bit
sff_cpld_reg.pola_24_7=positive
sff_cpld_reg.addr_24_7=0x00020076
sff_cpld_reg.len_24_7=1
sff_cpld_reg.bit_offset_24_7=7

sff_cpld_reg.mode_25_7=config
sff_cpld_reg.src_25_7=cpld
sff_cpld_reg.frmt_25_7=bit
sff_cpld_reg.pola_25_7=positive
sff_cpld_reg.addr_25_7=0x00030084
sff_cpld_reg.len_25_7=1
sff_cpld_reg.bit_offset_25_7=0

sff_cpld_reg.mode_26_7=config
sff_cpld_reg.src_26_7=cpld
sff_cpld_reg.frmt_26_7=bit
sff_cpld_reg.pola_26_7=positive
sff_cpld_reg.addr_26_7=0x00030084
sff_cpld_reg.len_26_7=1
sff_cpld_reg.bit_offset_26_7=1

sff_cpld_reg.mode_27_7=config
sff_cpld_reg.src_27_7=cpld
sff_cpld_reg.frmt_27_7=bit
sff_cpld_reg.pola_27_7=positive
sff_cpld_reg.addr_27_7=0x00030084
sff_cpld_reg.len_27_7=1
sff_cpld_reg.bit_offset_27_7=2

sff_cpld_reg.mode_28_7=config
sff_cpld_reg.src_28_7=cpld
sff_cpld_reg.frmt_28_7=bit
sff_cpld_reg.pola_28_7=positive
sff_cpld_reg.addr_28_7=0x00030084
sff_cpld_reg.len_28_7=1
sff_cpld_reg.bit_offset_28_7=3

sff_cpld_reg.mode_29_7=config
sff_cpld_reg.src_29_7=cpld
sff_cpld_reg.frmt_29_7=bit
sff_cpld_reg.pola_29_7=positive
sff_cpld_reg.addr_29_7=0x00030084
sff_cpld_reg.len_29_7=1
sff_cpld_reg.bit_offset_29_7=4

sff_cpld_reg.mode_30_7=config
sff_cpld_reg.src_30_7=cpld
sff_cpld_reg.frmt_30_7=bit
sff_cpld_reg.pola_30_7=positive
sff_cpld_reg.addr_30_7=0x00030084
sff_cpld_reg.len_30_7=1
sff_cpld_reg.bit_offset_30_7=5

sff_cpld_reg.mode_31_7=config
sff_cpld_reg.src_31_7=cpld
sff_cpld_reg.frmt_31_7=bit
sff_cpld_reg.pola_31_7=positive
sff_cpld_reg.addr_31_7=0x00030084
sff_cpld_reg.len_31_7=1
sff_cpld_reg.bit_offset_31_7=6

sff_cpld_reg.mode_32_7=config
sff_cpld_reg.src_32_7=cpld
sff_cpld_reg.frmt_32_7=bit
sff_cpld_reg.pola_32_7=positive
sff_cpld_reg.addr_32_7=0x00030084
sff_cpld_reg.len_32_7=1
sff_cpld_reg.bit_offset_32_7=7

sff_cpld_reg.mode_33_7=config
sff_cpld_reg.src_33_7=cpld
sff_cpld_reg.frmt_33_7=bit
sff_cpld_reg.pola_33_7=positive
sff_cpld_reg.addr_33_7=0x00030083
sff_cpld_reg.len_33_7=1
sff_cpld_reg.bit_offset_33_7=0

sff_cpld_reg.mode_34_7=config
sff_cpld_reg.src_34_7=cpld
sff_cpld_reg.frmt_34_7=bit
sff_cpld_reg.pola_34_7=positive
sff_cpld_reg.addr_34_7=0x00030083
sff_cpld_reg.len_34_7=1
sff_cpld_reg.bit_offset_34_7=1

sff_cpld_reg.mode_35_7=config
sff_cpld_reg.src_35_7=cpld
sff_cpld_reg.frmt_35_7=bit
sff_cpld_reg.pola_35_7=positive
sff_cpld_reg.addr_35_7=0x00030083
sff_cpld_reg.len_35_7=1
sff_cpld_reg.bit_offset_35_7=2

sff_cpld_reg.mode_36_7=config
sff_cpld_reg.src_36_7=cpld
sff_cpld_reg.frmt_36_7=bit
sff_cpld_reg.pola_36_7=positive
sff_cpld_reg.addr_36_7=0x00030083
sff_cpld_reg.len_36_7=1
sff_cpld_reg.bit_offset_36_7=3

sff_cpld_reg.mode_37_7=config
sff_cpld_reg.src_37_7=cpld
sff_cpld_reg.frmt_37_7=bit
sff_cpld_reg.pola_37_7=positive
sff_cpld_reg.addr_37_7=0x00030083
sff_cpld_reg.len_37_7=1
sff_cpld_reg.bit_offset_37_7=4

sff_cpld_reg.mode_38_7=config
sff_cpld_reg.src_38_7=cpld
sff_cpld_reg.frmt_38_7=bit
sff_cpld_reg.pola_38_7=positive
sff_cpld_reg.addr_38_7=0x00030083
sff_cpld_reg.len_38_7=1
sff_cpld_reg.bit_offset_38_7=5

sff_cpld_reg.mode_39_7=config
sff_cpld_reg.src_39_7=cpld
sff_cpld_reg.frmt_39_7=bit
sff_cpld_reg.pola_39_7=positive
sff_cpld_reg.addr_39_7=0x00030083
sff_cpld_reg.len_39_7=1
sff_cpld_reg.bit_offset_39_7=6

sff_cpld_reg.mode_40_7=config
sff_cpld_reg.src_40_7=cpld
sff_cpld_reg.frmt_40_7=bit
sff_cpld_reg.pola_40_7=positive
sff_cpld_reg.addr_40_7=0x00030083
sff_cpld_reg.len_40_7=1
sff_cpld_reg.bit_offset_40_7=7

sff_cpld_reg.mode_41_7=config
sff_cpld_reg.src_41_7=cpld
sff_cpld_reg.frmt_41_7=bit
sff_cpld_reg.pola_41_7=positive
sff_cpld_reg.addr_41_7=0x00030082
sff_cpld_reg.len_41_7=1
sff_cpld_reg.bit_offset_41_7=0

sff_cpld_reg.mode_42_7=config
sff_cpld_reg.src_42_7=cpld
sff_cpld_reg.frmt_42_7=bit
sff_cpld_reg.pola_42_7=positive
sff_cpld_reg.addr_42_7=0x00030082
sff_cpld_reg.len_42_7=1
sff_cpld_reg.bit_offset_42_7=1

sff_cpld_reg.mode_43_7=config
sff_cpld_reg.src_43_7=cpld
sff_cpld_reg.frmt_43_7=bit
sff_cpld_reg.pola_43_7=positive
sff_cpld_reg.addr_43_7=0x00030082
sff_cpld_reg.len_43_7=1
sff_cpld_reg.bit_offset_43_7=2

sff_cpld_reg.mode_44_7=config
sff_cpld_reg.src_44_7=cpld
sff_cpld_reg.frmt_44_7=bit
sff_cpld_reg.pola_44_7=positive
sff_cpld_reg.addr_44_7=0x00030082
sff_cpld_reg.len_44_7=1
sff_cpld_reg.bit_offset_44_7=3

sff_cpld_reg.mode_45_7=config
sff_cpld_reg.src_45_7=cpld
sff_cpld_reg.frmt_45_7=bit
sff_cpld_reg.pola_45_7=positive
sff_cpld_reg.addr_45_7=0x00030082
sff_cpld_reg.len_45_7=1
sff_cpld_reg.bit_offset_45_7=4

sff_cpld_reg.mode_46_7=config
sff_cpld_reg.src_46_7=cpld
sff_cpld_reg.frmt_46_7=bit
sff_cpld_reg.pola_46_7=positive
sff_cpld_reg.addr_46_7=0x00030082
sff_cpld_reg.len_46_7=1
sff_cpld_reg.bit_offset_46_7=5

sff_cpld_reg.mode_47_7=config
sff_cpld_reg.src_47_7=cpld
sff_cpld_reg.frmt_47_7=bit
sff_cpld_reg.pola_47_7=positive
sff_cpld_reg.addr_47_7=0x00030082
sff_cpld_reg.len_47_7=1
sff_cpld_reg.bit_offset_47_7=6

sff_cpld_reg.mode_48_7=config
sff_cpld_reg.src_48_7=cpld
sff_cpld_reg.frmt_48_7=bit
sff_cpld_reg.pola_48_7=positive
sff_cpld_reg.addr_48_7=0x00030082
sff_cpld_reg.len_48_7=1
sff_cpld_reg.bit_offset_48_7=7

sff_cpld_reg.mode_49_7=config
sff_cpld_reg.src_49_7=cpld
sff_cpld_reg.frmt_49_7=bit
sff_cpld_reg.pola_49_7=positive
sff_cpld_reg.addr_49_7=0x00030081
sff_cpld_reg.len_49_7=1
sff_cpld_reg.bit_offset_49_7=0

sff_cpld_reg.mode_50_7=config
sff_cpld_reg.src_50_7=cpld
sff_cpld_reg.frmt_50_7=bit
sff_cpld_reg.pola_50_7=positive
sff_cpld_reg.addr_50_7=0x00030081
sff_cpld_reg.len_50_7=1
sff_cpld_reg.bit_offset_50_7=1

sff_cpld_reg.mode_51_7=config
sff_cpld_reg.src_51_7=cpld
sff_cpld_reg.frmt_51_7=bit
sff_cpld_reg.pola_51_7=positive
sff_cpld_reg.addr_51_7=0x00030081
sff_cpld_reg.len_51_7=1
sff_cpld_reg.bit_offset_51_7=2

sff_cpld_reg.mode_52_7=config
sff_cpld_reg.src_52_7=cpld
sff_cpld_reg.frmt_52_7=bit
sff_cpld_reg.pola_52_7=positive
sff_cpld_reg.addr_52_7=0x00030081
sff_cpld_reg.len_52_7=1
sff_cpld_reg.bit_offset_52_7=3

sff_cpld_reg.mode_53_7=config
sff_cpld_reg.src_53_7=cpld
sff_cpld_reg.frmt_53_7=bit
sff_cpld_reg.pola_53_7=positive
sff_cpld_reg.addr_53_7=0x00030081
sff_cpld_reg.len_53_7=1
sff_cpld_reg.bit_offset_53_7=4

sff_cpld_reg.mode_54_7=config
sff_cpld_reg.src_54_7=cpld
sff_cpld_reg.frmt_54_7=bit
sff_cpld_reg.pola_54_7=positive
sff_cpld_reg.addr_54_7=0x00030081
sff_cpld_reg.len_54_7=1
sff_cpld_reg.bit_offset_54_7=5

sff_cpld_reg.mode_55_7=config
sff_cpld_reg.src_55_7=cpld
sff_cpld_reg.frmt_55_7=bit
sff_cpld_reg.pola_55_7=positive
sff_cpld_reg.addr_55_7=0x00030081
sff_cpld_reg.len_55_7=1
sff_cpld_reg.bit_offset_55_7=6

sff_cpld_reg.mode_56_7=config
sff_cpld_reg.src_56_7=cpld
sff_cpld_reg.frmt_56_7=bit
sff_cpld_reg.pola_56_7=positive
sff_cpld_reg.addr_56_7=0x00030081
sff_cpld_reg.len_56_7=1
sff_cpld_reg.bit_offset_56_7=7

sff_cpld_reg.mode_57_7=config
sff_cpld_reg.src_57_7=cpld
sff_cpld_reg.frmt_57_7=bit
sff_cpld_reg.pola_57_7=positive
sff_cpld_reg.addr_57_7=0x00030080
sff_cpld_reg.len_57_7=1
sff_cpld_reg.bit_offset_57_7=0

sff_cpld_reg.mode_58_7=config
sff_cpld_reg.src_58_7=cpld
sff_cpld_reg.frmt_58_7=bit
sff_cpld_reg.pola_58_7=positive
sff_cpld_reg.addr_58_7=0x00030080
sff_cpld_reg.len_58_7=1
sff_cpld_reg.bit_offset_58_7=1

sff_cpld_reg.mode_59_7=config
sff_cpld_reg.src_59_7=cpld
sff_cpld_reg.frmt_59_7=bit
sff_cpld_reg.pola_59_7=positive
sff_cpld_reg.addr_59_7=0x00030080
sff_cpld_reg.len_59_7=1
sff_cpld_reg.bit_offset_59_7=2

sff_cpld_reg.mode_60_7=config
sff_cpld_reg.src_60_7=cpld
sff_cpld_reg.frmt_60_7=bit
sff_cpld_reg.pola_60_7=positive
sff_cpld_reg.addr_60_7=0x00030080
sff_cpld_reg.len_60_7=1
sff_cpld_reg.bit_offset_60_7=3

sff_cpld_reg.mode_61_7=config
sff_cpld_reg.src_61_7=cpld
sff_cpld_reg.frmt_61_7=bit
sff_cpld_reg.pola_61_7=positive
sff_cpld_reg.addr_61_7=0x00030080
sff_cpld_reg.len_61_7=1
sff_cpld_reg.bit_offset_61_7=4

sff_cpld_reg.mode_62_7=config
sff_cpld_reg.src_62_7=cpld
sff_cpld_reg.frmt_62_7=bit
sff_cpld_reg.pola_62_7=positive
sff_cpld_reg.addr_62_7=0x00030080
sff_cpld_reg.len_62_7=1
sff_cpld_reg.bit_offset_62_7=5

sff_cpld_reg.mode_63_7=config
sff_cpld_reg.src_63_7=cpld
sff_cpld_reg.frmt_63_7=bit
sff_cpld_reg.pola_63_7=positive
sff_cpld_reg.addr_63_7=0x00030080
sff_cpld_reg.len_63_7=1
sff_cpld_reg.bit_offset_63_7=6

sff_cpld_reg.mode_64_7=config
sff_cpld_reg.src_64_7=cpld
sff_cpld_reg.frmt_64_7=bit
sff_cpld_reg.pola_64_7=positive
sff_cpld_reg.addr_64_7=0x00030080
sff_cpld_reg.len_64_7=1
sff_cpld_reg.bit_offset_64_7=7


# 800G module module_present signal 
sff_cpld_reg.mode_1_8=config
sff_cpld_reg.src_1_8=cpld
sff_cpld_reg.frmt_1_8=bit
sff_cpld_reg.pola_1_8=negative
sff_cpld_reg.addr_1_8=0x00020075
sff_cpld_reg.len_1_8=1
sff_cpld_reg.bit_offset_1_8=0

sff_cpld_reg.mode_2_8=config
sff_cpld_reg.src_2_8=cpld
sff_cpld_reg.frmt_2_8=bit
sff_cpld_reg.pola_2_8=negative
sff_cpld_reg.addr_2_8=0x00020075
sff_cpld_reg.len_2_8=1
sff_cpld_reg.bit_offset_2_8=1

sff_cpld_reg.mode_3_8=config
sff_cpld_reg.src_3_8=cpld
sff_cpld_reg.frmt_3_8=bit
sff_cpld_reg.pola_3_8=negative
sff_cpld_reg.addr_3_8=0x00020075
sff_cpld_reg.len_3_8=1
sff_cpld_reg.bit_offset_3_8=2

sff_cpld_reg.mode_4_8=config
sff_cpld_reg.src_4_8=cpld
sff_cpld_reg.frmt_4_8=bit
sff_cpld_reg.pola_4_8=negative
sff_cpld_reg.addr_4_8=0x00020075
sff_cpld_reg.len_4_8=1
sff_cpld_reg.bit_offset_4_8=3

sff_cpld_reg.mode_5_8=config
sff_cpld_reg.src_5_8=cpld
sff_cpld_reg.frmt_5_8=bit
sff_cpld_reg.pola_5_8=negative
sff_cpld_reg.addr_5_8=0x00020075
sff_cpld_reg.len_5_8=1
sff_cpld_reg.bit_offset_5_8=4

sff_cpld_reg.mode_6_8=config
sff_cpld_reg.src_6_8=cpld
sff_cpld_reg.frmt_6_8=bit
sff_cpld_reg.pola_6_8=negative
sff_cpld_reg.addr_6_8=0x00020075
sff_cpld_reg.len_6_8=1
sff_cpld_reg.bit_offset_6_8=5

sff_cpld_reg.mode_7_8=config
sff_cpld_reg.src_7_8=cpld
sff_cpld_reg.frmt_7_8=bit
sff_cpld_reg.pola_7_8=negative
sff_cpld_reg.addr_7_8=0x00020075
sff_cpld_reg.len_7_8=1
sff_cpld_reg.bit_offset_7_8=6

sff_cpld_reg.mode_8_8=config
sff_cpld_reg.src_8_8=cpld
sff_cpld_reg.frmt_8_8=bit
sff_cpld_reg.pola_8_8=negative
sff_cpld_reg.addr_8_8=0x00020075
sff_cpld_reg.len_8_8=1
sff_cpld_reg.bit_offset_8_8=7

sff_cpld_reg.mode_9_8=config
sff_cpld_reg.src_9_8=cpld
sff_cpld_reg.frmt_9_8=bit
sff_cpld_reg.pola_9_8=negative
sff_cpld_reg.addr_9_8=0x00020074
sff_cpld_reg.len_9_8=1
sff_cpld_reg.bit_offset_9_8=0

sff_cpld_reg.mode_10_8=config
sff_cpld_reg.src_10_8=cpld
sff_cpld_reg.frmt_10_8=bit
sff_cpld_reg.pola_10_8=negative
sff_cpld_reg.addr_10_8=0x00020074
sff_cpld_reg.len_10_8=1
sff_cpld_reg.bit_offset_10_8=1

sff_cpld_reg.mode_11_8=config
sff_cpld_reg.src_11_8=cpld
sff_cpld_reg.frmt_11_8=bit
sff_cpld_reg.pola_11_8=negative
sff_cpld_reg.addr_11_8=0x00020074
sff_cpld_reg.len_11_8=1
sff_cpld_reg.bit_offset_11_8=2

sff_cpld_reg.mode_12_8=config
sff_cpld_reg.src_12_8=cpld
sff_cpld_reg.frmt_12_8=bit
sff_cpld_reg.pola_12_8=negative
sff_cpld_reg.addr_12_8=0x00020074
sff_cpld_reg.len_12_8=1
sff_cpld_reg.bit_offset_12_8=3

sff_cpld_reg.mode_13_8=config
sff_cpld_reg.src_13_8=cpld
sff_cpld_reg.frmt_13_8=bit
sff_cpld_reg.pola_13_8=negative
sff_cpld_reg.addr_13_8=0x00020074
sff_cpld_reg.len_13_8=1
sff_cpld_reg.bit_offset_13_8=4

sff_cpld_reg.mode_14_8=config
sff_cpld_reg.src_14_8=cpld
sff_cpld_reg.frmt_14_8=bit
sff_cpld_reg.pola_14_8=negative
sff_cpld_reg.addr_14_8=0x00020074
sff_cpld_reg.len_14_8=1
sff_cpld_reg.bit_offset_14_8=5

sff_cpld_reg.mode_15_8=config
sff_cpld_reg.src_15_8=cpld
sff_cpld_reg.frmt_15_8=bit
sff_cpld_reg.pola_15_8=negative
sff_cpld_reg.addr_15_8=0x00020074
sff_cpld_reg.len_15_8=1
sff_cpld_reg.bit_offset_15_8=6

sff_cpld_reg.mode_16_8=config
sff_cpld_reg.src_16_8=cpld
sff_cpld_reg.frmt_16_8=bit
sff_cpld_reg.pola_16_8=negative
sff_cpld_reg.addr_16_8=0x00020074
sff_cpld_reg.len_16_8=1
sff_cpld_reg.bit_offset_16_8=7

sff_cpld_reg.mode_17_8=config
sff_cpld_reg.src_17_8=cpld
sff_cpld_reg.frmt_17_8=bit
sff_cpld_reg.pola_17_8=negative
sff_cpld_reg.addr_17_8=0x00020073
sff_cpld_reg.len_17_8=1
sff_cpld_reg.bit_offset_17_8=0

sff_cpld_reg.mode_18_8=config
sff_cpld_reg.src_18_8=cpld
sff_cpld_reg.frmt_18_8=bit
sff_cpld_reg.pola_18_8=negative
sff_cpld_reg.addr_18_8=0x00020073
sff_cpld_reg.len_18_8=1
sff_cpld_reg.bit_offset_18_8=1

sff_cpld_reg.mode_19_8=config
sff_cpld_reg.src_19_8=cpld
sff_cpld_reg.frmt_19_8=bit
sff_cpld_reg.pola_19_8=negative
sff_cpld_reg.addr_19_8=0x00020073
sff_cpld_reg.len_19_8=1
sff_cpld_reg.bit_offset_19_8=2

sff_cpld_reg.mode_20_8=config
sff_cpld_reg.src_20_8=cpld
sff_cpld_reg.frmt_20_8=bit
sff_cpld_reg.pola_20_8=negative
sff_cpld_reg.addr_20_8=0x00020073
sff_cpld_reg.len_20_8=1
sff_cpld_reg.bit_offset_20_8=3

sff_cpld_reg.mode_21_8=config
sff_cpld_reg.src_21_8=cpld
sff_cpld_reg.frmt_21_8=bit
sff_cpld_reg.pola_21_8=negative
sff_cpld_reg.addr_21_8=0x00020073
sff_cpld_reg.len_21_8=1
sff_cpld_reg.bit_offset_21_8=4

sff_cpld_reg.mode_22_8=config
sff_cpld_reg.src_22_8=cpld
sff_cpld_reg.frmt_22_8=bit
sff_cpld_reg.pola_22_8=negative
sff_cpld_reg.addr_22_8=0x00020073
sff_cpld_reg.len_22_8=1
sff_cpld_reg.bit_offset_22_8=5

sff_cpld_reg.mode_23_8=config
sff_cpld_reg.src_23_8=cpld
sff_cpld_reg.frmt_23_8=bit
sff_cpld_reg.pola_23_8=negative
sff_cpld_reg.addr_23_8=0x00020073
sff_cpld_reg.len_23_8=1
sff_cpld_reg.bit_offset_23_8=6

sff_cpld_reg.mode_24_8=config
sff_cpld_reg.src_24_8=cpld
sff_cpld_reg.frmt_24_8=bit
sff_cpld_reg.pola_24_8=negative
sff_cpld_reg.addr_24_8=0x00020073
sff_cpld_reg.len_24_8=1
sff_cpld_reg.bit_offset_24_8=7

sff_cpld_reg.mode_25_8=config
sff_cpld_reg.src_25_8=cpld
sff_cpld_reg.frmt_25_8=bit
sff_cpld_reg.pola_25_8=negative
sff_cpld_reg.addr_25_8=0x0003007a
sff_cpld_reg.len_25_8=1
sff_cpld_reg.bit_offset_25_8=0

sff_cpld_reg.mode_26_8=config
sff_cpld_reg.src_26_8=cpld
sff_cpld_reg.frmt_26_8=bit
sff_cpld_reg.pola_26_8=negative
sff_cpld_reg.addr_26_8=0x0003007a
sff_cpld_reg.len_26_8=1
sff_cpld_reg.bit_offset_26_8=1

sff_cpld_reg.mode_27_8=config
sff_cpld_reg.src_27_8=cpld
sff_cpld_reg.frmt_27_8=bit
sff_cpld_reg.pola_27_8=negative
sff_cpld_reg.addr_27_8=0x0003007a
sff_cpld_reg.len_27_8=1
sff_cpld_reg.bit_offset_27_8=2

sff_cpld_reg.mode_28_8=config
sff_cpld_reg.src_28_8=cpld
sff_cpld_reg.frmt_28_8=bit
sff_cpld_reg.pola_28_8=negative
sff_cpld_reg.addr_28_8=0x0003007a
sff_cpld_reg.len_28_8=1
sff_cpld_reg.bit_offset_28_8=3

sff_cpld_reg.mode_29_8=config
sff_cpld_reg.src_29_8=cpld
sff_cpld_reg.frmt_29_8=bit
sff_cpld_reg.pola_29_8=negative
sff_cpld_reg.addr_29_8=0x0003007a
sff_cpld_reg.len_29_8=1
sff_cpld_reg.bit_offset_29_8=4

sff_cpld_reg.mode_30_8=config
sff_cpld_reg.src_30_8=cpld
sff_cpld_reg.frmt_30_8=bit
sff_cpld_reg.pola_30_8=negative
sff_cpld_reg.addr_30_8=0x0003007a
sff_cpld_reg.len_30_8=1
sff_cpld_reg.bit_offset_30_8=5

sff_cpld_reg.mode_31_8=config
sff_cpld_reg.src_31_8=cpld
sff_cpld_reg.frmt_31_8=bit
sff_cpld_reg.pola_31_8=negative
sff_cpld_reg.addr_31_8=0x0003007a
sff_cpld_reg.len_31_8=1
sff_cpld_reg.bit_offset_31_8=6

sff_cpld_reg.mode_32_8=config
sff_cpld_reg.src_32_8=cpld
sff_cpld_reg.frmt_32_8=bit
sff_cpld_reg.pola_32_8=negative
sff_cpld_reg.addr_32_8=0x0003007a
sff_cpld_reg.len_32_8=1
sff_cpld_reg.bit_offset_32_8=7

sff_cpld_reg.mode_33_8=config
sff_cpld_reg.src_33_8=cpld
sff_cpld_reg.frmt_33_8=bit
sff_cpld_reg.pola_33_8=negative
sff_cpld_reg.addr_33_8=0x00030079
sff_cpld_reg.len_33_8=1
sff_cpld_reg.bit_offset_33_8=0

sff_cpld_reg.mode_34_8=config
sff_cpld_reg.src_34_8=cpld
sff_cpld_reg.frmt_34_8=bit
sff_cpld_reg.pola_34_8=negative
sff_cpld_reg.addr_34_8=0x00030079
sff_cpld_reg.len_34_8=1
sff_cpld_reg.bit_offset_34_8=1

sff_cpld_reg.mode_35_8=config
sff_cpld_reg.src_35_8=cpld
sff_cpld_reg.frmt_35_8=bit
sff_cpld_reg.pola_35_8=negative
sff_cpld_reg.addr_35_8=0x00030079
sff_cpld_reg.len_35_8=1
sff_cpld_reg.bit_offset_35_8=2

sff_cpld_reg.mode_36_8=config
sff_cpld_reg.src_36_8=cpld
sff_cpld_reg.frmt_36_8=bit
sff_cpld_reg.pola_36_8=negative
sff_cpld_reg.addr_36_8=0x00030079
sff_cpld_reg.len_36_8=1
sff_cpld_reg.bit_offset_36_8=3

sff_cpld_reg.mode_37_8=config
sff_cpld_reg.src_37_8=cpld
sff_cpld_reg.frmt_37_8=bit
sff_cpld_reg.pola_37_8=negative
sff_cpld_reg.addr_37_8=0x00030079
sff_cpld_reg.len_37_8=1
sff_cpld_reg.bit_offset_37_8=4

sff_cpld_reg.mode_38_8=config
sff_cpld_reg.src_38_8=cpld
sff_cpld_reg.frmt_38_8=bit
sff_cpld_reg.pola_38_8=negative
sff_cpld_reg.addr_38_8=0x00030079
sff_cpld_reg.len_38_8=1
sff_cpld_reg.bit_offset_38_8=5

sff_cpld_reg.mode_39_8=config
sff_cpld_reg.src_39_8=cpld
sff_cpld_reg.frmt_39_8=bit
sff_cpld_reg.pola_39_8=negative
sff_cpld_reg.addr_39_8=0x00030079
sff_cpld_reg.len_39_8=1
sff_cpld_reg.bit_offset_39_8=6

sff_cpld_reg.mode_40_8=config
sff_cpld_reg.src_40_8=cpld
sff_cpld_reg.frmt_40_8=bit
sff_cpld_reg.pola_40_8=negative
sff_cpld_reg.addr_40_8=0x00030079
sff_cpld_reg.len_40_8=1
sff_cpld_reg.bit_offset_40_8=7

sff_cpld_reg.mode_41_8=config
sff_cpld_reg.src_41_8=cpld
sff_cpld_reg.frmt_41_8=bit
sff_cpld_reg.pola_41_8=negative
sff_cpld_reg.addr_41_8=0x00030078
sff_cpld_reg.len_41_8=1
sff_cpld_reg.bit_offset_41_8=0

sff_cpld_reg.mode_42_8=config
sff_cpld_reg.src_42_8=cpld
sff_cpld_reg.frmt_42_8=bit
sff_cpld_reg.pola_42_8=negative
sff_cpld_reg.addr_42_8=0x00030078
sff_cpld_reg.len_42_8=1
sff_cpld_reg.bit_offset_42_8=1

sff_cpld_reg.mode_43_8=config
sff_cpld_reg.src_43_8=cpld
sff_cpld_reg.frmt_43_8=bit
sff_cpld_reg.pola_43_8=negative
sff_cpld_reg.addr_43_8=0x00030078
sff_cpld_reg.len_43_8=1
sff_cpld_reg.bit_offset_43_8=2

sff_cpld_reg.mode_44_8=config
sff_cpld_reg.src_44_8=cpld
sff_cpld_reg.frmt_44_8=bit
sff_cpld_reg.pola_44_8=negative
sff_cpld_reg.addr_44_8=0x00030078
sff_cpld_reg.len_44_8=1
sff_cpld_reg.bit_offset_44_8=3

sff_cpld_reg.mode_45_8=config
sff_cpld_reg.src_45_8=cpld
sff_cpld_reg.frmt_45_8=bit
sff_cpld_reg.pola_45_8=negative
sff_cpld_reg.addr_45_8=0x00030078
sff_cpld_reg.len_45_8=1
sff_cpld_reg.bit_offset_45_8=4

sff_cpld_reg.mode_46_8=config
sff_cpld_reg.src_46_8=cpld
sff_cpld_reg.frmt_46_8=bit
sff_cpld_reg.pola_46_8=negative
sff_cpld_reg.addr_46_8=0x00030078
sff_cpld_reg.len_46_8=1
sff_cpld_reg.bit_offset_46_8=5

sff_cpld_reg.mode_47_8=config
sff_cpld_reg.src_47_8=cpld
sff_cpld_reg.frmt_47_8=bit
sff_cpld_reg.pola_47_8=negative
sff_cpld_reg.addr_47_8=0x00030078
sff_cpld_reg.len_47_8=1
sff_cpld_reg.bit_offset_47_8=6

sff_cpld_reg.mode_48_8=config
sff_cpld_reg.src_48_8=cpld
sff_cpld_reg.frmt_48_8=bit
sff_cpld_reg.pola_48_8=negative
sff_cpld_reg.addr_48_8=0x00030078
sff_cpld_reg.len_48_8=1
sff_cpld_reg.bit_offset_48_8=7

sff_cpld_reg.mode_49_8=config
sff_cpld_reg.src_49_8=cpld
sff_cpld_reg.frmt_49_8=bit
sff_cpld_reg.pola_49_8=negative
sff_cpld_reg.addr_49_8=0x00030077
sff_cpld_reg.len_49_8=1
sff_cpld_reg.bit_offset_49_8=0

sff_cpld_reg.mode_50_8=config
sff_cpld_reg.src_50_8=cpld
sff_cpld_reg.frmt_50_8=bit
sff_cpld_reg.pola_50_8=negative
sff_cpld_reg.addr_50_8=0x00030077
sff_cpld_reg.len_50_8=1
sff_cpld_reg.bit_offset_50_8=1

sff_cpld_reg.mode_51_8=config
sff_cpld_reg.src_51_8=cpld
sff_cpld_reg.frmt_51_8=bit
sff_cpld_reg.pola_51_8=negative
sff_cpld_reg.addr_51_8=0x00030077
sff_cpld_reg.len_51_8=1
sff_cpld_reg.bit_offset_51_8=2

sff_cpld_reg.mode_52_8=config
sff_cpld_reg.src_52_8=cpld
sff_cpld_reg.frmt_52_8=bit
sff_cpld_reg.pola_52_8=negative
sff_cpld_reg.addr_52_8=0x00030077
sff_cpld_reg.len_52_8=1
sff_cpld_reg.bit_offset_52_8=3

sff_cpld_reg.mode_53_8=config
sff_cpld_reg.src_53_8=cpld
sff_cpld_reg.frmt_53_8=bit
sff_cpld_reg.pola_53_8=negative
sff_cpld_reg.addr_53_8=0x00030077
sff_cpld_reg.len_53_8=1
sff_cpld_reg.bit_offset_53_8=4

sff_cpld_reg.mode_54_8=config
sff_cpld_reg.src_54_8=cpld
sff_cpld_reg.frmt_54_8=bit
sff_cpld_reg.pola_54_8=negative
sff_cpld_reg.addr_54_8=0x00030077
sff_cpld_reg.len_54_8=1
sff_cpld_reg.bit_offset_54_8=5

sff_cpld_reg.mode_55_8=config
sff_cpld_reg.src_55_8=cpld
sff_cpld_reg.frmt_55_8=bit
sff_cpld_reg.pola_55_8=negative
sff_cpld_reg.addr_55_8=0x00030077
sff_cpld_reg.len_55_8=1
sff_cpld_reg.bit_offset_55_8=6

sff_cpld_reg.mode_56_8=config
sff_cpld_reg.src_56_8=cpld
sff_cpld_reg.frmt_56_8=bit
sff_cpld_reg.pola_56_8=negative
sff_cpld_reg.addr_56_8=0x00030077
sff_cpld_reg.len_56_8=1
sff_cpld_reg.bit_offset_56_8=7

sff_cpld_reg.mode_57_8=config
sff_cpld_reg.src_57_8=cpld
sff_cpld_reg.frmt_57_8=bit
sff_cpld_reg.pola_57_8=negative
sff_cpld_reg.addr_57_8=0x00030076
sff_cpld_reg.len_57_8=1
sff_cpld_reg.bit_offset_57_8=0

sff_cpld_reg.mode_58_8=config
sff_cpld_reg.src_58_8=cpld
sff_cpld_reg.frmt_58_8=bit
sff_cpld_reg.pola_58_8=negative
sff_cpld_reg.addr_58_8=0x00030076
sff_cpld_reg.len_58_8=1
sff_cpld_reg.bit_offset_58_8=1

sff_cpld_reg.mode_59_8=config
sff_cpld_reg.src_59_8=cpld
sff_cpld_reg.frmt_59_8=bit
sff_cpld_reg.pola_59_8=negative
sff_cpld_reg.addr_59_8=0x00030076
sff_cpld_reg.len_59_8=1
sff_cpld_reg.bit_offset_59_8=2

sff_cpld_reg.mode_60_8=config
sff_cpld_reg.src_60_8=cpld
sff_cpld_reg.frmt_60_8=bit
sff_cpld_reg.pola_60_8=negative
sff_cpld_reg.addr_60_8=0x00030076
sff_cpld_reg.len_60_8=1
sff_cpld_reg.bit_offset_60_8=3

sff_cpld_reg.mode_61_8=config
sff_cpld_reg.src_61_8=cpld
sff_cpld_reg.frmt_61_8=bit
sff_cpld_reg.pola_61_8=negative
sff_cpld_reg.addr_61_8=0x00030076
sff_cpld_reg.len_61_8=1
sff_cpld_reg.bit_offset_61_8=4

sff_cpld_reg.mode_62_8=config
sff_cpld_reg.src_62_8=cpld
sff_cpld_reg.frmt_62_8=bit
sff_cpld_reg.pola_62_8=negative
sff_cpld_reg.addr_62_8=0x00030076
sff_cpld_reg.len_62_8=1
sff_cpld_reg.bit_offset_62_8=5

sff_cpld_reg.mode_63_8=config
sff_cpld_reg.src_63_8=cpld
sff_cpld_reg.frmt_63_8=bit
sff_cpld_reg.pola_63_8=negative
sff_cpld_reg.addr_63_8=0x00030076
sff_cpld_reg.len_63_8=1
sff_cpld_reg.bit_offset_63_8=6

sff_cpld_reg.mode_64_8=config
sff_cpld_reg.src_64_8=cpld
sff_cpld_reg.frmt_64_8=bit
sff_cpld_reg.pola_64_8=negative
sff_cpld_reg.addr_64_8=0x00030076
sff_cpld_reg.len_64_8=1
sff_cpld_reg.bit_offset_64_8=7

sff_cpld_reg.mode_65_8=config
sff_cpld_reg.src_65_8=cpld
sff_cpld_reg.frmt_65_8=bit
sff_cpld_reg.pola_65_8=negative
sff_cpld_reg.addr_65_8=0x00050069
sff_cpld_reg.len_65_8=1
sff_cpld_reg.bit_offset_65_8=0

sff_cpld_reg.mode_66_8=config
sff_cpld_reg.src_66_8=cpld
sff_cpld_reg.frmt_66_8=bit
sff_cpld_reg.pola_66_8=negative
sff_cpld_reg.addr_66_8=0x00050069
sff_cpld_reg.len_66_8=1
sff_cpld_reg.bit_offset_66_8=1


# 800G module power_on signal 
sff_cpld_reg.mode_1_1=config
sff_cpld_reg.src_1_1=cpld
sff_cpld_reg.frmt_1_1=bit
sff_cpld_reg.addr_1_1=0x00040080
sff_cpld_reg.len_1_1=1
sff_cpld_reg.bit_offset_1_1=0

sff_cpld_reg.mode_2_1=config
sff_cpld_reg.src_2_1=cpld
sff_cpld_reg.frmt_2_1=bit
sff_cpld_reg.addr_2_1=0x00040080
sff_cpld_reg.len_2_1=1
sff_cpld_reg.bit_offset_2_1=0

sff_cpld_reg.mode_3_1=config
sff_cpld_reg.src_3_1=cpld
sff_cpld_reg.frmt_3_1=bit
sff_cpld_reg.addr_3_1=0x00040080
sff_cpld_reg.len_3_1=1
sff_cpld_reg.bit_offset_3_1=0

sff_cpld_reg.mode_4_1=config
sff_cpld_reg.src_4_1=cpld
sff_cpld_reg.frmt_4_1=bit
sff_cpld_reg.addr_4_1=0x00040080
sff_cpld_reg.len_4_1=1
sff_cpld_reg.bit_offset_4_1=0

sff_cpld_reg.mode_5_1=config
sff_cpld_reg.src_5_1=cpld
sff_cpld_reg.frmt_5_1=bit
sff_cpld_reg.addr_5_1=0x00040081
sff_cpld_reg.len_5_1=1
sff_cpld_reg.bit_offset_5_1=0

sff_cpld_reg.mode_6_1=config
sff_cpld_reg.src_6_1=cpld
sff_cpld_reg.frmt_6_1=bit
sff_cpld_reg.addr_6_1=0x00040081
sff_cpld_reg.len_6_1=1
sff_cpld_reg.bit_offset_6_1=0

sff_cpld_reg.mode_7_1=config
sff_cpld_reg.src_7_1=cpld
sff_cpld_reg.frmt_7_1=bit
sff_cpld_reg.addr_7_1=0x00040081
sff_cpld_reg.len_7_1=1
sff_cpld_reg.bit_offset_7_1=0

sff_cpld_reg.mode_8_1=config
sff_cpld_reg.src_8_1=cpld
sff_cpld_reg.frmt_8_1=bit
sff_cpld_reg.addr_8_1=0x00040081
sff_cpld_reg.len_8_1=1
sff_cpld_reg.bit_offset_8_1=0

sff_cpld_reg.mode_9_1=config
sff_cpld_reg.src_9_1=cpld
sff_cpld_reg.frmt_9_1=bit
sff_cpld_reg.addr_9_1=0x00040080
sff_cpld_reg.len_9_1=1
sff_cpld_reg.bit_offset_9_1=1

sff_cpld_reg.mode_10_1=config
sff_cpld_reg.src_10_1=cpld
sff_cpld_reg.frmt_10_1=bit
sff_cpld_reg.addr_10_1=0x00040080
sff_cpld_reg.len_10_1=1
sff_cpld_reg.bit_offset_10_1=1

sff_cpld_reg.mode_11_1=config
sff_cpld_reg.src_11_1=cpld
sff_cpld_reg.frmt_11_1=bit
sff_cpld_reg.addr_11_1=0x00040080
sff_cpld_reg.len_11_1=1
sff_cpld_reg.bit_offset_11_1=1

sff_cpld_reg.mode_12_1=config
sff_cpld_reg.src_12_1=cpld
sff_cpld_reg.frmt_12_1=bit
sff_cpld_reg.addr_12_1=0x00040080
sff_cpld_reg.len_12_1=1
sff_cpld_reg.bit_offset_12_1=1

sff_cpld_reg.mode_13_1=config
sff_cpld_reg.src_13_1=cpld
sff_cpld_reg.frmt_13_1=bit
sff_cpld_reg.addr_13_1=0x00040081
sff_cpld_reg.len_13_1=1
sff_cpld_reg.bit_offset_13_1=1

sff_cpld_reg.mode_14_1=config
sff_cpld_reg.src_14_1=cpld
sff_cpld_reg.frmt_14_1=bit
sff_cpld_reg.addr_14_1=0x00040081
sff_cpld_reg.len_14_1=1
sff_cpld_reg.bit_offset_14_1=1

sff_cpld_reg.mode_15_1=config
sff_cpld_reg.src_15_1=cpld
sff_cpld_reg.frmt_15_1=bit
sff_cpld_reg.addr_15_1=0x00040081
sff_cpld_reg.len_15_1=1
sff_cpld_reg.bit_offset_15_1=1

sff_cpld_reg.mode_16_1=config
sff_cpld_reg.src_16_1=cpld
sff_cpld_reg.frmt_16_1=bit
sff_cpld_reg.addr_16_1=0x00040081
sff_cpld_reg.len_16_1=1
sff_cpld_reg.bit_offset_16_1=1

sff_cpld_reg.mode_17_1=config
sff_cpld_reg.src_17_1=cpld
sff_cpld_reg.frmt_17_1=bit
sff_cpld_reg.addr_17_1=0x00040080
sff_cpld_reg.len_17_1=1
sff_cpld_reg.bit_offset_17_1=2

sff_cpld_reg.mode_18_1=config
sff_cpld_reg.src_18_1=cpld
sff_cpld_reg.frmt_18_1=bit
sff_cpld_reg.addr_18_1=0x00040080
sff_cpld_reg.len_18_1=1
sff_cpld_reg.bit_offset_18_1=2

sff_cpld_reg.mode_19_1=config
sff_cpld_reg.src_19_1=cpld
sff_cpld_reg.frmt_19_1=bit
sff_cpld_reg.addr_19_1=0x00040080
sff_cpld_reg.len_19_1=1
sff_cpld_reg.bit_offset_19_1=2

sff_cpld_reg.mode_20_1=config
sff_cpld_reg.src_20_1=cpld
sff_cpld_reg.frmt_20_1=bit
sff_cpld_reg.addr_20_1=0x00040080
sff_cpld_reg.len_20_1=1
sff_cpld_reg.bit_offset_20_1=2

sff_cpld_reg.mode_21_1=config
sff_cpld_reg.src_21_1=cpld
sff_cpld_reg.frmt_21_1=bit
sff_cpld_reg.addr_21_1=0x00040081
sff_cpld_reg.len_21_1=1
sff_cpld_reg.bit_offset_21_1=2

sff_cpld_reg.mode_22_1=config
sff_cpld_reg.src_22_1=cpld
sff_cpld_reg.frmt_22_1=bit
sff_cpld_reg.addr_22_1=0x00040081
sff_cpld_reg.len_22_1=1
sff_cpld_reg.bit_offset_22_1=2

sff_cpld_reg.mode_23_1=config
sff_cpld_reg.src_23_1=cpld
sff_cpld_reg.frmt_23_1=bit
sff_cpld_reg.addr_23_1=0x00040081
sff_cpld_reg.len_23_1=1
sff_cpld_reg.bit_offset_23_1=2

sff_cpld_reg.mode_24_1=config
sff_cpld_reg.src_24_1=cpld
sff_cpld_reg.frmt_24_1=bit
sff_cpld_reg.addr_24_1=0x00040081
sff_cpld_reg.len_24_1=1
sff_cpld_reg.bit_offset_24_1=2

sff_cpld_reg.mode_25_1=config
sff_cpld_reg.src_25_1=cpld
sff_cpld_reg.frmt_25_1=bit
sff_cpld_reg.addr_25_1=0x00040080
sff_cpld_reg.len_25_1=1
sff_cpld_reg.bit_offset_25_1=3

sff_cpld_reg.mode_26_1=config
sff_cpld_reg.src_26_1=cpld
sff_cpld_reg.frmt_26_1=bit
sff_cpld_reg.addr_26_1=0x00040080
sff_cpld_reg.len_26_1=1
sff_cpld_reg.bit_offset_26_1=3

sff_cpld_reg.mode_27_1=config
sff_cpld_reg.src_27_1=cpld
sff_cpld_reg.frmt_27_1=bit
sff_cpld_reg.addr_27_1=0x00040080
sff_cpld_reg.len_27_1=1
sff_cpld_reg.bit_offset_27_1=3

sff_cpld_reg.mode_28_1=config
sff_cpld_reg.src_28_1=cpld
sff_cpld_reg.frmt_28_1=bit
sff_cpld_reg.addr_28_1=0x00040080
sff_cpld_reg.len_28_1=1
sff_cpld_reg.bit_offset_28_1=3

sff_cpld_reg.mode_29_1=config
sff_cpld_reg.src_29_1=cpld
sff_cpld_reg.frmt_29_1=bit
sff_cpld_reg.addr_29_1=0x00040081
sff_cpld_reg.len_29_1=1
sff_cpld_reg.bit_offset_29_1=3

sff_cpld_reg.mode_30_1=config
sff_cpld_reg.src_30_1=cpld
sff_cpld_reg.frmt_30_1=bit
sff_cpld_reg.addr_30_1=0x00040081
sff_cpld_reg.len_30_1=1
sff_cpld_reg.bit_offset_30_1=3

sff_cpld_reg.mode_31_1=config
sff_cpld_reg.src_31_1=cpld
sff_cpld_reg.frmt_31_1=bit
sff_cpld_reg.addr_31_1=0x00040081
sff_cpld_reg.len_31_1=1
sff_cpld_reg.bit_offset_31_1=3

sff_cpld_reg.mode_32_1=config
sff_cpld_reg.src_32_1=cpld
sff_cpld_reg.frmt_32_1=bit
sff_cpld_reg.addr_32_1=0x00040081
sff_cpld_reg.len_32_1=1
sff_cpld_reg.bit_offset_32_1=3

sff_cpld_reg.mode_33_1=config
sff_cpld_reg.src_33_1=cpld
sff_cpld_reg.frmt_33_1=bit
sff_cpld_reg.addr_33_1=0x00040080
sff_cpld_reg.len_33_1=1
sff_cpld_reg.bit_offset_33_1=4

sff_cpld_reg.mode_34_1=config
sff_cpld_reg.src_34_1=cpld
sff_cpld_reg.frmt_34_1=bit
sff_cpld_reg.addr_34_1=0x00040080
sff_cpld_reg.len_34_1=1
sff_cpld_reg.bit_offset_34_1=4

sff_cpld_reg.mode_35_1=config
sff_cpld_reg.src_35_1=cpld
sff_cpld_reg.frmt_35_1=bit
sff_cpld_reg.addr_35_1=0x00040080
sff_cpld_reg.len_35_1=1
sff_cpld_reg.bit_offset_35_1=4

sff_cpld_reg.mode_36_1=config
sff_cpld_reg.src_36_1=cpld
sff_cpld_reg.frmt_36_1=bit
sff_cpld_reg.addr_36_1=0x00040080
sff_cpld_reg.len_36_1=1
sff_cpld_reg.bit_offset_36_1=4

sff_cpld_reg.mode_37_1=config
sff_cpld_reg.src_37_1=cpld
sff_cpld_reg.frmt_37_1=bit
sff_cpld_reg.addr_37_1=0x00040081
sff_cpld_reg.len_37_1=1
sff_cpld_reg.bit_offset_37_1=4

sff_cpld_reg.mode_38_1=config
sff_cpld_reg.src_38_1=cpld
sff_cpld_reg.frmt_38_1=bit
sff_cpld_reg.addr_38_1=0x00040081
sff_cpld_reg.len_38_1=1
sff_cpld_reg.bit_offset_38_1=4

sff_cpld_reg.mode_39_1=config
sff_cpld_reg.src_39_1=cpld
sff_cpld_reg.frmt_39_1=bit
sff_cpld_reg.addr_39_1=0x00040081
sff_cpld_reg.len_39_1=1
sff_cpld_reg.bit_offset_39_1=4

sff_cpld_reg.mode_40_1=config
sff_cpld_reg.src_40_1=cpld
sff_cpld_reg.frmt_40_1=bit
sff_cpld_reg.addr_40_1=0x00040081
sff_cpld_reg.len_40_1=1
sff_cpld_reg.bit_offset_40_1=4

sff_cpld_reg.mode_41_1=config
sff_cpld_reg.src_41_1=cpld
sff_cpld_reg.frmt_41_1=bit
sff_cpld_reg.addr_41_1=0x00040080
sff_cpld_reg.len_41_1=1
sff_cpld_reg.bit_offset_41_1=5

sff_cpld_reg.mode_42_1=config
sff_cpld_reg.src_42_1=cpld
sff_cpld_reg.frmt_42_1=bit
sff_cpld_reg.addr_42_1=0x00040080
sff_cpld_reg.len_42_1=1
sff_cpld_reg.bit_offset_42_1=5

sff_cpld_reg.mode_43_1=config
sff_cpld_reg.src_43_1=cpld
sff_cpld_reg.frmt_43_1=bit
sff_cpld_reg.addr_43_1=0x00040080
sff_cpld_reg.len_43_1=1
sff_cpld_reg.bit_offset_43_1=5

sff_cpld_reg.mode_44_1=config
sff_cpld_reg.src_44_1=cpld
sff_cpld_reg.frmt_44_1=bit
sff_cpld_reg.addr_44_1=0x00040080
sff_cpld_reg.len_44_1=1
sff_cpld_reg.bit_offset_44_1=5

sff_cpld_reg.mode_45_1=config
sff_cpld_reg.src_45_1=cpld
sff_cpld_reg.frmt_45_1=bit
sff_cpld_reg.addr_45_1=0x00040081
sff_cpld_reg.len_45_1=1
sff_cpld_reg.bit_offset_45_1=5

sff_cpld_reg.mode_46_1=config
sff_cpld_reg.src_46_1=cpld
sff_cpld_reg.frmt_46_1=bit
sff_cpld_reg.addr_46_1=0x00040081
sff_cpld_reg.len_46_1=1
sff_cpld_reg.bit_offset_46_1=5

sff_cpld_reg.mode_47_1=config
sff_cpld_reg.src_47_1=cpld
sff_cpld_reg.frmt_47_1=bit
sff_cpld_reg.addr_47_1=0x00040081
sff_cpld_reg.len_47_1=1
sff_cpld_reg.bit_offset_47_1=5

sff_cpld_reg.mode_48_1=config
sff_cpld_reg.src_48_1=cpld
sff_cpld_reg.frmt_48_1=bit
sff_cpld_reg.addr_48_1=0x00040081
sff_cpld_reg.len_48_1=1
sff_cpld_reg.bit_offset_48_1=5

sff_cpld_reg.mode_49_1=config
sff_cpld_reg.src_49_1=cpld
sff_cpld_reg.frmt_49_1=bit
sff_cpld_reg.addr_49_1=0x00040080
sff_cpld_reg.len_49_1=1
sff_cpld_reg.bit_offset_49_1=6

sff_cpld_reg.mode_50_1=config
sff_cpld_reg.src_50_1=cpld
sff_cpld_reg.frmt_50_1=bit
sff_cpld_reg.addr_50_1=0x00040080
sff_cpld_reg.len_50_1=1
sff_cpld_reg.bit_offset_50_1=6

sff_cpld_reg.mode_51_1=config
sff_cpld_reg.src_51_1=cpld
sff_cpld_reg.frmt_51_1=bit
sff_cpld_reg.addr_51_1=0x00040080
sff_cpld_reg.len_51_1=1
sff_cpld_reg.bit_offset_51_1=6

sff_cpld_reg.mode_52_1=config
sff_cpld_reg.src_52_1=cpld
sff_cpld_reg.frmt_52_1=bit
sff_cpld_reg.addr_52_1=0x00040080
sff_cpld_reg.len_52_1=1
sff_cpld_reg.bit_offset_52_1=6

sff_cpld_reg.mode_53_1=config
sff_cpld_reg.src_53_1=cpld
sff_cpld_reg.frmt_53_1=bit
sff_cpld_reg.addr_53_1=0x00040081
sff_cpld_reg.len_53_1=1
sff_cpld_reg.bit_offset_53_1=6

sff_cpld_reg.mode_54_1=config
sff_cpld_reg.src_54_1=cpld
sff_cpld_reg.frmt_54_1=bit
sff_cpld_reg.addr_54_1=0x00040081
sff_cpld_reg.len_54_1=1
sff_cpld_reg.bit_offset_54_1=6

sff_cpld_reg.mode_55_1=config
sff_cpld_reg.src_55_1=cpld
sff_cpld_reg.frmt_55_1=bit
sff_cpld_reg.addr_55_1=0x00040081
sff_cpld_reg.len_55_1=1
sff_cpld_reg.bit_offset_55_1=6

sff_cpld_reg.mode_56_1=config
sff_cpld_reg.src_56_1=cpld
sff_cpld_reg.frmt_56_1=bit
sff_cpld_reg.addr_56_1=0x00040081
sff_cpld_reg.len_56_1=1
sff_cpld_reg.bit_offset_56_1=6

sff_cpld_reg.mode_57_1=config
sff_cpld_reg.src_57_1=cpld
sff_cpld_reg.frmt_57_1=bit
sff_cpld_reg.addr_57_1=0x00040080
sff_cpld_reg.len_57_1=1
sff_cpld_reg.bit_offset_57_1=7

sff_cpld_reg.mode_58_1=config
sff_cpld_reg.src_58_1=cpld
sff_cpld_reg.frmt_58_1=bit
sff_cpld_reg.addr_58_1=0x00040080
sff_cpld_reg.len_58_1=1
sff_cpld_reg.bit_offset_58_1=7

sff_cpld_reg.mode_59_1=config
sff_cpld_reg.src_59_1=cpld
sff_cpld_reg.frmt_59_1=bit
sff_cpld_reg.addr_59_1=0x00040080
sff_cpld_reg.len_59_1=1
sff_cpld_reg.bit_offset_59_1=7

sff_cpld_reg.mode_60_1=config
sff_cpld_reg.src_60_1=cpld
sff_cpld_reg.frmt_60_1=bit
sff_cpld_reg.addr_60_1=0x00040080
sff_cpld_reg.len_60_1=1
sff_cpld_reg.bit_offset_60_1=7

sff_cpld_reg.mode_61_1=config
sff_cpld_reg.src_61_1=cpld
sff_cpld_reg.frmt_61_1=bit
sff_cpld_reg.addr_61_1=0x00040081
sff_cpld_reg.len_61_1=1
sff_cpld_reg.bit_offset_61_1=7

sff_cpld_reg.mode_62_1=config
sff_cpld_reg.src_62_1=cpld
sff_cpld_reg.frmt_62_1=bit
sff_cpld_reg.addr_62_1=0x00040081
sff_cpld_reg.len_62_1=1
sff_cpld_reg.bit_offset_62_1=7

sff_cpld_reg.mode_63_1=config
sff_cpld_reg.src_63_1=cpld
sff_cpld_reg.frmt_63_1=bit
sff_cpld_reg.addr_63_1=0x00040081
sff_cpld_reg.len_63_1=1
sff_cpld_reg.bit_offset_63_1=7

sff_cpld_reg.mode_64_1=config
sff_cpld_reg.src_64_1=cpld
sff_cpld_reg.frmt_64_1=bit
sff_cpld_reg.addr_64_1=0x00040081
sff_cpld_reg.len_64_1=1
sff_cpld_reg.bit_offset_64_1=7


# interrupt
sff_cpld_reg.mode_1_9=config
sff_cpld_reg.src_1_9=cpld
sff_cpld_reg.frmt_1_9=bit
sff_cpld_reg.pola_1_9=negative
sff_cpld_reg.addr_1_9=0x00020062
sff_cpld_reg.len_1_9=1
sff_cpld_reg.bit_offset_1_9=0

sff_cpld_reg.mode_2_9=config
sff_cpld_reg.src_2_9=cpld
sff_cpld_reg.frmt_2_9=bit
sff_cpld_reg.pola_2_9=negative
sff_cpld_reg.addr_2_9=0x00020062
sff_cpld_reg.len_2_9=1
sff_cpld_reg.bit_offset_2_9=1

sff_cpld_reg.mode_3_9=config
sff_cpld_reg.src_3_9=cpld
sff_cpld_reg.frmt_3_9=bit
sff_cpld_reg.pola_3_9=negative
sff_cpld_reg.addr_3_9=0x00020062
sff_cpld_reg.len_3_9=1
sff_cpld_reg.bit_offset_3_9=2

sff_cpld_reg.mode_4_9=config
sff_cpld_reg.src_4_9=cpld
sff_cpld_reg.frmt_4_9=bit
sff_cpld_reg.pola_4_9=negative
sff_cpld_reg.addr_4_9=0x00020062
sff_cpld_reg.len_4_9=1
sff_cpld_reg.bit_offset_4_9=3

sff_cpld_reg.mode_5_9=config
sff_cpld_reg.src_5_9=cpld
sff_cpld_reg.frmt_5_9=bit
sff_cpld_reg.pola_5_9=negative
sff_cpld_reg.addr_5_9=0x00020062
sff_cpld_reg.len_5_9=1
sff_cpld_reg.bit_offset_5_9=4

sff_cpld_reg.mode_6_9=config
sff_cpld_reg.src_6_9=cpld
sff_cpld_reg.frmt_6_9=bit
sff_cpld_reg.pola_6_9=negative
sff_cpld_reg.addr_6_9=0x00020062
sff_cpld_reg.len_6_9=1
sff_cpld_reg.bit_offset_6_9=5

sff_cpld_reg.mode_7_9=config
sff_cpld_reg.src_7_9=cpld
sff_cpld_reg.frmt_7_9=bit
sff_cpld_reg.pola_7_9=negative
sff_cpld_reg.addr_7_9=0x00020062
sff_cpld_reg.len_7_9=1
sff_cpld_reg.bit_offset_7_9=6

sff_cpld_reg.mode_8_9=config
sff_cpld_reg.src_8_9=cpld
sff_cpld_reg.frmt_8_9=bit
sff_cpld_reg.pola_8_9=negative
sff_cpld_reg.addr_8_9=0x00020062
sff_cpld_reg.len_8_9=1
sff_cpld_reg.bit_offset_8_9=7

sff_cpld_reg.mode_9_9=config
sff_cpld_reg.src_9_9=cpld
sff_cpld_reg.frmt_9_9=bit
sff_cpld_reg.pola_9_9=negative
sff_cpld_reg.addr_9_9=0x00020061
sff_cpld_reg.len_9_9=1
sff_cpld_reg.bit_offset_9_9=0

sff_cpld_reg.mode_10_9=config
sff_cpld_reg.src_10_9=cpld
sff_cpld_reg.frmt_10_9=bit
sff_cpld_reg.pola_10_9=negative
sff_cpld_reg.addr_10_9=0x00020061
sff_cpld_reg.len_10_9=1
sff_cpld_reg.bit_offset_10_9=1

sff_cpld_reg.mode_11_9=config
sff_cpld_reg.src_11_9=cpld
sff_cpld_reg.frmt_11_9=bit
sff_cpld_reg.pola_11_9=negative
sff_cpld_reg.addr_11_9=0x00020061
sff_cpld_reg.len_11_9=1
sff_cpld_reg.bit_offset_11_9=2

sff_cpld_reg.mode_12_9=config
sff_cpld_reg.src_12_9=cpld
sff_cpld_reg.frmt_12_9=bit
sff_cpld_reg.pola_12_9=negative
sff_cpld_reg.addr_12_9=0x00020061
sff_cpld_reg.len_12_9=1
sff_cpld_reg.bit_offset_12_9=3

sff_cpld_reg.mode_13_9=config
sff_cpld_reg.src_13_9=cpld
sff_cpld_reg.frmt_13_9=bit
sff_cpld_reg.pola_13_9=negative
sff_cpld_reg.addr_13_9=0x00020061
sff_cpld_reg.len_13_9=1
sff_cpld_reg.bit_offset_13_9=4

sff_cpld_reg.mode_14_9=config
sff_cpld_reg.src_14_9=cpld
sff_cpld_reg.frmt_14_9=bit
sff_cpld_reg.pola_14_9=negative
sff_cpld_reg.addr_14_9=0x00020061
sff_cpld_reg.len_14_9=1
sff_cpld_reg.bit_offset_14_9=5

sff_cpld_reg.mode_15_9=config
sff_cpld_reg.src_15_9=cpld
sff_cpld_reg.frmt_15_9=bit
sff_cpld_reg.pola_15_9=negative
sff_cpld_reg.addr_15_9=0x00020061
sff_cpld_reg.len_15_9=1
sff_cpld_reg.bit_offset_15_9=6

sff_cpld_reg.mode_16_9=config
sff_cpld_reg.src_16_9=cpld
sff_cpld_reg.frmt_16_9=bit
sff_cpld_reg.pola_16_9=negative
sff_cpld_reg.addr_16_9=0x00020061
sff_cpld_reg.len_16_9=1
sff_cpld_reg.bit_offset_16_9=7

sff_cpld_reg.mode_17_9=config
sff_cpld_reg.src_17_9=cpld
sff_cpld_reg.frmt_17_9=bit
sff_cpld_reg.pola_17_9=negative
sff_cpld_reg.addr_17_9=0x00020060
sff_cpld_reg.len_17_9=1
sff_cpld_reg.bit_offset_17_9=0

sff_cpld_reg.mode_18_9=config
sff_cpld_reg.src_18_9=cpld
sff_cpld_reg.frmt_18_9=bit
sff_cpld_reg.pola_18_9=negative
sff_cpld_reg.addr_18_9=0x00020060
sff_cpld_reg.len_18_9=1
sff_cpld_reg.bit_offset_18_9=1

sff_cpld_reg.mode_19_9=config
sff_cpld_reg.src_19_9=cpld
sff_cpld_reg.frmt_19_9=bit
sff_cpld_reg.pola_19_9=negative
sff_cpld_reg.addr_19_9=0x00020060
sff_cpld_reg.len_19_9=1
sff_cpld_reg.bit_offset_19_9=2

sff_cpld_reg.mode_20_9=config
sff_cpld_reg.src_20_9=cpld
sff_cpld_reg.frmt_20_9=bit
sff_cpld_reg.pola_20_9=negative
sff_cpld_reg.addr_20_9=0x00020060
sff_cpld_reg.len_20_9=1
sff_cpld_reg.bit_offset_20_9=3

sff_cpld_reg.mode_21_9=config
sff_cpld_reg.src_21_9=cpld
sff_cpld_reg.frmt_21_9=bit
sff_cpld_reg.pola_21_9=negative
sff_cpld_reg.addr_21_9=0x00020060
sff_cpld_reg.len_21_9=1
sff_cpld_reg.bit_offset_21_9=4

sff_cpld_reg.mode_22_9=config
sff_cpld_reg.src_22_9=cpld
sff_cpld_reg.frmt_22_9=bit
sff_cpld_reg.pola_22_9=negative
sff_cpld_reg.addr_22_9=0x00020060
sff_cpld_reg.len_22_9=1
sff_cpld_reg.bit_offset_22_9=5

sff_cpld_reg.mode_23_9=config
sff_cpld_reg.src_23_9=cpld
sff_cpld_reg.frmt_23_9=bit
sff_cpld_reg.pola_23_9=negative
sff_cpld_reg.addr_23_9=0x00020060
sff_cpld_reg.len_23_9=1
sff_cpld_reg.bit_offset_23_9=6

sff_cpld_reg.mode_24_9=config
sff_cpld_reg.src_24_9=cpld
sff_cpld_reg.frmt_24_9=bit
sff_cpld_reg.pola_24_9=negative
sff_cpld_reg.addr_24_9=0x00020060
sff_cpld_reg.len_24_9=1
sff_cpld_reg.bit_offset_24_9=7

sff_cpld_reg.mode_25_9=config
sff_cpld_reg.src_25_9=cpld
sff_cpld_reg.frmt_25_9=bit
sff_cpld_reg.pola_25_9=negative
sff_cpld_reg.addr_25_9=0x00030064
sff_cpld_reg.len_25_9=1
sff_cpld_reg.bit_offset_25_9=0

sff_cpld_reg.mode_26_9=config
sff_cpld_reg.src_26_9=cpld
sff_cpld_reg.frmt_26_9=bit
sff_cpld_reg.pola_26_9=negative
sff_cpld_reg.addr_26_9=0x00030064
sff_cpld_reg.len_26_9=1
sff_cpld_reg.bit_offset_26_9=1

sff_cpld_reg.mode_27_9=config
sff_cpld_reg.src_27_9=cpld
sff_cpld_reg.frmt_27_9=bit
sff_cpld_reg.pola_27_9=negative
sff_cpld_reg.addr_27_9=0x00030064
sff_cpld_reg.len_27_9=1
sff_cpld_reg.bit_offset_27_9=2

sff_cpld_reg.mode_28_9=config
sff_cpld_reg.src_28_9=cpld
sff_cpld_reg.frmt_28_9=bit
sff_cpld_reg.pola_28_9=negative
sff_cpld_reg.addr_28_9=0x00030064
sff_cpld_reg.len_28_9=1
sff_cpld_reg.bit_offset_28_9=3

sff_cpld_reg.mode_29_9=config
sff_cpld_reg.src_29_9=cpld
sff_cpld_reg.frmt_29_9=bit
sff_cpld_reg.pola_29_9=negative
sff_cpld_reg.addr_29_9=0x00030064
sff_cpld_reg.len_29_9=1
sff_cpld_reg.bit_offset_29_9=4

sff_cpld_reg.mode_30_9=config
sff_cpld_reg.src_30_9=cpld
sff_cpld_reg.frmt_30_9=bit
sff_cpld_reg.pola_30_9=negative
sff_cpld_reg.addr_30_9=0x00030064
sff_cpld_reg.len_30_9=1
sff_cpld_reg.bit_offset_30_9=5

sff_cpld_reg.mode_31_9=config
sff_cpld_reg.src_31_9=cpld
sff_cpld_reg.frmt_31_9=bit
sff_cpld_reg.pola_31_9=negative
sff_cpld_reg.addr_31_9=0x00030064
sff_cpld_reg.len_31_9=1
sff_cpld_reg.bit_offset_31_9=6

sff_cpld_reg.mode_32_9=config
sff_cpld_reg.src_32_9=cpld
sff_cpld_reg.frmt_32_9=bit
sff_cpld_reg.pola_32_9=negative
sff_cpld_reg.addr_32_9=0x00030064
sff_cpld_reg.len_32_9=1
sff_cpld_reg.bit_offset_32_9=7

sff_cpld_reg.mode_33_9=config
sff_cpld_reg.src_33_9=cpld
sff_cpld_reg.frmt_33_9=bit
sff_cpld_reg.pola_33_9=negative
sff_cpld_reg.addr_33_9=0x00030063
sff_cpld_reg.len_33_9=1
sff_cpld_reg.bit_offset_33_9=0

sff_cpld_reg.mode_34_9=config
sff_cpld_reg.src_34_9=cpld
sff_cpld_reg.frmt_34_9=bit
sff_cpld_reg.pola_34_9=negative
sff_cpld_reg.addr_34_9=0x00030063
sff_cpld_reg.len_34_9=1
sff_cpld_reg.bit_offset_34_9=1

sff_cpld_reg.mode_35_9=config
sff_cpld_reg.src_35_9=cpld
sff_cpld_reg.frmt_35_9=bit
sff_cpld_reg.pola_35_9=negative
sff_cpld_reg.addr_35_9=0x00030063
sff_cpld_reg.len_35_9=1
sff_cpld_reg.bit_offset_35_9=2

sff_cpld_reg.mode_36_9=config
sff_cpld_reg.src_36_9=cpld
sff_cpld_reg.frmt_36_9=bit
sff_cpld_reg.pola_36_9=negative
sff_cpld_reg.addr_36_9=0x00030063
sff_cpld_reg.len_36_9=1
sff_cpld_reg.bit_offset_36_9=3

sff_cpld_reg.mode_37_9=config
sff_cpld_reg.src_37_9=cpld
sff_cpld_reg.frmt_37_9=bit
sff_cpld_reg.pola_37_9=negative
sff_cpld_reg.addr_37_9=0x00030063
sff_cpld_reg.len_37_9=1
sff_cpld_reg.bit_offset_37_9=4

sff_cpld_reg.mode_38_9=config
sff_cpld_reg.src_38_9=cpld
sff_cpld_reg.frmt_38_9=bit
sff_cpld_reg.pola_38_9=negative
sff_cpld_reg.addr_38_9=0x00030063
sff_cpld_reg.len_38_9=1
sff_cpld_reg.bit_offset_38_9=5

sff_cpld_reg.mode_39_9=config
sff_cpld_reg.src_39_9=cpld
sff_cpld_reg.frmt_39_9=bit
sff_cpld_reg.pola_39_9=negative
sff_cpld_reg.addr_39_9=0x00030063
sff_cpld_reg.len_39_9=1
sff_cpld_reg.bit_offset_39_9=6

sff_cpld_reg.mode_40_9=config
sff_cpld_reg.src_40_9=cpld
sff_cpld_reg.frmt_40_9=bit
sff_cpld_reg.pola_40_9=negative
sff_cpld_reg.addr_40_9=0x00030063
sff_cpld_reg.len_40_9=1
sff_cpld_reg.bit_offset_40_9=7

sff_cpld_reg.mode_41_9=config
sff_cpld_reg.src_41_9=cpld
sff_cpld_reg.frmt_41_9=bit
sff_cpld_reg.pola_41_9=negative
sff_cpld_reg.addr_41_9=0x00030062
sff_cpld_reg.len_41_9=1
sff_cpld_reg.bit_offset_41_9=0

sff_cpld_reg.mode_42_9=config
sff_cpld_reg.src_42_9=cpld
sff_cpld_reg.frmt_42_9=bit
sff_cpld_reg.pola_42_9=negative
sff_cpld_reg.addr_42_9=0x00030062
sff_cpld_reg.len_42_9=1
sff_cpld_reg.bit_offset_42_9=1

sff_cpld_reg.mode_43_9=config
sff_cpld_reg.src_43_9=cpld
sff_cpld_reg.frmt_43_9=bit
sff_cpld_reg.pola_43_9=negative
sff_cpld_reg.addr_43_9=0x00030062
sff_cpld_reg.len_43_9=1
sff_cpld_reg.bit_offset_43_9=2

sff_cpld_reg.mode_44_9=config
sff_cpld_reg.src_44_9=cpld
sff_cpld_reg.frmt_44_9=bit
sff_cpld_reg.pola_44_9=negative
sff_cpld_reg.addr_44_9=0x00030062
sff_cpld_reg.len_44_9=1
sff_cpld_reg.bit_offset_44_9=3

sff_cpld_reg.mode_45_9=config
sff_cpld_reg.src_45_9=cpld
sff_cpld_reg.frmt_45_9=bit
sff_cpld_reg.pola_45_9=negative
sff_cpld_reg.addr_45_9=0x00030062
sff_cpld_reg.len_45_9=1
sff_cpld_reg.bit_offset_45_9=4

sff_cpld_reg.mode_46_9=config
sff_cpld_reg.src_46_9=cpld
sff_cpld_reg.frmt_46_9=bit
sff_cpld_reg.pola_46_9=negative
sff_cpld_reg.addr_46_9=0x00030062
sff_cpld_reg.len_46_9=1
sff_cpld_reg.bit_offset_46_9=5

sff_cpld_reg.mode_47_9=config
sff_cpld_reg.src_47_9=cpld
sff_cpld_reg.frmt_47_9=bit
sff_cpld_reg.pola_47_9=negative
sff_cpld_reg.addr_47_9=0x00030062
sff_cpld_reg.len_47_9=1
sff_cpld_reg.bit_offset_47_9=6

sff_cpld_reg.mode_48_9=config
sff_cpld_reg.src_48_9=cpld
sff_cpld_reg.frmt_48_9=bit
sff_cpld_reg.pola_48_9=negative
sff_cpld_reg.addr_48_9=0x00030062
sff_cpld_reg.len_48_9=1
sff_cpld_reg.bit_offset_48_9=7

sff_cpld_reg.mode_49_9=config
sff_cpld_reg.src_49_9=cpld
sff_cpld_reg.frmt_49_9=bit
sff_cpld_reg.pola_49_9=negative
sff_cpld_reg.addr_49_9=0x00030061
sff_cpld_reg.len_49_9=1
sff_cpld_reg.bit_offset_49_9=0

sff_cpld_reg.mode_50_9=config
sff_cpld_reg.src_50_9=cpld
sff_cpld_reg.frmt_50_9=bit
sff_cpld_reg.pola_50_9=negative
sff_cpld_reg.addr_50_9=0x00030061
sff_cpld_reg.len_50_9=1
sff_cpld_reg.bit_offset_50_9=1

sff_cpld_reg.mode_51_9=config
sff_cpld_reg.src_51_9=cpld
sff_cpld_reg.frmt_51_9=bit
sff_cpld_reg.pola_51_9=negative
sff_cpld_reg.addr_51_9=0x00030061
sff_cpld_reg.len_51_9=1
sff_cpld_reg.bit_offset_51_9=2

sff_cpld_reg.mode_52_9=config
sff_cpld_reg.src_52_9=cpld
sff_cpld_reg.frmt_52_9=bit
sff_cpld_reg.pola_52_9=negative
sff_cpld_reg.addr_52_9=0x00030061
sff_cpld_reg.len_52_9=1
sff_cpld_reg.bit_offset_52_9=3

sff_cpld_reg.mode_53_9=config
sff_cpld_reg.src_53_9=cpld
sff_cpld_reg.frmt_53_9=bit
sff_cpld_reg.pola_53_9=negative
sff_cpld_reg.addr_53_9=0x00030061
sff_cpld_reg.len_53_9=1
sff_cpld_reg.bit_offset_53_9=4

sff_cpld_reg.mode_54_9=config
sff_cpld_reg.src_54_9=cpld
sff_cpld_reg.frmt_54_9=bit
sff_cpld_reg.pola_54_9=negative
sff_cpld_reg.addr_54_9=0x00030061
sff_cpld_reg.len_54_9=1
sff_cpld_reg.bit_offset_54_9=5

sff_cpld_reg.mode_55_9=config
sff_cpld_reg.src_55_9=cpld
sff_cpld_reg.frmt_55_9=bit
sff_cpld_reg.pola_55_9=negative
sff_cpld_reg.addr_55_9=0x00030061
sff_cpld_reg.len_55_9=1
sff_cpld_reg.bit_offset_55_9=6

sff_cpld_reg.mode_56_9=config
sff_cpld_reg.src_56_9=cpld
sff_cpld_reg.frmt_56_9=bit
sff_cpld_reg.pola_56_9=negative
sff_cpld_reg.addr_56_9=0x00030061
sff_cpld_reg.len_56_9=1
sff_cpld_reg.bit_offset_56_9=7

sff_cpld_reg.mode_57_9=config
sff_cpld_reg.src_57_9=cpld
sff_cpld_reg.frmt_57_9=bit
sff_cpld_reg.pola_57_9=negative
sff_cpld_reg.addr_57_9=0x00030060
sff_cpld_reg.len_57_9=1
sff_cpld_reg.bit_offset_57_9=0

sff_cpld_reg.mode_58_9=config
sff_cpld_reg.src_58_9=cpld
sff_cpld_reg.frmt_58_9=bit
sff_cpld_reg.pola_58_9=negative
sff_cpld_reg.addr_58_9=0x00030060
sff_cpld_reg.len_58_9=1
sff_cpld_reg.bit_offset_58_9=1

sff_cpld_reg.mode_59_9=config
sff_cpld_reg.src_59_9=cpld
sff_cpld_reg.frmt_59_9=bit
sff_cpld_reg.pola_59_9=negative
sff_cpld_reg.addr_59_9=0x00030060
sff_cpld_reg.len_59_9=1
sff_cpld_reg.bit_offset_59_9=2

sff_cpld_reg.mode_60_9=config
sff_cpld_reg.src_60_9=cpld
sff_cpld_reg.frmt_60_9=bit
sff_cpld_reg.pola_60_9=negative
sff_cpld_reg.addr_60_9=0x00030060
sff_cpld_reg.len_60_9=1
sff_cpld_reg.bit_offset_60_9=3

sff_cpld_reg.mode_61_9=config
sff_cpld_reg.src_61_9=cpld
sff_cpld_reg.frmt_61_9=bit
sff_cpld_reg.pola_61_9=negative
sff_cpld_reg.addr_61_9=0x00030060
sff_cpld_reg.len_61_9=1
sff_cpld_reg.bit_offset_61_9=4

sff_cpld_reg.mode_62_9=config
sff_cpld_reg.src_62_9=cpld
sff_cpld_reg.frmt_62_9=bit
sff_cpld_reg.pola_62_9=negative
sff_cpld_reg.addr_62_9=0x00030060
sff_cpld_reg.len_62_9=1
sff_cpld_reg.bit_offset_62_9=5

sff_cpld_reg.mode_63_9=config
sff_cpld_reg.src_63_9=cpld
sff_cpld_reg.frmt_63_9=bit
sff_cpld_reg.pola_63_9=negative
sff_cpld_reg.addr_63_9=0x00030060
sff_cpld_reg.len_63_9=1
sff_cpld_reg.bit_offset_63_9=6

sff_cpld_reg.mode_64_9=config
sff_cpld_reg.src_64_9=cpld
sff_cpld_reg.frmt_64_9=bit
sff_cpld_reg.pola_64_9=negative
sff_cpld_reg.addr_64_9=0x00030060
sff_cpld_reg.len_64_9=1
sff_cpld_reg.bit_offset_64_9=7

