

================================================================
== Vitis HLS Report for 'entry_proc3155'
================================================================
* Date:           Sun Sep 17 03:10:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.215 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        3|       29|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done                  |   9|          2|    1|          2|
    |pack_seq_offset_c_blk_n  |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    3|          6|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|start_full_n                      |   in|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|start_out                         |  out|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|start_write                       |  out|    1|  ap_ctrl_hs|     entry_proc3155|  return value|
|pack_seq_offset                   |   in|    9|     ap_none|    pack_seq_offset|        scalar|
|pack_seq_offset_c_din             |  out|    9|     ap_fifo|  pack_seq_offset_c|       pointer|
|pack_seq_offset_c_num_data_valid  |   in|    3|     ap_fifo|  pack_seq_offset_c|       pointer|
|pack_seq_offset_c_fifo_cap        |   in|    3|     ap_fifo|  pack_seq_offset_c|       pointer|
|pack_seq_offset_c_full_n          |   in|    1|     ap_fifo|  pack_seq_offset_c|       pointer|
|pack_seq_offset_c_write           |  out|    1|     ap_fifo|  pack_seq_offset_c|       pointer|
+----------------------------------+-----+-----+------------+-------------------+--------------+

