

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_54u_27u_21632u_s'
================================================================
* Date:           Fri Nov  8 14:19:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingDataWidthConverter_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.311 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43267|    43267|  0.433 ms|  0.433 ms|  43267|  43267|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_526_1  |    43265|    43265|         3|          1|          1|  43264|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.31>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ei_V = alloca i32 1"   --->   Operation 6 'alloca' 'ei_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 7 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i54 %intermediate1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln526 = store i16 0, i16 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 11 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 0, i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 12 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 14 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%o_3 = load i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 15 'load' 'o_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%t_3 = load i16 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 16 'load' 't_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.42ns)   --->   "%icmp_ln526 = icmp_eq  i16 %t_3, i16 43264" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 17 'icmp' 'icmp_ln526' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 43264, i64 43264, i64 43264"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%t_4 = add i16 %t_3, i16 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 19 'add' 't_4' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln526 = br i1 %icmp_ln526, void %for.body.split, void %if.end39" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 20 'br' 'br_ln526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.47ns)   --->   "%icmp_ln529 = icmp_eq  i32 %o_3, i32 0" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 21 'icmp' 'icmp_ln529' <Predicate = (!icmp_ln526)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%o_4 = add i32 %o_3, i32 1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538]   --->   Operation 22 'add' 'o_4' <Predicate = (!icmp_ln526)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.47ns)   --->   "%icmp_ln540 = icmp_eq  i32 %o_4, i32 2" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 23 'icmp' 'icmp_ln540' <Predicate = (!icmp_ln526)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%o_5 = select i1 %icmp_ln540, i32 0, i32 %o_4" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540]   --->   Operation 24 'select' 'o_5' <Predicate = (!icmp_ln526)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln526 = store i16 %t_4, i16 %t" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 25 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln526 = store i32 %o_5, i32 %o" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 26 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.81>
ST_2 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln526 = store i27 0, i27 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 13 'store' 'store_ln526' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ei_V_load = load i27 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 27 'load' 'ei_V_load' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i27 %ei_V_load" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 28 'zext' 'zext_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:527]   --->   Operation 29 'specpipeline' 'specpipeline_ln527' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln525 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:525]   --->   Operation 30 'specloopname' 'specloopname_ln525' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln529 = br i1 %icmp_ln529, void %if.end, void %if.then2" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:529]   --->   Operation 31 'br' 'br_ln529' <Predicate = (!icmp_ln526)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%ei_V_1 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i54P0A, i54 %intermediate1" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530]   --->   Operation 32 'read' 'ei_V_1' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 54> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln531 = br void %if.end" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:531]   --->   Operation 33 'br' 'br_ln531' <Predicate = (!icmp_ln526 & icmp_ln529)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ei_V_3 = phi i54 %ei_V_1, void %if.then2, i54 %zext_ln526, void %for.body.split"   --->   Operation 34 'phi' 'ei_V_3' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%eo_V = trunc i54 %ei_V_3"   --->   Operation 35 'trunc' 'eo_V' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i27 %eo_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 36 'zext' 'zext_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln534" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 37 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i27 @_ssdm_op_PartSelect.i27.i54.i32.i32, i54 %ei_V_3, i32 27, i32 53"   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln526 = store i27 %trunc_ln, i27 %ei_V" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 39 'store' 'store_ln526' <Predicate = (!icmp_ln526)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (0.00ns)   --->   "%write_ln534 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %zext_ln534" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:534]   --->   Operation 40 'write' 'write_ln534' <Predicate = (!icmp_ln526)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln526 = br void %for.body" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526]   --->   Operation 41 'br' 'br_ln526' <Predicate = (!icmp_ln526)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln572 = ret" [/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:572]   --->   Operation 42 'ret' 'ret_ln572' <Predicate = (icmp_ln526)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.31ns
The critical path consists of the following:
	'alloca' operation ('o') [4]  (0 ns)
	'load' operation ('o', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538) on local variable 'o' [13]  (0 ns)
	'add' operation ('o', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:538) [35]  (2.55 ns)
	'icmp' operation ('icmp_ln540', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540) [36]  (2.47 ns)
	'select' operation ('o', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540) [37]  (0.698 ns)
	'store' operation ('store_ln526', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526) of variable 'o', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:540 on local variable 'o' [39]  (1.59 ns)

 <State 2>: 6.81ns
The critical path consists of the following:
	fifo read operation ('ei.V', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530) on port 'intermediate1' (/media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530) [27]  (3.63 ns)
	multiplexor before 'phi' operation ('ei.V') with incoming values : ('zext_ln526', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526) ('ei.V', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530) [30]  (1.59 ns)
	'phi' operation ('ei.V') with incoming values : ('zext_ln526', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526) ('ei.V', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:530) [30]  (0 ns)
	'store' operation ('store_ln526', /media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:526) of variable 'trunc_ln' on local variable 'ei.V' [40]  (1.59 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
