// Seed: 3305192720
module module_0 (
    output supply1 id_0
);
endmodule
module module_1 (
    output wand id_0
);
  assign id_0 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input wor id_0,
    inout tri id_1,
    input wor id_2
);
  id_4(
      1, -1
  );
  assign id_1 = id_1;
  initial @(posedge 1) $display(1, 1, (id_0));
  wire id_5;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_0 = 0;
endmodule
module module_3;
  reg id_2;
  initial {1, id_1, 1 ** 1'd0, 1} <= id_2;
  wire id_4;
endmodule
module module_4;
  tri0 id_1 = id_1 !=? -1;
  wire id_2;
  module_3 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri id_3 = 1;
  assign id_2 = id_2;
endmodule
