0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/clock_generator.sv,1669205241,systemVerilog,,C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/i2c_top.sv,,clock_generator,,uvm,../../../../ece445.gen/sources_1/bd/design_1/ipshared/7698,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/ece445.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/i2c_controller.v,1669493197,verilog,,,,i2c_controller,,uvm,../../../../ece445.gen/sources_1/bd/design_1/ipshared/7698,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/i2c_top.sv,1669487997,systemVerilog,,C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/test_i2c_controller.sv,,i2c_top,,uvm,../../../../ece445.gen/sources_1/bd/design_1/ipshared/7698,,,,,
C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/test_i2c_controller.sv,1669484883,systemVerilog,,,,test_i2c_controller,,uvm,../../../../ece445.gen/sources_1/bd/design_1/ipshared/7698,,,,,
