#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 24 12:54:12 2020
# Process ID: 1484
# Current directory: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1256 D:\Vivado_Project\MS.CnnAccFPGA\Ip_repo\MyAccelerator\Acc_proj.xpr
# Log file: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/vivado.log
# Journal file: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.xpr
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/DPU.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/DPU.vhd
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/data_fifo.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/data_fifo.vhd
set_property is_enabled true [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd]
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/dlau_pkg.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/dlau_pkg.vhd
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator/component.xml] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator/component.xml
set_property is_enabled false [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/jk_ff.vhd]
set_property is_enabled false [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd]
launch_runs synth_1 -jobs 12
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
update_ip_catalog -rebuild
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator [current_project]
update_ip_catalog
set_property is_enabled true [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd]
launch_simulation
launch_simulation
open_wave_config D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/main_fms_tb_behav.wcfg
source acc_wrapper_tb.tcl
run 500 us
save_wave_config {D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/main_fms_tb_behav.wcfg}
restart
run 500 us
