
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -270.63

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.73

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.73

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.60   18.18   36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.18    0.03   36.17 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.60    8.75    7.25   43.42 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.43 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.43   data arrival time
-----------------------------------------------------------------------------
                                 35.03   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.63   28.90   42.32   42.32 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 28.90    0.05   42.37 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.78   76.97   68.98  111.35 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.97    0.06  111.42 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.15   19.20   42.69  154.11 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.20    0.03  154.13 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.76   21.93  176.06 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  176.06 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.63   11.23   19.90  195.97 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.23    0.12  196.09 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.42   20.36  216.45 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.42    0.05  216.49 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.90   24.07  240.57 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.90    0.01  240.57 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.85    9.14   28.14  268.71 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.14    0.02  268.73 ^ resp_msg[13] (out)
                                268.73   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.73   data arrival time
-----------------------------------------------------------------------------
                                -20.73   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.63   28.90   42.32   42.32 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 28.90    0.05   42.37 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.78   76.97   68.98  111.35 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.97    0.06  111.42 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.15   19.20   42.69  154.11 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.20    0.03  154.13 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.68    8.76   21.93  176.06 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.00  176.06 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.63   11.23   19.90  195.97 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.23    0.12  196.09 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.42   20.36  216.45 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.42    0.05  216.49 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.08   10.90   24.07  240.57 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.90    0.01  240.57 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.85    9.14   28.14  268.71 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.14    0.02  268.73 ^ resp_msg[13] (out)
                                268.73   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.73   data arrival time
-----------------------------------------------------------------------------
                                -20.73   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
228.40328979492188

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7138

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.520160675048828

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8038

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 33

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.32   42.32 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  69.04  111.35 v _568_/SN (HAxp5_ASAP7_75t_R)
  42.75  154.11 v _314_/Y (OR3x1_ASAP7_75t_R)
  30.38  184.49 v _317_/Y (OR3x1_ASAP7_75t_R)
  22.20  206.69 v _369_/Y (OA21x2_ASAP7_75t_R)
  15.90  222.59 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.48  249.07 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.17  275.24 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.89  286.13 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.59  311.72 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.72 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.72   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.78  299.22   library setup time
         299.22   data required time
---------------------------------------------------------
         299.22   data required time
        -311.72   data arrival time
---------------------------------------------------------
         -12.50   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.14   36.14 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.28   43.42 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.43 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.43   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.43   data arrival time
---------------------------------------------------------
          35.03   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.7316

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.7316

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.714612

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
