
*** Running vivado
    with args -log system_MIPI_D_PHY_RX_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_MIPI_D_PHY_RX_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/rogyorge/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in C:/Users/rogyorge/AppData/Roaming/Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source system_MIPI_D_PHY_RX_0_0.tcl -notrace
Command: synth_design -top system_MIPI_D_PHY_RX_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 561.316 ; gain = 124.371
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port areset is neither a static name nor a globally static expression [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:266]
INFO: [Synth 8-638] synthesizing module 'system_MIPI_D_PHY_RX_0_0' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:138]
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter kNoOfDataLanes bound to: 2 - type: integer 
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kAddDelayClk_ps bound to: 0 - type: integer 
	Parameter kAddDelayData0_ps bound to: 0 - type: integer 
	Parameter kAddDelayData1_ps bound to: 0 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kDebug bound to: 0 - type: bool 
	Parameter C_S_AXI_LITE_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter kLPFromLane0 bound to: 0 - type: bool 
	Parameter kSharedLogic bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'MIPI_DPHY_Receiver' declared at 'c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:53' bound to instance 'U0' of component 'MIPI_DPHY_Receiver' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:322]
INFO: [Synth 8-638] synthesizing module 'MIPI_DPHY_Receiver' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:183]
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter kNoOfDataLanes bound to: 2 - type: integer 
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kGenerateAXIL bound to: 1 - type: bool 
	Parameter kAddDelayClk_ps bound to: 0 - type: integer 
	Parameter kAddDelayData0_ps bound to: 0 - type: integer 
	Parameter kAddDelayData1_ps bound to: 0 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kDebug bound to: 0 - type: bool 
	Parameter kLPFromLane0 bound to: 0 - type: bool 
	Parameter kSharedLogic bound to: 1 - type: bool 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_LITE_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MIPI_DPHY_Receiver_S_AXI_Lite' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/S_AXI_Lite.vhd:120]
	Parameter kVersionMajor bound to: 1 - type: integer 
	Parameter kVersionMinor bound to: 3 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/S_AXI_Lite.vhd:246]
INFO: [Synth 8-256] done synthesizing module 'MIPI_DPHY_Receiver_S_AXI_Lite' (1#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/S_AXI_Lite.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsyncReset.vhd:65]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (2#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (3#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsyncReset.vhd:65]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized0' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized0' (3#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:66]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'IDelayCtrlX' to cell 'IDELAYCTRL' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:412]
INFO: [Synth 8-638] synthesizing module 'InputBuffer' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:67]
	Parameter kNoLP bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneHighSpeed' to cell 'IBUFDS' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:71]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower0' to cell 'IBUF' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:83]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower1' to cell 'IBUF' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'InputBuffer' (4#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DPHY_LaneSCNN' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSCNN.vhd:84]
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "one_hot" *) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSCNN.vhd:94]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSCNN.vhd:99]
INFO: [Synth 8-638] synthesizing module 'GlitchFilter' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/GlitchFilter.vhd:62]
	Parameter kNoOfPeriodsToFilter bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'GlitchFilter' (5#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/GlitchFilter.vhd:62]
INFO: [Synth 8-638] synthesizing module 'HS_Clocking' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Clocking.vhd:75]
	Parameter kGenerateMMCM bound to: 0 - type: bool 
	Parameter kCtlClkFreqHz bound to: 200000000 - type: integer 
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Clocking.vhd:117]
INFO: [Synth 8-113] binding component instance 'SerialClkBuffer' to cell 'BUFIO' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Clocking.vhd:267]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'DivClkBuffer' to cell 'BUFR' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Clocking.vhd:273]
INFO: [Synth 8-256] done synthesizing module 'HS_Clocking' (6#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Clocking.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'DPHY_LaneSCNN' (7#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSCNN.vhd:84]
INFO: [Synth 8-638] synthesizing module 'InputBuffer__parameterized0' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:67]
	Parameter kNoLP bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 0 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneHighSpeed' to cell 'IBUFDS' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:71]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower0' to cell 'IBUF' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:83]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: HSUL_12 - type: string 
INFO: [Synth 8-113] binding component instance 'LaneLowPower1' to cell 'IBUF' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'InputBuffer__parameterized0' (7#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/InputBuffer.vhd:67]
INFO: [Synth 8-638] synthesizing module 'DPHY_LaneSFEN' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSFEN.vhd:114]
	Parameter kRefClkFreqHz bound to: 200000000 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
	Parameter kNoLP bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'HS_Deserializer' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:93]
	Parameter kIs8b9b bound to: 0 - type: bool 
	Parameter kIDLY_TapWidth bound to: 5 - type: integer 
	Parameter kAddDelay_ps bound to: 0 - type: integer 
	Parameter kNoLP bound to: 0 - type: bool 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:158]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 12 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-113] binding component instance 'InputDelay' to cell 'IDELAYE2' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:166]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Deserializer' to cell 'ISERDESE2' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:197]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:66]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 1 - type: integer 
	Parameter kResetPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (7#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/SyncAsync.vhd:66]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b1 
	Parameter SRVAL_Q2 bound to: 1'b1 
	Parameter SRVAL_Q3 bound to: 1'b1 
	Parameter SRVAL_Q4 bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'LP_DeserializerX' to cell 'ISERDESE2' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:276]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b1 
	Parameter INIT_Q2 bound to: 1'b1 
	Parameter INIT_Q3 bound to: 1'b1 
	Parameter INIT_Q4 bound to: 1'b1 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: NONE - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b1 
	Parameter SRVAL_Q2 bound to: 1'b1 
	Parameter SRVAL_Q3 bound to: 1'b1 
	Parameter SRVAL_Q4 bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'LP_DeserializerX' to cell 'ISERDESE2' [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element hard_reg was removed.  [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:413]
WARNING: [Synth 8-6014] Unused sequential element soft_reg was removed.  [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:413]
WARNING: [Synth 8-3848] Net dDataOut9 in module/entity HS_Deserializer does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'HS_Deserializer' (8#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Deserializer.vhd:93]
WARNING: [Synth 8-3848] Net aErrEsc in module/entity DPHY_LaneSFEN does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSFEN.vhd:95]
WARNING: [Synth 8-3848] Net aErrControl in module/entity DPHY_LaneSFEN does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSFEN.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'DPHY_LaneSFEN' (9#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/DPHY_LaneSFEN.vhd:114]
WARNING: [Synth 8-3848] Net aClkErrControl in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:100]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aUlpsActiveNot] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][RxClkEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxDataEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxValidEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxLpdtEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxUlpsEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[0][aRxTriggerEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aUlpsActiveNot] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][RxClkEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxDataEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxValidEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxLpdtEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxUlpsEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net SFEN_Lanes[1][aRxTriggerEsc] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:255]
WARNING: [Synth 8-3848] Net dLP0_in[0] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net dLP1_in[0] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net cLP_in[0] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:214]
WARNING: [Synth 8-3848] Net dLP0_in[1] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net dLP1_in[1] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:209]
WARNING: [Synth 8-3848] Net cLP_in[1] in module/entity MIPI_DPHY_Receiver does not have driver. [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'MIPI_DPHY_Receiver' (10#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'system_MIPI_D_PHY_RX_0_0' (11#1) [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/synth/system_MIPI_D_PHY_RX_0_0.vhd:138]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[8]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[7]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[6]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[5]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[4]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[3]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[2]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[1]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dDataOut9[0]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[7]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[6]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[5]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[4]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[3]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[2]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[1]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP0_in[0]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[7]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[6]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[5]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[4]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[3]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[2]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[1]
WARNING: [Synth 8-3331] design HS_Deserializer has unconnected port dLP1_in[0]
WARNING: [Synth 8-3331] design DPHY_LaneSFEN has unconnected port aErrEsc
WARNING: [Synth 8-3331] design DPHY_LaneSFEN has unconnected port aErrControl
WARNING: [Synth 8-3331] design DPHY_LaneSFEN has unconnected port cLP_in[1]
WARNING: [Synth 8-3331] design DPHY_LaneSFEN has unconnected port cLP_in[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver_S_AXI_Lite has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver_S_AXI_Lite has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver_S_AXI_Lite has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver_S_AXI_Lite has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver_S_AXI_Lite has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver_S_AXI_Lite has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design DPHY_LaneSCNN has unconnected port aForceRxmode
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aClkErrControl
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0UlpsActiveNot
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port D0RxClkEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[7]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[6]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[5]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[4]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxValidEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxLpdtEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxUlpsEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1UlpsActiveNot
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port D1RxClkEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[7]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[6]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[5]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[4]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxValidEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxLpdtEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxUlpsEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxTriggerEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxTriggerEsc[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxTriggerEsc[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxTriggerEsc[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port rDlyCtrlLockedIn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 723.617 ; gain = 286.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[7] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[6] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[5] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[4] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[3] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[2] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[1] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP0_in[0] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[7] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[6] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[5] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[4] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[3] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[2] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[1] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[1].DPHY_LaneSFEN_X:dLP1_in[0] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[7] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[6] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[5] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[4] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[3] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[2] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[1] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP0_in[0] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[7] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[6] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[5] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[4] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[3] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[2] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[1] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
WARNING: [Synth 8-3295] tying undriven pin DataLaneGen[0].DPHY_LaneSFEN_X:dLP1_in[0] to constant 0 [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/MIPI_DPHY_Receiver.vhd:483]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 723.617 ; gain = 286.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 723.617 ; gain = 286.672
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_ooc.xdc] for cell 'U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_rxclk'. The XDC file c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_rxclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sfen_refclk'. The XDC file c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_sfen_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_scnn_refclk'. The XDC file c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/ila_scnn_refclk/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'U0'
Finished Parsing XDC File [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc] for cell 'U0'
Parsing XDC File [C:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_MIPI_D_PHY_RX_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_MIPI_D_PHY_RX_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 952.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property IODELAY_GROUP could not find object (constraint file  c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/hdl/MIPI_DPHY_Receiver.xdc, line 34).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.runs/system_MIPI_D_PHY_RX_0_0_synth_1/dont_touch.xdc, line 33).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sOut" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DPHY_LaneSCNN'
INFO: [Synth 8-5546] ROM "cClkSettleTout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aStopstate" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aUlpsActiveNot" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cDelayCntEn" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hard" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aStopstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cInitTout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cHSSettleTout" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stinit |                        000000001 |                             0000
                  ststop |                        000000010 |                             0001
               sths_prpr |                        000000100 |                             0010
               sths_term |                        000001000 |                             0011
                sths_clk |                        000010000 |                             0100
                sths_end |                        000100000 |                             0101
             stulps_rqst |                        001000000 |                             1000
                  stulps |                        010000000 |                             0110
             stulps_exit |                        100000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DPHY_LaneSCNN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 6     
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 30    
	                1 Bit    Registers := 47    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module HS_Clocking 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GlitchFilter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DPHY_LaneSCNN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 1     
Module MIPI_DPHY_Receiver_S_AXI_Lite 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module HS_Deserializer 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 8     
+---XORs : 
	   2 Input      8 Bit         XORs := 8     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module DPHY_LaneSFEN 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module MIPI_DPHY_Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element ClockLane/HSClockingX/cDelayCnt_reg was removed.  [c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ipshared/ead7/hdl/HS_Clocking.vhd:107]
INFO: [Synth 8-5544] ROM "ClockLane/nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ClockLane/nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ClockLane/nstate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ClockLane/cClkSettleTout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataLaneGen[1].DPHY_LaneSFEN_X/cInitTout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettleTout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataLaneGen[0].DPHY_LaneSFEN_X/cInitTout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettleTout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aClkErrControl
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0UlpsActiveNot
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port D0RxClkEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[7]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[6]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[5]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[4]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxDataEsc[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxValidEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxLpdtEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxUlpsEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[2]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[1]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0RxTriggerEsc[0]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0ErrEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD0ErrControl
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1UlpsActiveNot
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port D1RxClkEsc
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[7]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[6]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[5]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[4]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[3]
WARNING: [Synth 8-3331] design MIPI_DPHY_Receiver has unconnected port aD1RxDataEsc[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/YesAXILITE.AXI_Lite_Control/axi_rresp_reg[0]' (FDRE) to 'U0/YesAXILITE.AXI_Lite_Control/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\YesAXILITE.AXI_Lite_Control/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/YesAXILITE.AXI_Lite_Control/axi_bresp_reg[0]' (FDRE) to 'U0/YesAXILITE.AXI_Lite_Control/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\YesAXILITE.AXI_Lite_Control/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (YesAXILITE.AXI_Lite_Control/axi_bresp_reg[1]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (YesAXILITE.AXI_Lite_Control/axi_araddr_reg[1]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (YesAXILITE.AXI_Lite_Control/axi_araddr_reg[0]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (YesAXILITE.AXI_Lite_Control/axi_awaddr_reg[1]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (YesAXILITE.AXI_Lite_Control/axi_awaddr_reg[0]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (YesAXILITE.AXI_Lite_Control/axi_rresp_reg[1]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dValid_reg_reg[0]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dValid_reg_reg[1]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[3][7]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dValid_reg_reg[0]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dValid_reg_reg[1]) is unused and will be removed from module MIPI_DPHY_Receiver.
WARNING: [Synth 8-3332] Sequential element (DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[3][7]) is unused and will be removed from module MIPI_DPHY_Receiver.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 952.379 ; gain = 515.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:03 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFIO       |     1|
|2     |BUFR        |     1|
|3     |CARRY4      |    12|
|4     |IDELAYCTRL  |     1|
|5     |IDELAYE2    |     1|
|6     |IDELAYE2_1  |     2|
|7     |ISERDESE2   |     2|
|8     |ISERDESE2_1 |     4|
|9     |LUT1        |    14|
|10    |LUT2        |    45|
|11    |LUT3        |    91|
|12    |LUT4        |    63|
|13    |LUT5        |    51|
|14    |LUT6        |   103|
|15    |FDCE        |    16|
|16    |FDPE        |    18|
|17    |FDRE        |   286|
|18    |FDSE        |     9|
|19    |IBUF        |     6|
|20    |IBUFDS      |     3|
+------+------------+------+

Report Instance Areas: 
+------+----------------------------------------------+------------------------------+------+
|      |Instance                                      |Module                        |Cells |
+------+----------------------------------------------+------------------------------+------+
|1     |top                                           |                              |   729|
|2     |  U0                                          |MIPI_DPHY_Receiver            |   729|
|3     |    ClockInputBuffer                          |InputBuffer                   |     3|
|4     |    ClockLane                                 |DPHY_LaneSCNN                 |    82|
|5     |      \GenSyncLP[0].GlitchFilterLP            |GlitchFilter_27               |     7|
|6     |      \GenSyncLP[0].SyncAsyncx                |SyncAsync__parameterized0_28  |     2|
|7     |      \GenSyncLP[1].GlitchFilterLP            |GlitchFilter_29               |     7|
|8     |      \GenSyncLP[1].SyncAsyncx                |SyncAsync__parameterized0_30  |     2|
|9     |      HSClockingX                             |HS_Clocking                   |     7|
|10    |        SyncAsyncLocked                       |SyncAsync__parameterized0_33  |     3|
|11    |      SyncAsyncEnable                         |SyncAsync__parameterized0_31  |     4|
|12    |      SyncAsyncLocked                         |SyncAsync__parameterized0_32  |     5|
|13    |    CoreAsyncReset                            |ResetBridge                   |     3|
|14    |      SyncAsyncx                              |SyncAsync_26                  |     3|
|15    |    \DataLaneGen[0].DPHY_LaneSFEN_X           |DPHY_LaneSFEN                 |   246|
|16    |      HSDeserializerX                         |HS_Deserializer_13            |   173|
|17    |        SerdesReset                           |ResetBridge_23                |     2|
|18    |          SyncAsyncx                          |SyncAsync_25                  |     2|
|19    |        SyncAsyncSettled                      |SyncAsync__parameterized1_24  |     3|
|20    |      RxClkActiveHSResetBridge                |ResetBridge_14                |     2|
|21    |        SyncAsyncx                            |SyncAsync_22                  |     2|
|22    |      SyncAsyncEnable                         |SyncAsync__parameterized0_15  |     3|
|23    |      SyncAsyncForceRxMode                    |SyncAsync__parameterized0_16  |     2|
|24    |      SyncAsyncValid                          |SyncAsync__parameterized0_17  |     4|
|25    |      \UseOwnLP.GenSyncLP[0].GlitchFilterLPC  |GlitchFilter_18               |    10|
|26    |      \UseOwnLP.GenSyncLP[0].SyncAsyncx       |SyncAsync__parameterized0_19  |     2|
|27    |      \UseOwnLP.GenSyncLP[1].GlitchFilterLPC  |GlitchFilter_20               |    10|
|28    |      \UseOwnLP.GenSyncLP[1].SyncAsyncx       |SyncAsync__parameterized0_21  |     2|
|29    |    \DataLaneGen[0].InputBufferDataX          |InputBuffer__parameterized0   |     3|
|30    |    \DataLaneGen[1].DPHY_LaneSFEN_X           |DPHY_LaneSFEN_0               |   246|
|31    |      HSDeserializerX                         |HS_Deserializer               |   173|
|32    |        SerdesReset                           |ResetBridge_11                |     2|
|33    |          SyncAsyncx                          |SyncAsync_12                  |     2|
|34    |        SyncAsyncSettled                      |SyncAsync__parameterized1     |     3|
|35    |      RxClkActiveHSResetBridge                |ResetBridge_3                 |     2|
|36    |        SyncAsyncx                            |SyncAsync_10                  |     2|
|37    |      SyncAsyncEnable                         |SyncAsync__parameterized0_4   |     3|
|38    |      SyncAsyncForceRxMode                    |SyncAsync__parameterized0_5   |     2|
|39    |      SyncAsyncValid                          |SyncAsync__parameterized0_6   |     4|
|40    |      \UseOwnLP.GenSyncLP[0].GlitchFilterLPC  |GlitchFilter                  |    10|
|41    |      \UseOwnLP.GenSyncLP[0].SyncAsyncx       |SyncAsync__parameterized0_7   |     2|
|42    |      \UseOwnLP.GenSyncLP[1].GlitchFilterLPC  |GlitchFilter_8                |    10|
|43    |      \UseOwnLP.GenSyncLP[1].SyncAsyncx       |SyncAsync__parameterized0_9   |     2|
|44    |    \DataLaneGen[1].InputBufferDataX          |InputBuffer__parameterized0_1 |     3|
|45    |    \YesAXILITE.AXI_Lite_Control              |MIPI_DPHY_Receiver_S_AXI_Lite |   121|
|46    |    \YesAXILITE.CoreSoftReset                 |ResetBridge_2                 |     3|
|47    |      SyncAsyncx                              |SyncAsync                     |     3|
|48    |    \YesAXILITE.SyncAsyncClkEnable            |SyncAsync__parameterized0     |     5|
+------+----------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 60 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 970.246 ; gain = 304.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 970.246 ; gain = 533.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 174 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 970.246 ; gain = 535.035
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/ip/system_MIPI_D_PHY_RX_0_0/system_MIPI_D_PHY_RX_0_0.xci
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/git/Zybo-Z7-20-pcam-5c/proj/Zybo-Z7-20-pcam-5c.runs/system_MIPI_D_PHY_RX_0_0_synth_1/system_MIPI_D_PHY_RX_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_MIPI_D_PHY_RX_0_0_utilization_synth.rpt -pb system_MIPI_D_PHY_RX_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 970.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 12:55:09 2019...
