#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000133aca2ba30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000133aca2bbc0 .scope module, "tb" "tb" 3 47;
 .timescale -12 -12;
L_00000133aca3ac00 .functor NOT 1, L_00000133aca8fcc0, C4<0>, C4<0>, C4<0>;
L_00000133aca3aa40 .functor XOR 1, L_00000133aca8f860, L_00000133aca8ebe0, C4<0>, C4<0>;
L_00000133aca3b140 .functor XOR 1, L_00000133aca3aa40, L_00000133aca8eaa0, C4<0>, C4<0>;
v00000133aca8e8c0_0 .net *"_ivl_10", 0 0, L_00000133aca8eaa0;  1 drivers
v00000133aca90080_0 .net *"_ivl_12", 0 0, L_00000133aca3b140;  1 drivers
v00000133aca8f4a0_0 .net *"_ivl_2", 0 0, L_00000133aca8ffe0;  1 drivers
v00000133aca90300_0 .net *"_ivl_4", 0 0, L_00000133aca8f860;  1 drivers
v00000133aca8f0e0_0 .net *"_ivl_6", 0 0, L_00000133aca8ebe0;  1 drivers
v00000133aca8e960_0 .net *"_ivl_8", 0 0, L_00000133aca3aa40;  1 drivers
v00000133aca8f180_0 .var "clk", 0 0;
v00000133aca90120_0 .var/2u "stats1", 159 0;
v00000133aca8efa0_0 .var/2u "strobe", 0 0;
v00000133aca8f540_0 .net "tb_match", 0 0, L_00000133aca8fcc0;  1 drivers
v00000133aca8f720_0 .net "tb_mismatch", 0 0, L_00000133aca3ac00;  1 drivers
v00000133aca8fc20_0 .net "wavedrom_enable", 0 0, v00000133aca1bf40_0;  1 drivers
v00000133aca8e640_0 .net "wavedrom_title", 511 0, v00000133aca1bd60_0;  1 drivers
v00000133aca8ef00_0 .net "x", 0 0, v00000133aca1bfe0_0;  1 drivers
v00000133aca8f7c0_0 .net "z_dut", 0 0, L_00000133aca3a420;  1 drivers
v00000133aca903a0_0 .net "z_ref", 0 0, L_00000133aca8ff40;  1 drivers
L_00000133aca8ffe0 .concat [ 1 0 0 0], L_00000133aca8ff40;
L_00000133aca8f860 .concat [ 1 0 0 0], L_00000133aca8ff40;
L_00000133aca8ebe0 .concat [ 1 0 0 0], L_00000133aca3a420;
L_00000133aca8eaa0 .concat [ 1 0 0 0], L_00000133aca8ff40;
L_00000133aca8fcc0 .cmp/eeq 1, L_00000133aca8ffe0, L_00000133aca3b140;
S_00000133aca2bd50 .scope module, "good1" "RefModule" 3 86, 4 2 0, S_00000133aca2bbc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v00000133aca1b860_0 .net "clk", 0 0, v00000133aca8f180_0;  1 drivers
v00000133aca1b9a0_0 .var "s", 2 0;
v00000133aca1ba40_0 .net "x", 0 0, v00000133aca1bfe0_0;  alias, 1 drivers
v00000133aca1b540_0 .net "z", 0 0, L_00000133aca8ff40;  alias, 1 drivers
E_00000133aca1fdd0 .event posedge, v00000133aca1b860_0;
L_00000133aca8ff40 .reduce/nor v00000133aca1b9a0_0;
S_00000133aca35770 .scope module, "stim1" "stimulus_gen" 3 82, 3 6 0, S_00000133aca2bbc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v00000133aca1c120_0 .net "clk", 0 0, v00000133aca8f180_0;  alias, 1 drivers
v00000133aca1bf40_0 .var "wavedrom_enable", 0 0;
v00000133aca1bd60_0 .var "wavedrom_title", 511 0;
v00000133aca1bfe0_0 .var "x", 0 0;
E_00000133aca1fe10/0 .event negedge, v00000133aca1b860_0;
E_00000133aca1fe10/1 .event posedge, v00000133aca1b860_0;
E_00000133aca1fe10 .event/or E_00000133aca1fe10/0, E_00000133aca1fe10/1;
E_00000133aca1f2d0 .event negedge, v00000133aca1b860_0;
S_00000133aca35900 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000133aca35770;
 .timescale -12 -12;
v00000133aca1b5e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000133aca35a90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000133aca35770;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000133aca1ad70 .scope module, "top_module1" "TopModule" 3 91, 5 3 0, S_00000133aca2bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_00000133aca3ab20 .functor XOR 1, v00000133aca1bfe0_0, v00000133aca8ed20_0, C4<0>, C4<0>;
L_00000133aca3a500 .functor NOT 1, v00000133aca8ea00_0, C4<0>, C4<0>, C4<0>;
L_00000133aca3ab90 .functor AND 1, v00000133aca1bfe0_0, L_00000133aca3a500, C4<1>, C4<1>;
L_00000133aca3a3b0 .functor NOT 1, v00000133aca8fea0_0, C4<0>, C4<0>, C4<0>;
L_00000133aca3a9d0 .functor OR 1, v00000133aca1bfe0_0, L_00000133aca3a3b0, C4<0>, C4<0>;
L_00000133aca3a960 .functor OR 1, v00000133aca8ed20_0, v00000133aca8ea00_0, C4<0>, C4<0>;
L_00000133aca3a5e0 .functor OR 1, L_00000133aca3a960, v00000133aca8fea0_0, C4<0>, C4<0>;
L_00000133aca3a420 .functor NOT 1, L_00000133aca3a5e0, C4<0>, C4<0>, C4<0>;
v00000133aca1c1c0_0 .net *"_ivl_10", 0 0, L_00000133aca3a960;  1 drivers
v00000133aca1c080_0 .net *"_ivl_12", 0 0, L_00000133aca3a5e0;  1 drivers
v00000133aca8f5e0_0 .net *"_ivl_2", 0 0, L_00000133aca3a500;  1 drivers
v00000133aca8f040_0 .net *"_ivl_6", 0 0, L_00000133aca3a3b0;  1 drivers
v00000133aca8fb80_0 .net "clk", 0 0, v00000133aca8f180_0;  alias, 1 drivers
v00000133aca8f400_0 .net "d1", 0 0, L_00000133aca3ab20;  1 drivers
v00000133aca8e820_0 .net "d2", 0 0, L_00000133aca3ab90;  1 drivers
v00000133aca8f360_0 .net "d3", 0 0, L_00000133aca3a9d0;  1 drivers
v00000133aca8ed20_0 .var "q1", 0 0;
v00000133aca8ea00_0 .var "q2", 0 0;
v00000133aca8fea0_0 .var "q3", 0 0;
v00000133aca8e780_0 .net "x", 0 0, v00000133aca1bfe0_0;  alias, 1 drivers
v00000133aca8fa40_0 .net "z", 0 0, L_00000133aca3a420;  alias, 1 drivers
S_00000133aca1af00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 98, 3 98 0, S_00000133aca2bbc0;
 .timescale -12 -12;
E_00000133aca290a0 .event edge, v00000133aca8efa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v00000133aca8efa0_0;
    %nor/r;
    %assign/vec4 v00000133aca8efa0_0, 0;
    %wait E_00000133aca290a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000133aca35770;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1f2d0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1fdd0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %wait E_00000133aca1f2d0;
    %fork TD_tb.stim1.wavedrom_stop, S_00000133aca35a90;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000133aca1fe10;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v00000133aca1bfe0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000133aca2bd50;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000133aca1b9a0_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_00000133aca2bd50;
T_5 ;
    %wait E_00000133aca1fdd0;
    %load/vec4 v00000133aca1b9a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000133aca1ba40_0;
    %xor;
    %load/vec4 v00000133aca1b9a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v00000133aca1ba40_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000133aca1b9a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v00000133aca1ba40_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000133aca1b9a0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_00000133aca1ad70;
T_6 ;
    %wait E_00000133aca1fdd0;
    %load/vec4 v00000133aca8f400_0;
    %assign/vec4 v00000133aca8ed20_0, 0;
    %load/vec4 v00000133aca8e820_0;
    %assign/vec4 v00000133aca8ea00_0, 0;
    %load/vec4 v00000133aca8f360_0;
    %assign/vec4 v00000133aca8fea0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000133aca1ad70;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000133aca8ed20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000133aca8ea00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000133aca8fea0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_00000133aca2bbc0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000133aca8f180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000133aca8efa0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_00000133aca2bbc0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v00000133aca8f180_0;
    %inv;
    %store/vec4 v00000133aca8f180_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000133aca2bbc0;
T_10 ;
    %vpi_call/w 3 74 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 75 "$dumpvars", 32'sb00000000000000000000000000000001, v00000133aca1c120_0, v00000133aca8f720_0, v00000133aca8f180_0, v00000133aca8ef00_0, v00000133aca903a0_0, v00000133aca8f7c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000133aca2bbc0;
T_11 ;
    %load/vec4 v00000133aca90120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v00000133aca90120_0, 64, 32>, &PV<v00000133aca90120_0, 32, 32> {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 108 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %vpi_call/w 3 110 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v00000133aca90120_0, 128, 32>, &PV<v00000133aca90120_0, 0, 32> {0 0 0};
    %vpi_call/w 3 111 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 112 "$display", "Mismatches: %1d in %1d samples", &PV<v00000133aca90120_0, 128, 32>, &PV<v00000133aca90120_0, 0, 32> {0 0 0};
    %end;
    .thread T_11, $final;
    .scope S_00000133aca2bbc0;
T_12 ;
    %wait E_00000133aca1fe10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000133aca90120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000133aca90120_0, 4, 32;
    %load/vec4 v00000133aca8f540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000133aca90120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 123 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000133aca90120_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000133aca90120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000133aca90120_0, 4, 32;
T_12.0 ;
    %load/vec4 v00000133aca903a0_0;
    %load/vec4 v00000133aca903a0_0;
    %load/vec4 v00000133aca8f7c0_0;
    %xor;
    %load/vec4 v00000133aca903a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v00000133aca90120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 127 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000133aca90120_0, 4, 32;
T_12.6 ;
    %load/vec4 v00000133aca90120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000133aca90120_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000133aca2bbc0;
T_13 ;
    %delay 1000000, 0;
    %vpi_call/w 3 135 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_test.sv";
    "dataset_code-complete-iccad2023/Prob074_ece241_2014_q4_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob074_ece241_2014_q4/Prob074_ece241_2014_q4_sample01.sv";
