============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:15:36 pm
  Module:                 ms_es_ordered_bs_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

               Pin                      Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(ms_es_ordered_bs_by4_line_10_12_1)   ext delay                      +100     100 R 
bin_data_in[0][1]                     in port           8 19.6   20    +0     100 R 
TOP/bin_data_in[0][1] 
  genblk1[0].genblk1.sng/bin_in[0][1] 
    genblk2[2].max_comparator/bin_in[0][1] 
      g139/B                                                           +0     100   
      g139/Y                          AND2X1            2  5.3   47   +51     151 R 
      g138/B                                                           +0     151   
      g138/Y                          OR2X1             1  3.3   25   +54     206 R 
      g137/C                                                           +0     206   
      g137/Y                          NOR3X1            1  2.6   27   +24     230 F 
      g135/A                                                           +0     230   
      g135/Y                          OAI21X1           4  9.2   74   +68     298 R 
    genblk2[2].max_comparator/sn_out 
  genblk1[0].genblk1.sng/sn_out[2] 
  g157/A                                                               +0     298   
  g157/Y                              AND2X1            1 12.7   74   +63     361 R 
  genblk2.stoch2bin/data_in[11] 
    par_ctr/a[11] 
      p0/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                                       +0     361   
            g2/YS                     FAX1              1  3.4   12   +93     454 F 
          fa0/s 
          ha0/b 
            g17/B                                                      +0     454   
            g17/YS                    HAX1              1  4.0   19   +59     512 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                         +0     512   
        g168/YC                       HAX1              1  8.8   35   +65     577 F 
        g167/B                                                         +0     577   
        g167/YC                       FAX1              1  7.1   29   +89     666 F 
        g166/C                                                         +0     666   
        g166/YS                       FAX1              1 12.7   67  +103     768 R 
      p0/y[2] 
      g236/A                                                           +0     768   
      g236/YS                         FAX1              2 11.1   34  +108     876 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g363/B                                                           +0     876   
      g363/YC                         FAX1              1  7.1   29   +88     965 F 
      g359/C                                                           +0     965   
      g359/YC                         FAX1              1  7.1   29   +82    1046 F 
      g355/C                                                           +0    1046   
      g355/YC                         FAX1              1 10.9   40   +89    1136 F 
      g2/A                                                             +0    1136   
      g2/YS                           FAX1              1  2.8   21   +84    1220 R 
      g349/A                                                           +0    1220   
      g349/Y                          MUX2X1            1  1.5   14   +23    1242 F 
      g348/A                                                           +0    1242   
      g348/Y                          INVX1             1  2.0    0    +2    1244 R 
      countval_reg[5]/D               DFFSR                            +0    1244   
      countval_reg[5]/CLK             setup                       0   +70    1315 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                5000 R 
                                      uncertainty                     -50    4950 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3635ps 
Start-point  : bin_data_in[0][1]
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[5]/D
