{:input (genetic.crossover/dumb-crossover 1030675828 (genetic.mutation/change-names-remove-clause 91748682 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))) (genetic.mutation/change-constant-value 716779715 (genetic.mutation/change-constant-value 458763131 (genetic.mutation/change-constant-value 124559581 (genetic.mutation/change-names-remove-clause 1465807065 (genetic.mutation/change-constant-value 1207366411 (genetic.mutation/change-constant-value 1449335141 (genetic.mutation/change-constant-value 1965104811 (genetic.representation/genetic-representation "examples/57033.1E425876.blif"))))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_6_9, wire1_9, wire2_18, \\wire:missing_edge , \\wire11_5_6_:missing , wire14_21);\n  wire \\:missing_edge ;\n  input wire0_6_9;\n  wire wire0_6_9;\n  wire wire11_17_18_19;\n  wire wire11_17_19;\n  wire wire11_20;\n  input \\wire11_5_6_:missing ;\n  wire \\wire11_5_6_:missing ;\n  wire \\wire11_5_:missing ;\n  output wire14_21;\n  wire wire14_21;\n  wire wire18_20;\n  output wire1_9;\n  wire wire1_9;\n  wire wire20_22;\n  output wire2_18;\n  wire wire2_18;\n  wire wire4_18;\n  wire wire4_7;\n  wire \\wire5_:missing ;\n  wire wire6_7;\n  wire wire7_8;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_8 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire4_7 = 2'h1 >> wire4_18;\n  assign wire20_22 = 4'h8 >> { wire11_20, wire18_20 };\n  assign \\wire5_:missing  = 4'h2 >> { \\wire11_5_:missing , \\wire11_5_6_:missing  };\n  assign wire6_7 = 4'h6 >> { \\wire11_5_6_:missing , wire0_6_9 };\n  assign wire7_8 = 4'h8 >> { wire4_7, wire6_7 };\n  assign \\wire:missing_edge  = 4'h4 >> { wire11_17_19, wire11_17_18_19 };\n  assign wire2_18 = 4'h6 >> { wire11_17_18_19, \\wire:missing_edge  };\n  assign \\wire:missing_19  = 4'h6 >> { wire11_17_19, wire11_17_18_19 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire20_22;\n  assign wire14_21 = \\wire:missing_edge ;\n  assign wire1_9 = wire0_6_9;\n  assign \\wire:missing_8  = wire7_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/B031800A.v:3.1-47.10\" *)\nmodule postsynth(wire0_6_9, wire1_9, wire2_18, \\wire:missing_edge , \\wire11_5_6_:missing , wire14_21);\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:5.9-5.18\" *)\n  input wire0_6_9;\n  wire wire0_6_9;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:7.8-7.23\" *)\n  wire wire11_17_18_19;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:10.9-10.29\" *)\n  input \\wire11_5_6_:missing ;\n  wire \\wire11_5_6_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:13.10-13.19\" *)\n  output wire14_21;\n  wire wire14_21;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:16.10-16.17\" *)\n  output wire1_9;\n  wire wire1_9;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:18.8-18.17\" *)\n  wire wire20_22;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:19.10-19.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount731121EF/B031800A.v:28.9-28.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_17_18_19 = 1'hx;\n  assign wire14_21 = 1'h1;\n  assign wire1_9 = wire0_6_9;\n  assign wire20_22 = 1'h1;\n  assign wire2_18 = 1'hx;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:23:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb/src/top.v'.\nSBY 15:23:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] Copy '/tmp/fuzzmount731121EF/B031800A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb/src/B031800A.v'.\nSBY 15:23:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] Copy '/tmp/fuzzmount731121EF/B031800A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb/src/B031800A.post.v'.\nSBY 15:23:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: abc pdr\nSBY 15:23:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:23:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/B031800A.v:35$42_Y [0] between cell $shr$/tmp/fuzzmount731121EF/B031800A.v:35$42.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 15:23:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/B031800A.v:31$38_Y [0] between cell $shr$/tmp/fuzzmount731121EF/B031800A.v:31$38.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 15:23:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: Warning: Wire presynth.\\wire11_17_18_19 is used but has no driver.\nSBY 15:23:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 15:23:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 15:23:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] base: finished (returncode=0)\nSBY 15:23:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:24:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] aig: Warning: Wire presynth.\\wire11_17_18_19 is used but has no driver.\nSBY 15:24:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 15:24:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] aig: finished (returncode=0)\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: Warning: The network has no constraints.\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: finished (returncode=0)\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] engine_0: Status returned by engine: FAIL\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:06 (6)\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb'.\nSBY 15:24:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpauskedyb] DONE (FAIL, rc=2)\n", :err ""}}}