Burman, S., Chen, H., and Sherwani, N. 1991. Improved global routing using Î”-geometry. In Proceedings of the 29th Annual Allerton Conference on Communication, Computing, and Control.
Chin-Chih Chang , J. Cong , Zhigang Pan , Xin Yuan, Multilevel global placement with congestion control, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.4, p.395-409, November 2006[doi>10.1109/TCAD.2003.809661]
Chris C. N. Chu , D. F. Wong, Closed form solution to simultaneous buffer insertion/sizing and wire sizing, Proceedings of the 1997 international symposium on Physical design, p.192-197, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267712]
Cong, J. 1997. Challenges and opportunities for design innovations in nanometer technologies. In Frontier in Semiconductor Research: A Collection of SRC Working Papers. Semiconductor Research Corporation. http://www.src.org/prg_mgmt/frontier.dgw.
Jason Cong , Lei He , Cheng-Kok Koh , Patrick H. Madden, Performance optimization of VLSI interconnect layout, Integration, the VLSI Journal, v.21 n.1-2, p.1-94, Nov. 1996[doi>10.1016/S0167-9260(96)00008-9]
Jason Cong , Tianming Kong , David Zhigang Pan, Buffer block planning for interconnect-driven floorplanning, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.358-363, November 07-11, 1999, San Jose, California, USA
Cong, J., Kong, T., and Pan, D. Z. 1999b. Interconnect delay estimation models for synthesis and design planning. In Proceedings of the Asia and South Pacific Design Automation Conference. 97--100.
Sandip Das , Susmita Sur-Kolay , Bhargab B. Bhattacharya, Manhattan-diagonal routing in channels and switchboxes, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.1, p.75-104, January 2004[doi>10.1145/966137.966141]
Parthasarathi Dasgupta , Peichen Pan , Subhas C. Nandy , Bhargab B. Bhattacharya, Monotone bipartitioning problem in a planar point set with applications to VLSI, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.2, p.231-248, April 2002[doi>10.1145/544536.544537]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
Guruswamy, M. and Wong, D. F. 1988. Channel routing order for building-block layout with rectilinear modules. In IEEE/ACM Digest of Technical Papers, International Conference on Computer-Aided Design (ICCAD). 184--187.
V. King , S. Rao , R. Tarjan, A faster deterministic maximum flow algorithm, Journal of Algorithms, v.17 n.3, p.447-474, Nov. 1994[doi>10.1006/jagm.1994.1044]
Majumder, S. 1996. Routing driven floorplan partitioning using staircase channel. M.S. thesis. Indian Statistical Institute, Kolkata, India.
Majumder, S., Nandy, S. C., and Bhattacharya, B. B. 2004. On finding a staircase channel with minimum crossing nets in a VLSI floorplan. J. Circ. Syst. Comput. 13, 5, 1019--1038.
Majumder, S., Sur-Kolay, S., Bhattacharya, B. B., and Nandy, S. C. 2001. Area(number)-balanced hierarchy of staircase channels with minimum crossing nets. In Proceedings of the International Symposium on Circuits and Systems (ISCAS, Sydney, Australia). Vol. V. 395--398.
Subhas C. Nandy , Bhargab B. Bhattacharya, On finding an empty staircase polygon of largest area (width) in a planar point-set, Computational Geometry: Theory and Applications, v.26 n.2, p.143-171, October 2003[doi>10.1016/S0925-7721(03)00015-4]
Okamoto, T. and Cong, J. 1996. Interconnect layout optimization by simultaneous steiner tree construction and buffer insertion. In Proceedings of the ACM/SIGDA Physical Design Workshop. 1--6.
Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982
P. Sarkar , Cheng-Kok Koh, Routability-driven repeater block planning for interconnect-centric floorplanning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.5, p.660-671, November 2006[doi>10.1109/43.920700]
Naveed A. Sherwani, Algorithms for VLSI Physical Design Automation, Kluwer Academic Publishers, Norwell, MA, 1993
Sun, R., Gupta, R., and Liu, C. 1996. Congestion-balanced placement for FPGAs. In Proceedings of the 5th Physical Design Workshop. 163--168.
Sur-Kolay, S. 1991. Studies on nonslicible floorplans in VSLI layout design. PH.D thesis, Jadavpur University, Calcutta, India.
Susmita Sur-Kolay , Bhargab B. Bhattacharya, The Cycle Structure of Channel Graphs in Nonslicible Floorplans and A Unified Algorithm for Feasible Routing Order, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.524-527, October 14-16, 1991
Hannah Honghua Yang , D. F. Wong, Balanced partitioning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.12, p.1533-1540, December 1996[doi>10.1109/43.552086]
