# iu-vlsi
## IUB ENGR-E-399/599 VLSI Course Schedule

|Date|Lecture|Topic|Slides|Assignments|Reading|Due|Video Link|
|---|---|---|---|---|---|---|---|
|1/13/2026|1|1.0 - Introduction Part 1|[1.0 (1-13)](../Slides/1.0-Introduction.pptx)||Chp. 7||[1 - VLSI Design Lecture 1: Introduction to VLSI Design Part 1](https://iu.mediaspace.kaltura.com/media/t/1_07p5g8sa)||
|1/15/2026|2|1.0 - Introduction Part 2|[1.0 (14-24)](../Slides/1.0-Introduction.pptx)||||[2 - VLSI Design Lecture 2: Introduction to VLSI Design Part 2](https://iu.mediaspace.kaltura.com/media/t/1_9rbo7vdj)||
|1/20/2026|3|1.0 - Introduction Part 3|[1.0 (25-52)](../Slides/1.0-Introduction.pptx)||||[3 - VLSI Design Lecture 3: Introduction to VLSI Design Part 3](https://iu.mediaspace.kaltura.com/media/t/1_nuv5c84g)||
|1/22/2026|4|3.1 - Introduction to the Cadence EDA|[2](../Slides/2.0-Circuits-Layout)|Watch: [S25 Lecture 2.0 - Circuits & Layout Part 1](https://iu.mediaspace.kaltura.com/media/t/1_h1jicei6/367933772)<br><br>[S25 Lecture 2.1 - Circuits & Layout Part 2](https://iu.mediaspace.kaltura.com/media/t/1_4lk2ien0/367933772)|||[3.1 - VLSI Design Lecture 4: Introduction to the Cadence EDA](https://iu.mediaspace.kaltura.com/media/t/1_h1g4ehr2)|
|1/27/2026|5|3.2 - Introduction to Lab 1|NA|[Lab 1](../HW/Lab_1.docx)|Chp. 5.1-5.3, Chp. 6||[3.2 - VLSI Design Lecture 5: DC and Transient (Spectre) Simulation in the Cadence EDA](https://iu.mediaspace.kaltura.com/media/t/1_hfivrwwl)|
|1/29/2026|6|3.3 - Tutorial - Layout of an Inverter|[3](../Slides/3.0-Transistors.pptx)|Watch: [S25 Lecture 3.0: Transistor Theory](https://iu.mediaspace.kaltura.com/media/t/1_23ieu5r5/367933772)|||[3.3 - VLSI Design Lecture 6: Introduction to Virtuoso Layout Editor](https://iu.mediaspace.kaltura.com/media/t/1_pa45duga)|
|2/3/2026|7|4 - Non-Ideal Transistor Theory|[4](../Slides/4.0-Non-Ideal-Transistors.pptx)|Watch: [S25 Lecture 4.0: Non-Ideal Transistor Theory Part 1](https://iu.mediaspace.kaltura.com/media/t/1_2b366691/367933772)<br>[S25 Lecture 4.1: Non-Ideal Transistor Theory Part 2 (up through 28:00)](https://iu.mediaspace.kaltura.com/media/t/1_zl9296ow/367933772)|Chp. 11.1-11.3||No in-person class. Watch pre-recorded videos under "Assignments"|
|2/5/2026|8|5.0 - Highlight Reel (Review) + DRC/LVS||[HW 1](../HW/HW1.md)|Chp. 12.1-12.3|[Lab 1](../HW/Lab_1.docx)|[5.0 - VLSI Design Lecture 7: DRC/LVS](https://iu.mediaspace.kaltura.com/media/t/1_lcyf04rs)|
|2/10/2026|9|5.1 - DC and Transient Analysis|[5](../Slides/5.0-DC-Tran.pptx)|[Watch: S25 Lecture 4.1: Non-Ideal Transistor Theory Part 2 (from 28:00)](https://iu.mediaspace.kaltura.com/media/t/1_zl9296ow/367933772)<br>[S25 Lecture 5.1: DC & Transient Analysis Part 2](https://iu.mediaspace.kaltura.com/media/t/1_cwttp12m/367933772)||Lab 1+<br>[Lab 1 SOLUTIONS](../HW/LAB_1_Solutions.pdf)|No in-person class. Watch pre-recorded videos under "Assignments"|
|2/12/2026|10|6.1 - Logical Effort Part 1|[6 (1-10)](../Slides/6.0-LogicalEffort.pptx)|||[HW 1](../HW/HW1.md)<br>[HW 1 SOLUTIONS](../HW/HW_1_Solutions.pdf)|[6.1 - VLSI Design Lecture 8: Logical Effort Part 1](https://iu.mediaspace.kaltura.com/media/t/1_30jg27xm)|
|2/17/2026|11|6.2 - Logical Effort Part 2|[6 (11-33)](../Slides/6.0-LogicalEffort.pptx)||||[6.2 - VLSI Design Lecture 9: Logical Effort Part 2](https://iu.mediaspace.kaltura.com/media/t/1_zyl5pe55/367933772)|
|2/19/2026|12|6.3 - Logical Effort Part 3|[6 (11-33)](../Slides/6.0-LogicalEffort.pptx)||||[6.3 - VLSI Design Lecture 10: Logical Effort Part 3](https://iu.mediaspace.kaltura.com/media/t/1_7vq9uamm)|
|2/24/2026|13|7.1 - TUTORIAL: Multi-Fingered Transistor Layout|NA|[HW 2](../HW/HW2.md)|Chp. 2, 3, 4||[7.1 - VLSI Design Lecture 11: Layout Tutorial - Multi-Fingered Transistors](https://iu.mediaspace.kaltura.com/media/t/1_e9ay0spw/367933772)|
|2/26/2026|14|7.2 - Introduction to Lab 2|NA|Lab 2|Chp. 15|||
|3/3/2026|15|||||[HW 2](../HW/HW2.md)||

<!--

#|2/6/2025|8|4L - DRC & LVS|NA||||[8 - VLSI Design Tutorial: DRC & LVS](https://iu.mediaspace.kaltura.com/media/t/1_zpohh96u)||
|2/11/2025|9|4.1 - Non-Ideal Transistor Theory Part 15 <br> 5.0 - DC & Transient Analysis Part 1|[4](../Slides/4.0-Non-Ideal-Transistors.pptx), [5](../Slides/5.0-DC-Tran.pptx)||Chp. 12|[HW 1](../HW/HW1.md)<br>[HW 1 Solutions](../HW/HW_1_Solutions.pdf)|[9 - VLSI Design Lecture 4.2: Non-Ideal Transistor Theory Part 2 <br> 5.1: DC & Transient Analysis Part 1](https://iu.mediaspace.kaltura.com/media/t/1_zl9296ow)||
|2/13/2025|10|5.2 - DC & Transient Analysis Part 2|[5](../Slides/5.0-DC-Tran.pptx)|||[Lab 1+](../HW/LAB_1.docx)|[10 - 5.2: DC & Transient Analysis Part 2](https://iu.mediaspace.kaltura.com/media/t/1_cwttp12m)|[5L - VLSI Design Lab 2: Intro to Lab 2](https://iu.mediaspace.kaltura.com/media/t/1_h9zudkas)|
|2/18/2025|11|5L - Lab 2/Buffer Design|[5L](https://iu.mediaspace.kaltura.com/media/t/1_h9zudkas)|[Lab 2](../HW/LAB_2.docx)|||[11 - 5L: VLSI Design Lab: Intro to Lab 2](https://iu.mediaspace.kaltura.com/media/t/1_h9zudkas)||
|2/20/2025|12, 13|6.1 - Logical Effort Part 1<br>6.2 - Logical Effort Part 2|[6](../Slides/6.0-LogicalEffort.pptx)||||[12 - 6.1: VLSI Design Lecture 6.1: Logical Effort Part 1](https://iu.mediaspace.kaltura.com/media/t/1_uzarhskv)<br>[13 - 6.2: VLSI Design Lecture 6.2: Logical Effort Part 2](https://iu.mediaspace.kaltura.com/media/t/1_1o42bbwr)|[6L.1 - VLSI Design Lab/Tutorial: IU Standard Cell Library](https://iu.mediaspace.kaltura.com/media/t/1_nnn37wvl)|
|2/25/2025|14|6.3 - Logical Effort Part 3|[6](../Slides/6.0-LogicalEffort.pptx)||||[14 - 6.3: VLSI Design Lecture 6.3: Logical Effort Part 3](https://iu.mediaspace.kaltura.com/media/t/1_te524zun)|[6L.2 - VLSI Design Lab: Lab 2 Q&A](https://iu.mediaspace.kaltura.com/media/t/1_7jtnohaf)|
|2/27/2025|15|6L - Lab 2/Buffer Design|NA|[HW 2](../HW/HW2.md)||[Lab 2](../HW/LAB_2.docx)|NA|NA|
|3/4/2025|16|HW 2 Work Day|NA||||NA|NA|
|3/6/2025|17|7.1 - Power Part 1|[7](../Slides/7.0-Power.pptx)||||[17 - 7.1: VLSI Design Lecture 7.1: Power Part 1](https://iu.mediaspace.kaltura.com/media/t/1_k8tkfk56/367933772)|
|3/11/2025|18|Midterm Review|NA|||[HW 2](../HW/HW2.md)<br>[HW 2 Solutions (Part 1)](../HW/HW2_Part1_Solutions.pdf)<br>[HW 2 Solutions (Part 2)](../HW/HW2_Part2_Solutions.pdf)|[Midterm Review](https://iu.mediaspace.kaltura.com/media/t/1_7hmtlvy0)|
|3/13/2025|19|Midterm Exam|
|3/18/2025||Spring Break|
|3/20/2025||Spring Break|
|3/13/2025|20|Midterm Exam|
|3/25/2025|21|7.2 - Power Part 2|[7](../Slides/7.0-Power.pptx)|[HW 3 - Project Proposal](../HW/HW3.md)|||[21 - 7.2: VLSI Design Lecture 7.2: Power Part 2](https://iu.mediaspace.kaltura.com/media/t/1_s0bj34wr/367933772)|
|3/27/2025|22|8.1 - Scaling Part 1|[8](../Slides/8.0-Scaling.pptx)||||[22 - 8.1: VLSI Design Lecture 8.1: Scaling Part 1](https://iu.mediaspace.kaltura.com/media/t/1_wzynbgsn/367933772)|
|4/1/2025|23|8.2 - Scaling Part 2|[8](../Slides/8.0-Scaling.pptx)|||[HW 3](../HW/HW3.md)|[23 - 8.2: VLSI Design Lecture 8.2: Scaling Part 2](https://iu.mediaspace.kaltura.com/media/t/1_d83ejiog/367933772)|
|4/3/2025|24|9 - Sequential Design|[9](../Slides/9.0-SequentialDesign.pptx)||||[24 - 9: VLSI Design Lecture 9: Sequential Design](https://iu.mediaspace.kaltura.com/media/t/1_384b3ste/367933772)|
|4/8/2025|25|10 - Interconnect|[10](../Slides/10.0-Interconnect.pptx)|[HW 4 - Preliminary Design](../HW/HW4.md)|||[25 - 10: VLSI Design Lecture 10.1: Interconnect Part 1](https://iu.mediaspace.kaltura.com/media/t/1_ycf9q8dd)<br>[25 - 10: VLSI Design Lecture 10.2: Interconnect Part 2](https://iu.mediaspace.kaltura.com/media/t/1_txucquru)|
|4/10/2025|26|11 - SRAM|[11](../Slides/11.0-SRAM.pptx)||||[26 - 11: VLSI Design Lecture 11: SRAM](https://iu.mediaspace.kaltura.com/media/t/1_2qaqrm9y)|
|4/15/2025|27|HW 4 work day|NA||||NA||
|4/17/2025|28|HW 4/5 work day|NA|[HW 5 - Critical Design Review](../HW/HW5.md)|||NA|[28L-Overview of the PDR](https://iu.mediaspace.kaltura.com/media/t/1_n6clm5ow)
|4/22/2025|29|12 - Clocking<br>13 - Ex: CDR|[12](../Slides/12.0-Clocking.pptx)<br>[13](../Slides/13.0-example_CDR.pptx)|[Graduate Review Paper](../HW/Graduate_review_paper_assignment.pdf)||[HW 4](../HW/HW4.md)|[29 - 12: VLSI Design Lecture 12.1: Clocking Part 1](https://iu.mediaspace.kaltura.com/media/t/1_4wgqu48b)<br>[29 - 12: VLSI Design Lecture 12.2: Clocking Part 2](https://iu.mediaspace.kaltura.com/media/t/1_ffmw9f07)|[29L-Example CDR](https://iu.mediaspace.kaltura.com/media/t/1_8b8y6o4h)|
|4/24/2025|30|14 - Verilog, Synthesis, Place and Route|14|[HW 6 - Tapeout Readiness Review](../HW/HW6.md)|||||
|4/29/2025|31|15 - Challenges|15|||[HW 5](../HW/HW5.md)|||
|5/1/2025|32|Final Quiz|NA|||[HW 6](../HW/HW6.md)<br>[Graduate Review Papers](../HW/Graduate_review_paper_assignment.pdf)|||
|5/6/2025|33|Final Project Presentations|NA|||Final Project|||
-->