{
  "missing_in_code": [
    "BiBits",
    "BusWidthInferer",
    "CanvasExtractor",
    "CanvasStateAnalyser",
    "CommonTypes",
    "FData",
    "FastAlgExp",
    "FastBits",
    "FastCreate",
    "FastExtract",
    "FastReduce",
    "FastReduceTT",
    "FastRun",
    "GraphBuilder",
    "GraphMerger",
    "Helpers",
    "NumberHelpers",
    "SimGraphTypes",
    "SimTypes",
    "SimulationGraphAnalyser",
    "Simulator",
    "SynchronousUtils",
    "System",
    "TruthTableTypes",
    "canvasState",
    "getKeys",
    "inline",
    "innerEvaled",
    "leftEvaled",
    "loadedComponents",
    "mapComponents",
    "maxArraySize",
    "processSimulation",
    "rec",
    "result",
    "rightEvaled",
    "stepSimulation"
  ],
  "missing_in_doc": [
    "BigIntToPaddedString",
    "IOLabelsAsOutput",
    "Inputs",
    "IsAlgebra",
    "IsBits",
    "IsDC",
    "ShortId",
    "UInt32ToPaddedString",
    "Width",
    "_",
    "a",
    "a1Eval",
    "aExp",
    "activeComps",
    "addBIBits",
    "addComponentWaveDrivers",
    "addConnToPort",
    "addDriver",
    "addDrivers",
    "addInputWidthsToInputs",
    "addSimSheetNames",
    "addSimSheetPaths",
    "addStateToLoadedComponents",
    "addStepArray",
    "addWaveIndexAndDrivers",
    "addWavesToFastSimulation",
    "addWidth",
    "addition",
    "addr",
    "address",
    "addressW",
    "affectedComps",
    "affectedConns",
    "affectedPorts",
    "allComps",
    "allIdsAndPNums",
    "alreadyChecked",
    "analyseSimulationGraph",
    "analyseState",
    "ap",
    "apOf",
    "appendBIBits",
    "areAllElementsSame",
    "arithmeticToKatex",
    "arraySumBy",
    "assemble",
    "assembleArithmetic",
    "attr",
    "b",
    "b0",
    "b1",
    "b2s",
    "badNameErrors",
    "baseStr",
    "big16",
    "big32",
    "big64",
    "big8",
    "bigIntBitMask",
    "bigIntBitMaskA",
    "bigIntMask",
    "bigIntMaskA",
    "bigToWire",
    "binBignum",
    "binopBIBits",
    "bit",
    "bit0",
    "bitToString",
    "bits",
    "bits0",
    "bits1",
    "bitsCount",
    "bitsPerDigit",
    "bitsToBig",
    "bitsToInt",
    "buildFastSimulationFData",
    "byId",
    "cacheIsEqual",
    "calculateCustomComponentsCombinatorialPaths",
    "calculateTotalSimArraySizePerStep",
    "cap",
    "changeInput",
    "changeInputBatch",
    "changeInputFData",
    "chars",
    "checkAdderUnnecessaryNC",
    "checkAllPorts",
    "checkAndValidate",
    "checkAndValidateFData",
    "checkComponentNamesAreOk",
    "checkComponentPorts",
    "checkComponentsPorts",
    "checkConnectionPort",
    "checkConnectionsPorts",
    "checkCustomComponentForOkIOs",
    "checkCustomComponentsOk",
    "checkDuplicate",
    "checkGraphForest",
    "checkList",
    "checkWidth",
    "childGraph",
    "childName",
    "children",
    "childrenOf",
    "cid",
    "cin",
    "cinExp",
    "clockTickNumber_",
    "combOutputs",
    "commaSeparatedDigits",
    "comp",
    "compIdMap",
    "compMap",
    "compOfPort",
    "compPort",
    "compType",
    "compWithInput",
    "compare",
    "compareCanvas",
    "compareComps",
    "compareConns",
    "compareIOs",
    "compareLoadedStates",
    "comparesEqual",
    "componentType",
    "components",
    "comps",
    "comps1",
    "comps2",
    "compsInCustomComp",
    "compsOk",
    "compsWithIds",
    "condDisconnected",
    "condSelDisconnected",
    "connFixedOffset",
    "connIdA",
    "connections",
    "connectionsAffected",
    "conns",
    "connsA1",
    "connsA2",
    "connsOk",
    "connsWidth",
    "convert",
    "convertBigintToFastData",
    "convertBigintToInt32",
    "convertBigintToUInt32",
    "convertBinToDec",
    "convertConnId",
    "convertError",
    "convertFastDataToInt",
    "convertFastDataToInt32",
    "convertFastDataToWireData",
    "convertIntToWireData",
    "convertWireDataToFastData",
    "convertWireDataToInt",
    "copyConnection",
    "couldBeSynchronousComponent",
    "countPortsConnections",
    "counts",
    "countsRes",
    "cout",
    "createFastArrays",
    "createFastComponent",
    "createInitFastCompPhase",
    "ct",
    "curr",
    "currGraphCopy",
    "currNode",
    "currStack",
    "customComps",
    "customOutLookup",
    "customSimSheetNames",
    "d",
    "dConn",
    "dat",
    "data",
    "dataIn",
    "debugPrint",
    "decBignum",
    "decrement",
    "dependenciesRes",
    "dependencyGraph",
    "determineBigIntState",
    "diff",
    "digit",
    "digitSpace",
    "digits",
    "disp",
    "displayRadix",
    "divCeiling",
    "dotsLength",
    "drivenInputs",
    "duplicateNameErrors",
    "dx",
    "dy",
    "emptyConstraintSet",
    "emptyFastData",
    "emptyFastSimulation",
    "emptyGather",
    "enable",
    "equalities_",
    "err",
    "errMsg",
    "error",
    "estimateCharLength",
    "estimateLength",
    "evalExp",
    "evaluated",
    "exp",
    "exp0",
    "exp1",
    "expToKatex",
    "expi",
    "exploreChildren",
    "expressionsToAssemble",
    "extraZerosNum",
    "extractFastSimulationIOs",
    "extractFastSimulationIOsFData",
    "extractFastSimulationOutput",
    "extractFastSimulationOutputFData",
    "extractFastSimulationState",
    "extractFastSimulationWidth",
    "extractLabel",
    "extractLoadedSimulatorComponent",
    "extractOk",
    "extractReducedState",
    "extractStatefulComponents",
    "extractViewers",
    "fComps",
    "fDataL",
    "fDriven",
    "fId",
    "fastBit",
    "fastDataOne",
    "fastDataZero",
    "fastReduceFData",
    "fastSim",
    "fastSim_",
    "faulty",
    "fc",
    "fcActiveDriver",
    "fd",
    "fdIn",
    "fdToString",
    "ff",
    "fid",
    "fillBinBignum",
    "fillHexBignum",
    "find",
    "findBestLength",
    "findBigIntState",
    "findConnection",
    "firstDigit",
    "flatLst",
    "flattenNestedArithmetic",
    "floatCarryBit",
    "foldAppends",
    "fs",
    "gather",
    "gatherSimulation",
    "gatherT",
    "getAlgExpWidth",
    "getArrayOf",
    "getArrayOfOutputs",
    "getBIBit",
    "getBIBits",
    "getBIBitsInt",
    "getBits",
    "getBitsFromBigInt",
    "getBitsFromBigIntToUInt32",
    "getBitsFromUInt32",
    "getCombOuts",
    "getCombinatorialOutputs",
    "getComp",
    "getConnection",
    "getCurrentSimulationState",
    "getCustomNameIdsOf",
    "getDirectDependencies",
    "getDriverConnection",
    "getFLabel",
    "getFastSim",
    "getFid",
    "getFullSimName",
    "getFullSimPath",
    "getHybridComponentAsyncOuts",
    "getIdx",
    "getLabel",
    "getLabelConnections",
    "getLdcList",
    "getLinks",
    "getNCConnectedOutPorts",
    "getNodeOrFail",
    "getOrderedCompLabels",
    "getOutErrType",
    "getPortName",
    "getPortNum",
    "getPortNumbers",
    "getPrefixAndDigits",
    "getRamStateMemory",
    "getRmInfoData",
    "getRomStateMemory",
    "getSComp",
    "getSheet",
    "getSimSheetName",
    "getStateAndDependencies",
    "getUpdatedLoadedComponentState",
    "getWidth",
    "graph",
    "graphL",
    "graph_",
    "hasError",
    "hasSynchronousComponents",
    "hex",
    "hex32",
    "hex32Filled",
    "hexBignum",
    "hexDigitsBignum",
    "idToComp",
    "idToInputPort",
    "idToOutputPort",
    "idx",
    "inBitsAndWidths",
    "inDependency",
    "inLinks",
    "inPortNum",
    "inSimulationComps",
    "increment",
    "index",
    "inequalities_",
    "init",
    "initClockedOuts",
    "initD",
    "initInput",
    "initTableInput",
    "inouts",
    "inp",
    "inputNum",
    "inputPortNumber",
    "inputVal",
    "inputs",
    "ins",
    "insideCustomGathers",
    "instIns",
    "instOuts",
    "intAddr",
    "intData",
    "intToBinary",
    "invertBIBits",
    "io2",
    "ioLabelIsActive",
    "isAlg",
    "isAlgExp",
    "isAllData",
    "isClose",
    "isDAndLoadDisconnected",
    "isEmpty",
    "isEnDisconnected",
    "isEqu",
    "isHybridComponent",
    "isNotConnected",
    "isSame",
    "iterateChildren",
    "iterateNestedComponents",
    "katex",
    "katexStr",
    "key",
    "lHigh",
    "lab",
    "labComps",
    "labConns",
    "labGroup",
    "labInputPorts",
    "labKey",
    "labMap",
    "labOutputPorts",
    "labSourceConns",
    "labTargetConns",
    "label",
    "labelKey",
    "labelPartStartIndex",
    "labelToString",
    "labels",
    "labelsToStrings",
    "lastDigitIndex",
    "lastOut",
    "ldc",
    "ldcIsEq",
    "ldcIsOpen",
    "ldcs",
    "left",
    "lengthDiff",
    "linkFastComponents",
    "linkFastCustomComponentsToDriverArrays",
    "linked",
    "loadedComponentIsEqual",
    "loadedComponentIsEqualExInputDefault",
    "loadedComponentIsSameAsProject",
    "log2Int",
    "logConnId",
    "lowerChunk",
    "lowerWord",
    "lsw",
    "m",
    "makeDummySimulationError",
    "makeFastComp",
    "makeIOArray",
    "makeIOArrayW",
    "makeInequalityConstraint",
    "makeSplitOutput",
    "makeStepArray",
    "makeWaveIndex",
    "mapItems",
    "mapKeys",
    "mapPortIdsToPortNumbers",
    "mapValues",
    "mapper",
    "mask",
    "maxBinaryDisplayWidth",
    "maxChars",
    "maxHexOnlyDisplayWidth",
    "maxIssieBusWidth",
    "maxMsb",
    "maxNumericCharsBeforeTruncation",
    "maxSimulationTime",
    "mem",
    "mergeDependencies",
    "mergeTwoValues",
    "minusOne",
    "msBits",
    "msw",
    "msw1",
    "msws",
    "multiplyByMinusOne",
    "n",
    "name",
    "newComp",
    "newCount",
    "newExp",
    "newExpTrack",
    "newRemBits",
    "newValue",
    "nonZeroDigits",
    "normalise",
    "normaliseL",
    "num4Chunks",
    "numDataExp",
    "numDigits",
    "numExp",
    "numSteps",
    "numVal",
    "numberBase_",
    "numberOfStepsBeforeTimeCheck",
    "offset",
    "one",
    "orderConstraints",
    "ordered",
    "orderedSet",
    "otherInputPorts",
    "otherOutputPorts",
    "out",
    "out0",
    "out1",
    "outBits",
    "outDat",
    "outData",
    "outDataInt",
    "outLinks",
    "outMSW",
    "outNum",
    "outW",
    "outWMask32",
    "outWidth",
    "outWords",
    "outer",
    "outputWidths",
    "outputarray",
    "outputs",
    "outputsAreTheSameAsDefault",
    "outputsPNums",
    "outputsWidth",
    "outs",
    "pNames",
    "padToWidth",
    "parent",
    "parentComp",
    "parseDiagramSignature",
    "pn",
    "port",
    "portIdToPortNumber",
    "portMap",
    "portName",
    "portNames",
    "portNum",
    "portSheetPort",
    "portsEqual",
    "portsToConnections",
    "possibleCycleComps",
    "pp",
    "pre",
    "preLength",
    "prepareSimulationMemoized",
    "prettyPrintCycle",
    "printComp",
    "printConnErrors",
    "printSimGraph",
    "propagateEval",
    "q",
    "range",
    "readMemoryAddrBigIntDataBigInt",
    "readMemoryAddrBigIntDataUInt32",
    "readMemoryAddrUInt32DataBigInt",
    "readMemoryFData",
    "readyL",
    "reduceIfHybrid",
    "remBits",
    "removeCommas",
    "res",
    "resolveParametersInSimulationGraph",
    "rhs",
    "right",
    "rmInfo",
    "rowContainsAlgebra",
    "rowContainsDC",
    "runCombinationalLogic",
    "runCombinationalLogicFData",
    "runDfs",
    "s",
    "sComp",
    "sComps",
    "sDecBignum",
    "saveStateInSimulation",
    "sheetLabel",
    "sheetsNeeded",
    "shortPSComp",
    "signBit",
    "signExtendedW",
    "simCacheInit",
    "simIsUpToDate",
    "simResult",
    "simSheetNames",
    "simSheetStructure",
    "simStartTime",
    "simStep",
    "simStepOld",
    "simulationPlaceholder",
    "slicedArray",
    "sort",
    "sortKey",
    "sortQBy",
    "sourceIsLabel",
    "sourceToTargetPort",
    "specificEqualities",
    "specificInequalities",
    "splitBy",
    "sprintSimComponent",
    "sq",
    "start",
    "startTick",
    "startTime",
    "state",
    "stateIsEqual",
    "stateIsEqualExInputDefault",
    "stepsBeforeCheck",
    "stepsToDo",
    "stepsim",
    "storedArraySize",
    "storedstateisEqual",
    "str",
    "strToBigint",
    "strToIntCheckWidth",
    "success",
    "sum",
    "sumInt",
    "t",
    "target",
    "targetIsLabel",
    "targetMap",
    "toBit",
    "toDecimal",
    "toExp",
    "toFastData",
    "toMap",
    "topGather",
    "totals",
    "truncatedDigits",
    "tryBitwiseOperation",
    "tryGetCompLabel",
    "tryMergeBitRanges",
    "twosComp",
    "twosCompValue",
    "uHigh",
    "updateExpCount",
    "upperChunk",
    "validateWaveSimulation",
    "vec",
    "verticesAreSame",
    "viewers",
    "visited",
    "w",
    "w0",
    "w1",
    "w2",
    "wOut",
    "waveComps",
    "width",
    "widthErr",
    "widthL",
    "write",
    "writeMemory",
    "writeMemoryAddrBigIntDataBigInt",
    "writeMemoryAddrBigIntDataUInt32",
    "writeMemoryAddrUInt32DataBigInt",
    "writeMemoryAddrUInt32DataUInt32",
    "ws",
    "x",
    "xy",
    "zeros"
  ],
  "signature_differences": []
}