INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_rst_clk_wiz_0_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_axi_bram_ctrl_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_8RVYHO'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_1UTB3Y5'
INFO: [VRFC 10-3107] analyzing entity 'm02_couplers_imp_7ANRHB'
INFO: [VRFC 10-3107] analyzing entity 'microblaze_0_local_memory_imp_1K0VQXK'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_1RZP34U'
INFO: [VRFC 10-3107] analyzing entity 'design_1_microblaze_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'design_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/franc/dev_board_test/dev_board_test.srcs/sources_1/new/ram_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_block'
