[
	{
		"original_line": "localparam real c11   = Yeff  * ( 1 - nueff ) / ((1 + nueff )*(1 - 2*nueff ));", 
		"bug_line": "localparam real c11   = Yeff  * ( 1 - nueff ) / ((1 + nueff )*(1 - 2*nueff ) ;",
		"error_description": "Missing closing parenthesis: The outer parentheses pair for the denominator expression is incomplete, causing a mismatched parentheses error."
	},
	{
		"original_line": "parameter real version = 1.00;", 
		"bug_line": "parameter real version = 1.00",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "parameter real rbt_Qother = `RBT_QOTHER from (0:inf); // Other losses", 
		"bug_line": "parameter real rbt_Qother = `RBT_QOTHER from (0:inf) // Other losses",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing unterminated statement."
	},
	{
		"original_line": "electrical p,n;", 
		"bug_line": "electrical p,,n;",
		"error_description": "Extra comma creates an empty port name between p and n, violating VerilogA port declaration syntax"
	},
	{
		"original_line": "parameter real Y   = `RBT_Y   from (0:inf); // Young's Modulus for material A", 
		"bug_line": "parameter real Y   = `RBT_Y   from (0:inf; // Young's Modulus for material A",
		"error_description": "Missing closing parenthesis ')' in the range expression (0:inf"
	},
	{
		"original_line": "localparam real Leff   = l * ( 1 + LTC   * dT );", 
		"bug_line": "localparam real Leff   = l * ( 1 + LTC   * dT )",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "parameter real rbt_Qother = `RBT_QOTHER from (0:inf); // Other losses", 
		"bug_line": "parameter real rbt_Qother = `RBT_QOTHER from (0:inf; // Other losses",
		"error_description": "Missing closing parenthesis ')' in the range expression (0:inf"
	},
	{
		"original_line": "localparam real eta11all = eta11 + eta11other;", 
		"bug_line": "localparam real eta11all = eta11 + eta11other",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "localparam real eta11other = c11/(omegaFQ*rbt_Qother); // material losses", 
		"bug_line": "localparam real eta11other = c11/(omegaFQ*rbt_Qother; // material losses",
		"error_description": "Missing closing parenthesis for the denominator expression in the division operation"
	},
	{
		"original_line": "`else", 
		"bug_line": "`els",
		"error_description": "Misspelled compiler directive `els instead of `else. Verilog requires exact directive names."
	},
	{
		"original_line": "localparam real mtline_l = rhoeff/rbt_wgLtoRho; // mtline inductance per unit length", 
		"bug_line": "localparam real mtline_l = rhoeff:rbt_wgLtoRho; // mtline inductance per unit length",
		"error_description": "Replaced division operator '/' with colon ':' which is invalid syntax for arithmetic operations in VerilogA."
	},
	{
		"original_line": "parameter real rbt_wgLtoRho = `RBT_WGLTORHO from (0:inf);   // scaling parameter from inductance to density", 
		"bug_line": "parameter real rbt_wgLtoRho = `RBT_WGLTORHO from (0:inf)   // scaling parameter from inductance to density",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires statements to end with semicolons, and its absence will cause a syntax error during compilation."
	},
	{
		"original_line": "parameter real version = 1.00;", 
		"bug_line": "parameter real version = 1.00",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "localparam real mtline_r = smallR; // mtline resistance per unit length", 
		"bug_line": "localparam real mtline_r = smallR // mtline resistance per unit length",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "electrical p,n;", 
		"bug_line": "electrical p,n,",
		"error_description": "Missing identifier after comma in port list and unterminated declaration due to missing semicolon"
	},
	{
		"original_line": "parameter real rho = `RBT_RHO from (0:inf); // Density for material A", 
		"bug_line": "parameter real rho = `RBT_RHO from (0:inf) // Density for material A",
		"error_description": "Missing semicolon at end of parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "inout p,n,vss;", 
		"bug_line": "inout p,n,vss",
		"error_description": "Missing semicolon at end of port declaration statement"
	},
	{
		"original_line": "inout p,n,vss;", 
		"bug_line": "inout p n,vss;",
		"error_description": "Missing comma between port identifiers 'p' and 'n', causing invalid port declaration syntax."
	},
	{
		"original_line": "parameter real rho = `RBT_RHO from (0:inf); // Density for material A", 
		"bug_line": "parameter real rho = `RBT_RHO from (0:inf) // Density for material A",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "localparam real mtline_c = rbt_wgLtoRho/c11; // mtline capacitance per unit length", 
		"bug_line": "localparam real mtline_c = rbt_wgLtoRho/c11 // mtline capacitance per unit length",
		"error_description": "Missing semicolon at the end of the statement. VerilogA requires all statements to terminate with a semicolon."
	}
]