Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Amin/Documents/FPGA_Project/Test1/Test/FA4Bits_Tb_isim_beh.exe -prj C:/Users/Amin/Documents/FPGA_Project/Test1/Test/FA4Bits_Tb_beh.prj work.FA4Bits_Tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Test1/Test/fulladder.vhd" into library work
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Test1/Test/FA_4bits.vhd" into library work
Parsing VHDL file "C:/Users/Amin/Documents/FPGA_Project/Test1/Test/FA4Bits_Tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fulladder [fulladder_default]
Compiling architecture behavioral of entity FA_4bits [fa_4bits_default]
Compiling architecture behavior of entity fa4bits_tb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/Amin/Documents/FPGA_Project/Test1/Test/FA4Bits_Tb_isim_beh.exe
Fuse Memory Usage: 29584 KB
Fuse CPU Usage: 249 ms
