/*
 * Swamp - cooperative multitasking operating system
 * Copyright (c) 2016 rksdna
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#ifndef DMA_H
#define DMA_H

#include <types.h>

struct dma_channel
{
    volatile u32_t CCR;
    volatile u32_t CNDTR;
    volatile u32_t CPAR;
    volatile u32_t CMAR;
    volatile u32_t RESERVED0;
};

struct dma
{
    volatile u32_t ISR;
    volatile u32_t IFCR;
    struct dma_channel CH[8];
    volatile u32_t CSELR;
};

#define DMA1 ((struct dma *)0x40020000)
#define DMA2 ((struct dma *)0x40020400)

#define DMA_ISR_GIF1 ((u32_t)0x00000001)
#define DMA_ISR_TCIF1 ((u32_t)0x00000002)
#define DMA_ISR_HTIF1 ((u32_t)0x00000004)
#define DMA_ISR_TEIF1 ((u32_t)0x00000008)
#define DMA_ISR_GIF2 ((u32_t)0x00000010)
#define DMA_ISR_TCIF2 ((u32_t)0x00000020)
#define DMA_ISR_HTIF2 ((u32_t)0x00000040)
#define DMA_ISR_TEIF2 ((u32_t)0x00000080)
#define DMA_ISR_GIF3 ((u32_t)0x00000100)
#define DMA_ISR_TCIF3 ((u32_t)0x00000200)
#define DMA_ISR_HTIF3 ((u32_t)0x00000400)
#define DMA_ISR_TEIF3 ((u32_t)0x00000800)
#define DMA_ISR_GIF4 ((u32_t)0x00001000)
#define DMA_ISR_TCIF4 ((u32_t)0x00002000)
#define DMA_ISR_HTIF4 ((u32_t)0x00004000)
#define DMA_ISR_TEIF4 ((u32_t)0x00008000)
#define DMA_ISR_GIF5 ((u32_t)0x00010000)
#define DMA_ISR_TCIF5 ((u32_t)0x00020000)
#define DMA_ISR_HTIF5 ((u32_t)0x00040000)
#define DMA_ISR_TEIF5 ((u32_t)0x00080000)
#define DMA_ISR_GIF6 ((u32_t)0x00100000)
#define DMA_ISR_TCIF6 ((u32_t)0x00200000)
#define DMA_ISR_HTIF6 ((u32_t)0x00400000)
#define DMA_ISR_TEIF6 ((u32_t)0x00800000)
#define DMA_ISR_GIF7 ((u32_t)0x01000000)
#define DMA_ISR_TCIF7 ((u32_t)0x02000000)
#define DMA_ISR_HTIF7 ((u32_t)0x04000000)
#define DMA_ISR_TEIF7 ((u32_t)0x08000000)

#define DMA_IFCR_CGIF1 ((u32_t)0x00000001)
#define DMA_IFCR_CTCIF1 ((u32_t)0x00000002)
#define DMA_IFCR_CHTIF1 ((u32_t)0x00000004)
#define DMA_IFCR_CTEIF1 ((u32_t)0x00000008)
#define DMA_IFCR_CGIF2 ((u32_t)0x00000010)
#define DMA_IFCR_CTCIF2 ((u32_t)0x00000020)
#define DMA_IFCR_CHTIF2 ((u32_t)0x00000040)
#define DMA_IFCR_CTEIF2 ((u32_t)0x00000080)
#define DMA_IFCR_CGIF3 ((u32_t)0x00000100)
#define DMA_IFCR_CTCIF3 ((u32_t)0x00000200)
#define DMA_IFCR_CHTIF3 ((u32_t)0x00000400)
#define DMA_IFCR_CTEIF3 ((u32_t)0x00000800)
#define DMA_IFCR_CGIF4 ((u32_t)0x00001000)
#define DMA_IFCR_CTCIF4 ((u32_t)0x00002000)
#define DMA_IFCR_CHTIF4 ((u32_t)0x00004000)
#define DMA_IFCR_CTEIF4 ((u32_t)0x00008000)
#define DMA_IFCR_CGIF5 ((u32_t)0x00010000)
#define DMA_IFCR_CTCIF5 ((u32_t)0x00020000)
#define DMA_IFCR_CHTIF5 ((u32_t)0x00040000)
#define DMA_IFCR_CTEIF5 ((u32_t)0x00080000)
#define DMA_IFCR_CGIF6 ((u32_t)0x00100000)
#define DMA_IFCR_CTCIF6 ((u32_t)0x00200000)
#define DMA_IFCR_CHTIF6 ((u32_t)0x00400000)
#define DMA_IFCR_CTEIF6 ((u32_t)0x00800000)
#define DMA_IFCR_CGIF7 ((u32_t)0x01000000)
#define DMA_IFCR_CTCIF7 ((u32_t)0x02000000)
#define DMA_IFCR_CHTIF7 ((u32_t)0x04000000)
#define DMA_IFCR_CTEIF7 ((u32_t)0x08000000)

#define DMA_CCR_EN ((u32_t)0x00000001)
#define DMA_CCR_TCIE ((u32_t)0x00000002)
#define DMA_CCR_HTIE ((u32_t)0x00000004)
#define DMA_CCR_TEIE ((u32_t)0x00000008)
#define DMA_CCR_DIR ((u32_t)0x00000010)
#define DMA_CCR_CIRC ((u32_t)0x00000020)
#define DMA_CCR_PINC ((u32_t)0x00000040)
#define DMA_CCR_MINC ((u32_t)0x00000080)
#define DMA_CCR_PSIZE ((u32_t)0x00000300)
#define DMA_CCR_PSIZE_0 ((u32_t)0x00000100)
#define DMA_CCR_PSIZE_1 ((u32_t)0x00000200)
#define DMA_CCR_PSIZE_8BIT ((u32_t)0x00000000)
#define DMA_CCR_PSIZE_16BIT ((u32_t)0x00000100)
#define DMA_CCR_PSIZE_32BIT ((u32_t)0x00000200)
#define DMA_CCR_MSIZE ((u32_t)0x00000C00)
#define DMA_CCR_MSIZE_0 ((u32_t)0x00000400)
#define DMA_CCR_MSIZE_1 ((u32_t)0x00000800)
#define DMA_CCR_MSIZE_8BIT ((u32_t)0x00000000)
#define DMA_CCR_MSIZE_16BIT ((u32_t)0x00000400)
#define DMA_CCR_MSIZE_32BIT ((u32_t)0x00000800)
#define DMA_CCR_PL ((u32_t)0x00003000)
#define DMA_CCR_PL_0 ((u32_t)0x00001000)
#define DMA_CCR_PL_1 ((u32_t)0x00002000)
#define DMA_CCR_MEM2MEM ((u32_t)0x00004000)

#define DMA_CNDTR_NDT ((u32_t)0x0000FFFF)

#define DMA_CPAR_PA ((u32_t)0xFFFFFFFF)

#define DMA_CMAR_MA ((u32_t)0xFFFFFFFF)

#define DMA_CSELR_C1S ((u32_t)0x0000000F)
#define DMA_CSELR_C2S ((u32_t)0x000000F0)
#define DMA_CSELR_C3S ((u32_t)0x00000F00)
#define DMA_CSELR_C4S ((u32_t)0x0000F000)
#define DMA_CSELR_C5S ((u32_t)0x000F0000)
#define DMA_CSELR_C6S ((u32_t)0x00F00000)
#define DMA_CSELR_C7S ((u32_t)0x0F000000)

#define DMA1_CSELR_DEFAULT ((u32_t)0x00000000)
#define DMA1_CSELR_CH1_ADC ((u32_t)0x00000001)
#define DMA1_CSELR_CH1_TIM17_CH1 ((u32_t)0x00000007)
#define DMA1_CSELR_CH1_TIM17_UP ((u32_t)0x00000007)
#define DMA1_CSELR_CH1_USART1_RX ((u32_t)0x00000008)
#define DMA1_CSELR_CH1_USART2_RX ((u32_t)0x00000009)
#define DMA1_CSELR_CH1_USART3_RX ((u32_t)0x0000000A)
#define DMA1_CSELR_CH1_USART4_RX ((u32_t)0x0000000B)
#define DMA1_CSELR_CH1_USART5_RX ((u32_t)0x0000000C)
#define DMA1_CSELR_CH1_USART6_RX ((u32_t)0x0000000D)
#define DMA1_CSELR_CH2_ADC ((u32_t)0x00000010)
#define DMA1_CSELR_CH2_I2C1_TX ((u32_t)0x00000020)
#define DMA1_CSELR_CH2_SPI1_RX ((u32_t)0x00000030)
#define DMA1_CSELR_CH2_TIM1_CH1 ((u32_t)0x00000040)
#define DMA1_CSELR_CH2_TIM17_CH1 ((u32_t)0x00000070)
#define DMA1_CSELR_CH2_TIM17_UP ((u32_t)0x00000070)
#define DMA1_CSELR_CH2_USART1_TX ((u32_t)0x00000080)
#define DMA1_CSELR_CH2_USART2_TX ((u32_t)0x00000090)
#define DMA1_CSELR_CH2_USART3_TX ((u32_t)0x000000A0)
#define DMA1_CSELR_CH2_USART4_TX ((u32_t)0x000000B0)
#define DMA1_CSELR_CH2_USART5_TX ((u32_t)0x000000C0)
#define DMA1_CSELR_CH2_USART6_TX ((u32_t)0x000000D0)
#define DMA1_CSELR_CH3_TIM6_UP ((u32_t)0x00000100)
#define DMA1_CSELR_CH3_I2C1_RX ((u32_t)0x00000200)
#define DMA1_CSELR_CH3_SPI1_TX ((u32_t)0x00000300)
#define DMA1_CSELR_CH3_TIM1_CH2 ((u32_t)0x00000400)
#define DMA1_CSELR_CH3_TIM16_CH1 ((u32_t)0x00000700)
#define DMA1_CSELR_CH3_TIM16_UP ((u32_t)0x00000700)
#define DMA1_CSELR_CH3_USART1_RX ((u32_t)0x00000800)
#define DMA1_CSELR_CH3_USART2_RX ((u32_t)0x00000900)
#define DMA1_CSELR_CH3_USART3_RX ((u32_t)0x00000A00)
#define DMA1_CSELR_CH3_USART4_RX ((u32_t)0x00000B00)
#define DMA1_CSELR_CH3_USART5_RX ((u32_t)0x00000C00)
#define DMA1_CSELR_CH3_USART6_RX ((u32_t)0x00000D00)
#define DMA1_CSELR_CH4_TIM7_UP ((u32_t)0x00001000)
#define DMA1_CSELR_CH4_I2C2_TX ((u32_t)0x00002000)
#define DMA1_CSELR_CH4_SPI2_RX ((u32_t)0x00003000)
#define DMA1_CSELR_CH4_TIM2_CH4 ((u32_t)0x00005000)
#define DMA1_CSELR_CH4_TIM3_CH1 ((u32_t)0x00006000)
#define DMA1_CSELR_CH4_TIM3_TRIG ((u32_t)0x00006000)
#define DMA1_CSELR_CH4_TIM16_CH1 ((u32_t)0x00007000)
#define DMA1_CSELR_CH4_TIM16_UP ((u32_t)0x00007000)
#define DMA1_CSELR_CH4_USART1_TX ((u32_t)0x00008000)
#define DMA1_CSELR_CH4_USART2_TX ((u32_t)0x00009000)
#define DMA1_CSELR_CH4_USART3_TX ((u32_t)0x0000A000)
#define DMA1_CSELR_CH4_USART4_TX ((u32_t)0x0000B000)
#define DMA1_CSELR_CH4_USART5_TX ((u32_t)0x0000C000)
#define DMA1_CSELR_CH4_USART6_TX ((u32_t)0x0000D000)
#define DMA1_CSELR_CH5_I2C2_RX ((u32_t)0x00020000)
#define DMA1_CSELR_CH5_SPI2_TX ((u32_t)0x00030000)
#define DMA1_CSELR_CH5_TIM1_CH3 ((u32_t)0x00040000)
#define DMA1_CSELR_CH5_USART1_RX ((u32_t)0x00080000)
#define DMA1_CSELR_CH5_USART2_RX ((u32_t)0x00090000)
#define DMA1_CSELR_CH5_USART3_RX ((u32_t)0x000A0000)
#define DMA1_CSELR_CH5_USART4_RX ((u32_t)0x000B0000)
#define DMA1_CSELR_CH5_USART5_RX ((u32_t)0x000C0000)
#define DMA1_CSELR_CH5_USART6_RX ((u32_t)0x000D0000)
#define DMA1_CSELR_CH1_USART7_RX ((u32_t)0x0000000E)
#define DMA1_CSELR_CH1_USART8_RX ((u32_t)0x0000000F)
#define DMA1_CSELR_CH2_USART7_TX ((u32_t)0x000000E0)
#define DMA1_CSELR_CH2_USART8_TX ((u32_t)0x000000F0)
#define DMA1_CSELR_CH3_DAC_CH1 ((u32_t)0x00000100)
#define DMA1_CSELR_CH3_TIM2_CH2 ((u32_t)0x00000500)
#define DMA1_CSELR_CH3_USART7_RX ((u32_t)0x00000E00)
#define DMA1_CSELR_CH3_USART8_RX ((u32_t)0x00000F00)
#define DMA1_CSELR_CH4_DAC_CH2 ((u32_t)0x00001000)
#define DMA1_CSELR_CH4_USART7_TX ((u32_t)0x0000E000)
#define DMA1_CSELR_CH4_USART8_TX ((u32_t)0x0000F000)
#define DMA1_CSELR_CH5_USART7_RX ((u32_t)0x000E0000)
#define DMA1_CSELR_CH5_USART8_RX ((u32_t)0x000F0000)
#define DMA1_CSELR_CH6_I2C1_TX ((u32_t)0x00200000)
#define DMA1_CSELR_CH6_SPI2_RX ((u32_t)0x00300000)
#define DMA1_CSELR_CH6_TIM1_CH1 ((u32_t)0x00400000)
#define DMA1_CSELR_CH6_TIM1_CH2 ((u32_t)0x00400000)
#define DMA1_CSELR_CH6_TIM1_CH3 ((u32_t)0x00400000)
#define DMA1_CSELR_CH6_TIM3_CH1 ((u32_t)0x00600000)
#define DMA1_CSELR_CH6_TIM3_TRIG ((u32_t)0x00600000)
#define DMA1_CSELR_CH6_TIM16_CH1 ((u32_t)0x00700000)
#define DMA1_CSELR_CH6_TIM16_UP ((u32_t)0x00700000)
#define DMA1_CSELR_CH6_USART1_RX ((u32_t)0x00800000)
#define DMA1_CSELR_CH6_USART2_RX ((u32_t)0x00900000)
#define DMA1_CSELR_CH6_USART3_RX ((u32_t)0x00A00000)
#define DMA1_CSELR_CH6_USART4_RX ((u32_t)0x00B00000)
#define DMA1_CSELR_CH6_USART5_RX ((u32_t)0x00C00000)
#define DMA1_CSELR_CH6_USART6_RX ((u32_t)0x00D00000)
#define DMA1_CSELR_CH6_USART7_RX ((u32_t)0x00E00000)
#define DMA1_CSELR_CH6_USART8_RX ((u32_t)0x00F00000)
#define DMA1_CSELR_CH7_I2C1_RX ((u32_t)0x02000000)
#define DMA1_CSELR_CH7_SPI2_TX ((u32_t)0x03000000)
#define DMA1_CSELR_CH7_TIM2_CH2 ((u32_t)0x05000000)
#define DMA1_CSELR_CH7_TIM2_CH4 ((u32_t)0x05000000)
#define DMA1_CSELR_CH7_TIM17_CH1 ((u32_t)0x07000000)
#define DMA1_CSELR_CH7_TIM17_UP ((u32_t)0x07000000)
#define DMA1_CSELR_CH7_USART1_TX ((u32_t)0x08000000)
#define DMA1_CSELR_CH7_USART2_TX ((u32_t)0x09000000)
#define DMA1_CSELR_CH7_USART3_TX ((u32_t)0x0A000000)
#define DMA1_CSELR_CH7_USART4_TX ((u32_t)0x0B000000)
#define DMA1_CSELR_CH7_USART5_TX ((u32_t)0x0C000000)
#define DMA1_CSELR_CH7_USART6_TX ((u32_t)0x0D000000)
#define DMA1_CSELR_CH7_USART7_TX ((u32_t)0x0E000000)
#define DMA1_CSELR_CH7_USART8_TX ((u32_t)0x0F000000)

#define DMA2_CSELR_DEFAULT ((u32_t)0x00000000)
#define DMA2_CSELR_CH1_I2C2_TX ((u32_t)0x00000002)
#define DMA2_CSELR_CH1_USART1_TX ((u32_t)0x00000008)
#define DMA2_CSELR_CH1_USART2_TX ((u32_t)0x00000009)
#define DMA2_CSELR_CH1_USART3_TX ((u32_t)0x0000000A)
#define DMA2_CSELR_CH1_USART4_TX ((u32_t)0x0000000B)
#define DMA2_CSELR_CH1_USART5_TX ((u32_t)0x0000000C)
#define DMA2_CSELR_CH1_USART6_TX ((u32_t)0x0000000D)
#define DMA2_CSELR_CH1_USART7_TX ((u32_t)0x0000000E)
#define DMA2_CSELR_CH1_USART8_TX ((u32_t)0x0000000F)
#define DMA2_CSELR_CH2_I2C2_RX ((u32_t)0x00000020)
#define DMA2_CSELR_CH2_USART1_RX ((u32_t)0x00000080)
#define DMA2_CSELR_CH2_USART2_RX ((u32_t)0x00000090)
#define DMA2_CSELR_CH2_USART3_RX ((u32_t)0x000000A0)
#define DMA2_CSELR_CH2_USART4_RX ((u32_t)0x000000B0)
#define DMA2_CSELR_CH2_USART5_RX ((u32_t)0x000000C0)
#define DMA2_CSELR_CH2_USART6_RX ((u32_t)0x000000D0)
#define DMA2_CSELR_CH2_USART7_RX ((u32_t)0x000000E0)
#define DMA2_CSELR_CH2_USART8_RX ((u32_t)0x000000F0)
#define DMA2_CSELR_CH3_TIM6_UP ((u32_t)0x00000100)
#define DMA2_CSELR_CH3_DAC_CH1 ((u32_t)0x00000100)
#define DMA2_CSELR_CH3_SPI1_RX ((u32_t)0x00000300)
#define DMA2_CSELR_CH3_USART1_RX ((u32_t)0x00000800)
#define DMA2_CSELR_CH3_USART2_RX ((u32_t)0x00000900)
#define DMA2_CSELR_CH3_USART3_RX ((u32_t)0x00000A00)
#define DMA2_CSELR_CH3_USART4_RX ((u32_t)0x00000B00)
#define DMA2_CSELR_CH3_USART5_RX ((u32_t)0x00000C00)
#define DMA2_CSELR_CH3_USART6_RX ((u32_t)0x00000D00)
#define DMA2_CSELR_CH3_USART7_RX ((u32_t)0x00000E00)
#define DMA2_CSELR_CH3_USART8_RX ((u32_t)0x00000F00)
#define DMA2_CSELR_CH4_TIM7_UP ((u32_t)0x00001000)
#define DMA2_CSELR_CH4_DAC_CH2 ((u32_t)0x00001000)
#define DMA2_CSELR_CH4_SPI1_TX ((u32_t)0x00003000)
#define DMA2_CSELR_CH4_USART1_TX ((u32_t)0x00008000)
#define DMA2_CSELR_CH4_USART2_TX ((u32_t)0x00009000)
#define DMA2_CSELR_CH4_USART3_TX ((u32_t)0x0000A000)
#define DMA2_CSELR_CH4_USART4_TX ((u32_t)0x0000B000)
#define DMA2_CSELR_CH4_USART5_TX ((u32_t)0x0000C000)
#define DMA2_CSELR_CH4_USART6_TX ((u32_t)0x0000D000)
#define DMA2_CSELR_CH4_USART7_TX ((u32_t)0x0000E000)
#define DMA2_CSELR_CH4_USART8_TX ((u32_t)0x0000F000)
#define DMA2_CSELR_CH5_ADC ((u32_t)0x00010000)
#define DMA2_CSELR_CH5_USART1_TX ((u32_t)0x00080000)
#define DMA2_CSELR_CH5_USART2_TX ((u32_t)0x00090000)
#define DMA2_CSELR_CH5_USART3_TX ((u32_t)0x000A0000)
#define DMA2_CSELR_CH5_USART4_TX ((u32_t)0x000B0000)
#define DMA2_CSELR_CH5_USART5_TX ((u32_t)0x000C0000)
#define DMA2_CSELR_CH5_USART6_TX ((u32_t)0x000D0000)
#define DMA2_CSELR_CH5_USART7_TX ((u32_t)0x000E0000)
#define DMA2_CSELR_CH5_USART8_TX ((u32_t)0x000F0000)

#endif
