;redcode
;assert 1
	SPL 0, <-52
	CMP -7, <-420
	MOV 0, <-25
	MOV -7, <-20
	DJN -1, @-20
	CMP @127, 106
	SLT 270, 61
	CMP -400, 150
	SPL 7, <-54
	SUB #-30, 9
	SUB 0, @42
	MOV -7, <-20
	SLT 270, 61
	JMP -7, @-20
	CMP @127, 106
	SLT @0, @2
	SLT @0, @2
	SUB #101, -100
	MOV -7, <-20
	JMP @-73
	CMP @127, 106
	SUB @127, 106
	CMP -7, <-420
	ADD @127, 100
	SUB -7, <-20
	MOV -701, -410
	ADD 580, 660
	SLT @0, @2
	SLT @0, @2
	SUB @127, 106
	CMP -7, <-420
	SUB @0, @2
	ADD 270, 1
	SUB @127, 100
	SUB @0, @2
	JMP -1, @-20
	SUB @560, 106
	CMP @0, <-402
	SUB @127, 100
	CMP -7, <-420
	ADD 580, 660
	MOV -7, <-20
	MOV -7, <-20
	JMN 200, 60
	MOV @-8, <-20
	MOV @-8, <-20
	JMP -7, @-20
	ADD -1, <-20
	SPL 0, <-52
	SPL -0, <-58
	SPL 0, <-52
