Warning (10268): Verilog HDL information at BancoRegistros.v(57): always construct contains both blocking and non-blocking assignments File: D:/FPGA_ArquiII/Proyecto 1/files/BancoRegistros.v Line: 57
