/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [4:0] _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [17:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [25:0] celloutsig_0_19z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire [29:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = celloutsig_0_16z[3] ? celloutsig_0_18z : celloutsig_0_44z[2];
  assign celloutsig_0_23z = celloutsig_0_2z[4] ? celloutsig_0_0z : celloutsig_0_15z;
  assign celloutsig_0_10z = ~(celloutsig_0_4z & celloutsig_0_0z);
  assign celloutsig_0_14z = ~(celloutsig_0_7z & celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_0z & celloutsig_0_13z);
  assign celloutsig_0_22z = ~(celloutsig_0_10z & celloutsig_0_12z[4]);
  assign celloutsig_0_0z = ~((in_data[62] | in_data[12]) & in_data[2]);
  assign celloutsig_0_57z = ~((celloutsig_0_24z | celloutsig_0_9z) & celloutsig_0_10z);
  assign celloutsig_1_18z = ~((celloutsig_1_14z[2] | celloutsig_1_3z[2]) & celloutsig_1_7z);
  assign celloutsig_0_15z = ~((celloutsig_0_5z[2] | celloutsig_0_9z) & celloutsig_0_11z);
  assign celloutsig_0_8z = celloutsig_0_6z[4] ^ celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_2z[3] ^ _00_;
  assign celloutsig_0_17z = celloutsig_0_15z ^ celloutsig_0_8z;
  assign celloutsig_0_44z = celloutsig_0_12z[3:1] + { celloutsig_0_28z[18:17], celloutsig_0_4z };
  assign celloutsig_1_8z = { in_data[134:132], celloutsig_1_6z, celloutsig_1_2z } + { celloutsig_1_3z[7:2], celloutsig_1_7z };
  assign celloutsig_0_6z = celloutsig_0_2z[4:0] + { _01_[4:3], _00_, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_9z = in_data[159:157] + { celloutsig_1_3z[6], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[156:150], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_4z } + { in_data[120:117], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_16z = { in_data[49], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_8z } + { in_data[56:44], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_15z };
  reg [4:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[96])
    if (!clkin_data[96]) _22_ <= 5'h00;
    else _22_ <= in_data[91:87];
  assign { _02_[4], _01_[4:3], _00_, _02_[0] } = _22_;
  assign celloutsig_1_6z = { celloutsig_1_3z[4:3], celloutsig_1_0z } / { 1'h1, celloutsig_1_4z, in_data[96] };
  assign celloutsig_1_14z = { celloutsig_1_11z[10:8], celloutsig_1_0z, celloutsig_1_7z } / { 1'h1, celloutsig_1_11z[3:0] };
  assign celloutsig_0_12z = { celloutsig_0_6z[3:0], celloutsig_0_7z } / { 1'h1, celloutsig_0_6z[2:1], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_6z[3:2], _02_[4], _01_[4:3], _00_, _02_[0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_15z } / { 1'h1, celloutsig_0_2z[5:2], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_19z[5:4], celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_14z, _02_[4], _01_[4:3], _00_, _02_[0] } / { 1'h1, celloutsig_0_19z[20:6], celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_25z[16:3], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_17z } / { 1'h1, celloutsig_0_24z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_9z = { celloutsig_0_6z[3:2], celloutsig_0_3z } == { celloutsig_0_6z[1:0], celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_10z } == { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_4z = ! in_data[10:7];
  assign celloutsig_1_0z = ! in_data[187:148];
  assign celloutsig_0_7z = ! { celloutsig_0_2z[8:6], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[161:155] || { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_2z[8:5] || celloutsig_0_2z[6:3];
  assign celloutsig_0_3z = { celloutsig_0_2z[8:6], celloutsig_0_2z } < { celloutsig_0_2z[7:1], _02_[4], _01_[4:3], _00_, _02_[0] };
  assign celloutsig_1_2z = in_data[118:114] < in_data[132:128];
  assign celloutsig_1_4z = { in_data[191:183], celloutsig_1_1z, celloutsig_1_3z } < { in_data[124:119], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_3z } < in_data[136:126];
  assign celloutsig_1_3z = ~ in_data[105:96];
  assign celloutsig_0_2z = { in_data[65:64], celloutsig_0_0z, celloutsig_0_0z, _02_[4], _01_[4:3], _00_, _02_[0] } ^ { in_data[10:3], celloutsig_0_0z };
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } ^ { in_data[25:24], celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } ^ in_data[149:134];
  assign _01_[2:0] = { _00_, celloutsig_0_0z, celloutsig_0_4z };
  assign { _02_[6:5], _02_[3:1] } = { _01_[3], _00_, _01_[4:3], _00_ };
  assign { out_data[128], out_data[111:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
