

================================================================
== Vitis HLS Report for 'ZIP_HLS_accel'
================================================================
* Date:           Thu Sep  7 16:47:38 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ZIP_prj
* Solution:       zip (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.606 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max  |   Type  |
    +---------+---------+-----------+-----------+-----+-------+---------+
    |        5|    16445|  16.665 ns|  54.811 us|    6|  16446|     none|
    +---------+---------+-----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+---------+---------+----------+-----------+-----+-------+---------+
        |                          |                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |         Instance         |     Module     |   min   |   max   |    min   |    max    | min |  max  |   Type  |
        +--------------------------+----------------+---------+---------+----------+-----------+-----+-------+---------+
        |grp_wrapper_zip_hw_fu_76  |wrapper_zip_hw  |        2|    16442|  6.666 ns|  54.801 us|    2|  16442|     none|
        +--------------------------+----------------+---------+---------+----------+-----------+-----+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       24|    24|    4125|    3060|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|      68|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       24|    24|    4193|    3097|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        1|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+----+------+------+-----+
    |         Instance         |     Module     | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------+----------------+---------+----+------+------+-----+
    |ctrl_s_axi_U              |ctrl_s_axi      |        0|   0|   112|   168|    0|
    |grp_wrapper_zip_hw_fu_76  |wrapper_zip_hw  |       24|  24|  4013|  2892|    0|
    +--------------------------+----------------+---------+----+------+------+-----+
    |Total                     |                |       24|  24|  4125|  3060|    0|
    +--------------------------+----------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |grp_wrapper_zip_hw_fu_76_OUTPUT_STREAM_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |INPUT_STREAM_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  26|          5|    1|          5|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  35|          7|    2|          7|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |empty_reg_121                          |  31|   0|   31|          0|
    |grp_wrapper_zip_hw_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |op_read_reg_116                        |  32|   0|   32|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  68|   0|   68|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_ctrl_AWVALID    |   in|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_AWREADY    |  out|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_AWADDR     |   in|    5|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_WVALID     |   in|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_WREADY     |  out|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_WDATA      |   in|   32|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_WSTRB      |   in|    4|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_ARVALID    |   in|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_ARREADY    |  out|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_ARADDR     |   in|    5|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_RVALID     |  out|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_RREADY     |   in|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_RDATA      |  out|   32|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_RRESP      |  out|    2|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_BVALID     |  out|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_BREADY     |   in|    1|       s_axi|                    ctrl|        scalar|
|s_axi_ctrl_BRESP      |  out|    2|       s_axi|                    ctrl|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|           ZIP_HLS_accel|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|           ZIP_HLS_accel|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|           ZIP_HLS_accel|  return value|
|INPUT_STREAM_TDATA    |   in|   32|        axis|   INPUT_STREAM_V_data_V|       pointer|
|INPUT_STREAM_TVALID   |   in|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TREADY   |  out|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TDEST    |   in|    1|        axis|   INPUT_STREAM_V_dest_V|       pointer|
|INPUT_STREAM_TKEEP    |   in|    4|        axis|   INPUT_STREAM_V_keep_V|       pointer|
|INPUT_STREAM_TSTRB    |   in|    4|        axis|   INPUT_STREAM_V_strb_V|       pointer|
|INPUT_STREAM_TUSER    |   in|    1|        axis|   INPUT_STREAM_V_user_V|       pointer|
|INPUT_STREAM_TLAST    |   in|    1|        axis|   INPUT_STREAM_V_last_V|       pointer|
|INPUT_STREAM_TID      |   in|    1|        axis|     INPUT_STREAM_V_id_V|       pointer|
|OUTPUT_STREAM_TDATA   |  out|   32|        axis|  OUTPUT_STREAM_V_data_V|       pointer|
|OUTPUT_STREAM_TVALID  |  out|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TREADY  |   in|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TDEST   |  out|    1|        axis|  OUTPUT_STREAM_V_dest_V|       pointer|
|OUTPUT_STREAM_TKEEP   |  out|    4|        axis|  OUTPUT_STREAM_V_keep_V|       pointer|
|OUTPUT_STREAM_TSTRB   |  out|    4|        axis|  OUTPUT_STREAM_V_strb_V|       pointer|
|OUTPUT_STREAM_TUSER   |  out|    1|        axis|  OUTPUT_STREAM_V_user_V|       pointer|
|OUTPUT_STREAM_TLAST   |  out|    1|        axis|  OUTPUT_STREAM_V_last_V|       pointer|
|OUTPUT_STREAM_TID     |  out|    1|        axis|    OUTPUT_STREAM_V_id_V|       pointer|
+----------------------+-----+-----+------------+------------------------+--------------+

