

================================================================
== Vitis HLS Report for 'sin_or_cos_double_Pipeline_4'
================================================================
* Date:           Sun Feb  9 02:48:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        trig_approx
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.945 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        3|        6|  30.000 ns|  60.000 ns|    1|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        1|        4|         2|          1|          1|  0 ~ 4|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    585|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      0|     17|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     54|    -|
|Register         |        -|   -|    168|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    168|    656|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U25  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  17|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln421_fu_199_p2     |         +|   0|  0|   11|           3|           1|
    |shift_3_fu_165_p2       |         +|   0|  0|   39|          32|          32|
    |sub_ln423_fu_179_p2     |         -|   0|  0|   39|           1|          32|
    |ashr_ln423_fu_239_p2    |      ashr|   0|  0|  179|          63|          63|
    |icmp_ln424_fu_193_p2    |      icmp|   0|  0|   39|          32|           5|
    |or_ln424_fu_217_p2      |        or|   0|  0|    2|           1|           1|
    |in_shift_fu_251_p3      |    select|   0|  0|   63|           1|          63|
    |select_ln423_fu_185_p3  |    select|   0|  0|   32|           1|          32|
    |shl_ln423_fu_245_p2     |       shl|   0|  0|  179|          63|          63|
    |ap_enable_pp0           |       xor|   0|  0|    2|           1|           2|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0|  585|         198|         294|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |i_fu_72                           |   9|          2|    2|          4|
    |in_shift_1_fu_64                  |   9|          2|   63|        126|
    |shift_fu_68                       |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|  100|        200|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_72                           |   2|   0|    2|          0|
    |in_shift_1_fu_64                  |  63|   0|   63|          0|
    |or_ln424_reg_324                  |   1|   0|    1|          0|
    |select_ln423_reg_319              |  32|   0|   32|          0|
    |shift_3_reg_309                   |  32|   0|   32|          0|
    |shift_fu_68                       |  32|   0|   32|          0|
    |tmp_reg_314                       |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 168|   0|  168|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  sin_or_cos<double>_Pipeline_4|  return value|
|result               |   in|   63|     ap_none|                         result|        scalar|
|c_reload             |   in|   32|     ap_none|                       c_reload|        scalar|
|c_1_reload           |   in|   32|     ap_none|                     c_1_reload|        scalar|
|c_2_reload           |   in|   32|     ap_none|                     c_2_reload|        scalar|
|c_3_reload           |   in|   32|     ap_none|                     c_3_reload|        scalar|
|shift_1_out          |  out|   32|      ap_vld|                    shift_1_out|       pointer|
|shift_1_out_ap_vld   |  out|    1|      ap_vld|                    shift_1_out|       pointer|
|in_shift_out         |  out|   62|      ap_vld|                   in_shift_out|       pointer|
|in_shift_out_ap_vld  |  out|    1|      ap_vld|                   in_shift_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

