
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 307.840 ; gain = 78.066
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [f:/VivadoProjects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (9#1) [f:/VivadoProjects/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo/AxiLiteZynqBRAMDemo.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:02:39 . Memory (MB): peak = 514.516 ; gain = 284.742
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:02:40 . Memory (MB): peak = 514.516 ; gain = 284.742
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 673.574 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 673.574 ; gain = 443.801
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 673.574 ; gain = 443.801
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 673.574 ; gain = 443.801
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:07 ; elapsed = 00:03:03 . Memory (MB): peak = 673.574 ; gain = 443.801
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:03:04 . Memory (MB): peak = 673.574 ; gain = 443.801
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:31 ; elapsed = 00:03:28 . Memory (MB): peak = 699.000 ; gain = 469.227
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:03:28 . Memory (MB): peak = 699.000 ; gain = 469.227
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:03:28 . Memory (MB): peak = 710.145 ; gain = 480.371
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371
Finished Renaming Generated Nets : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:33 ; elapsed = 00:03:29 . Memory (MB): peak = 710.145 ; gain = 480.371
synth_design: Time (s): cpu = 00:02:35 ; elapsed = 00:03:33 . Memory (MB): peak = 721.668 ; gain = 493.523
