$comment
	File created using the following command:
		vcd file register_32.msim.vcd -direction
$end
$date
	Sat Nov 22 12:30:14 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module register_32_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 32 " D [31:0] $end
$var reg 1 # load $end
$var reg 1 $ rst $end
$var wire 1 % Q [31] $end
$var wire 1 & Q [30] $end
$var wire 1 ' Q [29] $end
$var wire 1 ( Q [28] $end
$var wire 1 ) Q [27] $end
$var wire 1 * Q [26] $end
$var wire 1 + Q [25] $end
$var wire 1 , Q [24] $end
$var wire 1 - Q [23] $end
$var wire 1 . Q [22] $end
$var wire 1 / Q [21] $end
$var wire 1 0 Q [20] $end
$var wire 1 1 Q [19] $end
$var wire 1 2 Q [18] $end
$var wire 1 3 Q [17] $end
$var wire 1 4 Q [16] $end
$var wire 1 5 Q [15] $end
$var wire 1 6 Q [14] $end
$var wire 1 7 Q [13] $end
$var wire 1 8 Q [12] $end
$var wire 1 9 Q [11] $end
$var wire 1 : Q [10] $end
$var wire 1 ; Q [9] $end
$var wire 1 < Q [8] $end
$var wire 1 = Q [7] $end
$var wire 1 > Q [6] $end
$var wire 1 ? Q [5] $end
$var wire 1 @ Q [4] $end
$var wire 1 A Q [3] $end
$var wire 1 B Q [2] $end
$var wire 1 C Q [1] $end
$var wire 1 D Q [0] $end
$var wire 1 E sampler $end
$scope module i1 $end
$var wire 1 F gnd $end
$var wire 1 G vcc $end
$var wire 1 H unknown $end
$var tri1 1 I devclrn $end
$var tri1 1 J devpor $end
$var tri1 1 K devoe $end
$var wire 1 L clk~combout $end
$var wire 1 M clk~clkctrl_outclk $end
$var wire 1 N Q[0]~reg0feeder_combout $end
$var wire 1 O rst~combout $end
$var wire 1 P rst~clkctrl_outclk $end
$var wire 1 Q load~combout $end
$var wire 1 R Q[0]~reg0_regout $end
$var wire 1 S Q[1]~reg0feeder_combout $end
$var wire 1 T Q[1]~reg0_regout $end
$var wire 1 U Q[2]~reg0_regout $end
$var wire 1 V Q[3]~reg0feeder_combout $end
$var wire 1 W Q[3]~reg0_regout $end
$var wire 1 X Q[4]~reg0feeder_combout $end
$var wire 1 Y Q[4]~reg0_regout $end
$var wire 1 Z Q[5]~reg0_regout $end
$var wire 1 [ Q[6]~reg0feeder_combout $end
$var wire 1 \ Q[6]~reg0_regout $end
$var wire 1 ] Q[7]~reg0feeder_combout $end
$var wire 1 ^ Q[7]~reg0_regout $end
$var wire 1 _ Q[8]~reg0_regout $end
$var wire 1 ` Q[9]~reg0_regout $end
$var wire 1 a Q[10]~reg0feeder_combout $end
$var wire 1 b Q[10]~reg0_regout $end
$var wire 1 c Q[11]~reg0_regout $end
$var wire 1 d Q[12]~reg0_regout $end
$var wire 1 e Q[13]~reg0feeder_combout $end
$var wire 1 f Q[13]~reg0_regout $end
$var wire 1 g Q[14]~reg0_regout $end
$var wire 1 h Q[15]~reg0_regout $end
$var wire 1 i Q[16]~reg0_regout $end
$var wire 1 j Q[17]~reg0feeder_combout $end
$var wire 1 k Q[17]~reg0_regout $end
$var wire 1 l Q[18]~reg0feeder_combout $end
$var wire 1 m Q[18]~reg0_regout $end
$var wire 1 n Q[19]~reg0feeder_combout $end
$var wire 1 o Q[19]~reg0_regout $end
$var wire 1 p Q[20]~reg0_regout $end
$var wire 1 q Q[21]~reg0_regout $end
$var wire 1 r Q[22]~reg0feeder_combout $end
$var wire 1 s Q[22]~reg0_regout $end
$var wire 1 t Q[23]~reg0feeder_combout $end
$var wire 1 u Q[23]~reg0_regout $end
$var wire 1 v Q[24]~reg0feeder_combout $end
$var wire 1 w Q[24]~reg0_regout $end
$var wire 1 x Q[25]~reg0_regout $end
$var wire 1 y Q[26]~reg0_regout $end
$var wire 1 z Q[27]~reg0_regout $end
$var wire 1 { Q[28]~reg0feeder_combout $end
$var wire 1 | Q[28]~reg0_regout $end
$var wire 1 } Q[29]~reg0_regout $end
$var wire 1 ~ Q[30]~reg0feeder_combout $end
$var wire 1 !! Q[30]~reg0_regout $end
$var wire 1 "! Q[31]~reg0_regout $end
$var wire 1 #! D~combout [31] $end
$var wire 1 $! D~combout [30] $end
$var wire 1 %! D~combout [29] $end
$var wire 1 &! D~combout [28] $end
$var wire 1 '! D~combout [27] $end
$var wire 1 (! D~combout [26] $end
$var wire 1 )! D~combout [25] $end
$var wire 1 *! D~combout [24] $end
$var wire 1 +! D~combout [23] $end
$var wire 1 ,! D~combout [22] $end
$var wire 1 -! D~combout [21] $end
$var wire 1 .! D~combout [20] $end
$var wire 1 /! D~combout [19] $end
$var wire 1 0! D~combout [18] $end
$var wire 1 1! D~combout [17] $end
$var wire 1 2! D~combout [16] $end
$var wire 1 3! D~combout [15] $end
$var wire 1 4! D~combout [14] $end
$var wire 1 5! D~combout [13] $end
$var wire 1 6! D~combout [12] $end
$var wire 1 7! D~combout [11] $end
$var wire 1 8! D~combout [10] $end
$var wire 1 9! D~combout [9] $end
$var wire 1 :! D~combout [8] $end
$var wire 1 ;! D~combout [7] $end
$var wire 1 <! D~combout [6] $end
$var wire 1 =! D~combout [5] $end
$var wire 1 >! D~combout [4] $end
$var wire 1 ?! D~combout [3] $end
$var wire 1 @! D~combout [2] $end
$var wire 1 A! D~combout [1] $end
$var wire 1 B! D~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b100001000010001000000 "
0#
0$
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
xE
0F
1G
xH
1I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0B!
0A!
0@!
0?!
0>!
0=!
1<!
0;!
0:!
09!
18!
07!
06!
05!
04!
13!
02!
01!
00!
0/!
1.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
$end
#125000
1$
1O
1P
0E
#250000
1!
1#
0$
1L
1Q
0O
0P
1M
1E
1p
1h
1b
1\
10
15
1:
1>
#375000
1$
1O
1P
0E
0p
0h
0b
0\
00
05
0:
0>
#500000
0!
0#
0$
0L
0Q
0O
0P
0M
1E
#625000
1$
1O
1P
0E
#750000
1!
1#
0$
1L
1Q
0O
0P
1M
1E
1p
1h
1b
1\
10
15
1:
1>
#875000
1$
1O
1P
0E
0p
0h
0b
0\
00
05
0:
0>
#1000000
