/*
 * SDHCI Support for Quatro Soc
 *
 * Copyright (c) 2014, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef _DRIVERS_MMC_SDHCI_QUATRO53_H
#define _DRIVERS_MMC_SDHCI_QUATRO53_H

#define SLOT_SD0S0                0
#define SLOT_SD0S1                1
#define SLOT_SD1S0                2

#define SDIO0_HRS0_OFF            0x00000000
#define SDIO0_HRS1_OFF            0x00000004
#define SDIO0_HRS2_OFF            0x00000008
#define SDIO0_HRS24_OFF           0x00000060

#define CLKGENCLKDISCTRL6_OFF     0x00000028
#define CLKGENCLKDISCTRL6         0xF0031028
#define CLKGENCLKDISCTRL6__DAC7__SHIFT       31
#define CLKGENCLKDISCTRL6__DAC7__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC7__MASK        0x80000000
#define CLKGENCLKDISCTRL6__DAC7__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC6__SHIFT       30
#define CLKGENCLKDISCTRL6__DAC6__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC6__MASK        0x40000000
#define CLKGENCLKDISCTRL6__DAC6__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC5__SHIFT       29
#define CLKGENCLKDISCTRL6__DAC5__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC5__MASK        0x20000000
#define CLKGENCLKDISCTRL6__DAC5__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC4__SHIFT       28
#define CLKGENCLKDISCTRL6__DAC4__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC4__MASK        0x10000000
#define CLKGENCLKDISCTRL6__DAC4__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC3__SHIFT       27
#define CLKGENCLKDISCTRL6__DAC3__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC3__MASK        0x08000000
#define CLKGENCLKDISCTRL6__DAC3__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC2__SHIFT       26
#define CLKGENCLKDISCTRL6__DAC2__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC2__MASK        0x04000000
#define CLKGENCLKDISCTRL6__DAC2__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC1__SHIFT       25
#define CLKGENCLKDISCTRL6__DAC1__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC1__MASK        0x02000000
#define CLKGENCLKDISCTRL6__DAC1__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC0__SHIFT       24
#define CLKGENCLKDISCTRL6__DAC0__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC0__MASK        0x01000000
#define CLKGENCLKDISCTRL6__DAC0__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__DAC__SHIFT       23
#define CLKGENCLKDISCTRL6__DAC__WIDTH       1
#define CLKGENCLKDISCTRL6__DAC__MASK        0x00800000
#define CLKGENCLKDISCTRL6__DAC__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__ADCDAC__SHIFT       22
#define CLKGENCLKDISCTRL6__ADCDAC__WIDTH       1
#define CLKGENCLKDISCTRL6__ADCDAC__MASK        0x00400000
#define CLKGENCLKDISCTRL6__ADCDAC__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__ADCDAC_ADC__SHIFT       21
#define CLKGENCLKDISCTRL6__ADCDAC_ADC__WIDTH       1
#define CLKGENCLKDISCTRL6__ADCDAC_ADC__MASK        0x00200000
#define CLKGENCLKDISCTRL6__ADCDAC_ADC__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__AFE_RB__SHIFT       20
#define CLKGENCLKDISCTRL6__AFE_RB__WIDTH       1
#define CLKGENCLKDISCTRL6__AFE_RB__MASK        0x00100000
#define CLKGENCLKDISCTRL6__AFE_RB__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__FCSPI_2S__SHIFT       19
#define CLKGENCLKDISCTRL6__FCSPI_2S__WIDTH       1
#define CLKGENCLKDISCTRL6__FCSPI_2S__MASK        0x00080000
#define CLKGENCLKDISCTRL6__FCSPI_2S__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__NDF_CARD__SHIFT       18
#define CLKGENCLKDISCTRL6__NDF_CARD__WIDTH       1
#define CLKGENCLKDISCTRL6__NDF_CARD__MASK        0x00040000
#define CLKGENCLKDISCTRL6__NDF_CARD__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__SYSPLL_PI__SHIFT       17
#define CLKGENCLKDISCTRL6__SYSPLL_PI__WIDTH       1
#define CLKGENCLKDISCTRL6__SYSPLL_PI__MASK        0x00020000
#define CLKGENCLKDISCTRL6__SYSPLL_PI__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__VIDPLL_PI__SHIFT       16
#define CLKGENCLKDISCTRL6__VIDPLL_PI__WIDTH       1
#define CLKGENCLKDISCTRL6__VIDPLL_PI__MASK        0x00010000
#define CLKGENCLKDISCTRL6__VIDPLL_PI__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__GMAC_RX__SHIFT       15
#define CLKGENCLKDISCTRL6__GMAC_RX__WIDTH       1
#define CLKGENCLKDISCTRL6__GMAC_RX__MASK        0x00008000
#define CLKGENCLKDISCTRL6__GMAC_RX__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__GMAC_RMII__SHIFT       14
#define CLKGENCLKDISCTRL6__GMAC_RMII__WIDTH       1
#define CLKGENCLKDISCTRL6__GMAC_RMII__MASK        0x00004000
#define CLKGENCLKDISCTRL6__GMAC_RMII__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__GMAC_125__SHIFT       13
#define CLKGENCLKDISCTRL6__GMAC_125__WIDTH       1
#define CLKGENCLKDISCTRL6__GMAC_125__MASK        0x00002000
#define CLKGENCLKDISCTRL6__GMAC_125__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__LPRI_QUANT__SHIFT       12
#define CLKGENCLKDISCTRL6__LPRI_QUANT__WIDTH       1
#define CLKGENCLKDISCTRL6__LPRI_QUANT__MASK        0x00001000
#define CLKGENCLKDISCTRL6__LPRI_QUANT__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__USB2D_OSC__SHIFT       10
#define CLKGENCLKDISCTRL6__USB2D_OSC__WIDTH       1
#define CLKGENCLKDISCTRL6__USB2D_OSC__MASK        0x00000400
#define CLKGENCLKDISCTRL6__USB2D_OSC__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__USB2D_PHYXCVR__SHIFT       9
#define CLKGENCLKDISCTRL6__USB2D_PHYXCVR__WIDTH       1
#define CLKGENCLKDISCTRL6__USB2D_PHYXCVR__MASK        0x00000200
#define CLKGENCLKDISCTRL6__USB2D_PHYXCVR__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__USB2H_OSC__SHIFT       8
#define CLKGENCLKDISCTRL6__USB2H_OSC__WIDTH       1
#define CLKGENCLKDISCTRL6__USB2H_OSC__MASK        0x00000100
#define CLKGENCLKDISCTRL6__USB2H_OSC__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__USB2H_1_PHY__SHIFT       7
#define CLKGENCLKDISCTRL6__USB2H_1_PHY__WIDTH       1
#define CLKGENCLKDISCTRL6__USB2H_1_PHY__MASK        0x00000080
#define CLKGENCLKDISCTRL6__USB2H_1_PHY__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__USB2H_0_PHY__SHIFT       6
#define CLKGENCLKDISCTRL6__USB2H_0_PHY__WIDTH       1
#define CLKGENCLKDISCTRL6__USB2H_0_PHY__MASK        0x00000040
#define CLKGENCLKDISCTRL6__USB2H_0_PHY__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__USB2H_PHYFREE__SHIFT       5
#define CLKGENCLKDISCTRL6__USB2H_PHYFREE__WIDTH       1
#define CLKGENCLKDISCTRL6__USB2H_PHYFREE__MASK        0x00000020
#define CLKGENCLKDISCTRL6__USB2H_PHYFREE__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__GVIF_VIDEO__SHIFT       4
#define CLKGENCLKDISCTRL6__GVIF_VIDEO__WIDTH       1
#define CLKGENCLKDISCTRL6__GVIF_VIDEO__MASK        0x00000010
#define CLKGENCLKDISCTRL6__GVIF_VIDEO__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__SDIO1_SDM__SHIFT       3
#define CLKGENCLKDISCTRL6__SDIO1_SDM__WIDTH       1
#define CLKGENCLKDISCTRL6__SDIO1_SDM__MASK        0x00000008
#define CLKGENCLKDISCTRL6__SDIO1_SDM__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__SDIO0_SDM__SHIFT       2
#define CLKGENCLKDISCTRL6__SDIO0_SDM__WIDTH       1
#define CLKGENCLKDISCTRL6__SDIO0_SDM__MASK        0x00000004
#define CLKGENCLKDISCTRL6__SDIO0_SDM__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__CIP_IMGF_VIDEO__SHIFT       1
#define CLKGENCLKDISCTRL6__CIP_IMGF_VIDEO__WIDTH       1
#define CLKGENCLKDISCTRL6__CIP_IMGF_VIDEO__MASK        0x00000002
#define CLKGENCLKDISCTRL6__CIP_IMGF_VIDEO__HW_DEFAULT  0x0
#define CLKGENCLKDISCTRL6__CIP_UI_FREERUN__SHIFT       0
#define CLKGENCLKDISCTRL6__CIP_UI_FREERUN__WIDTH       1
#define CLKGENCLKDISCTRL6__CIP_UI_FREERUN__MASK        0x00000001
#define CLKGENCLKDISCTRL6__CIP_UI_FREERUN__HW_DEFAULT  0x0

#define CLKGENCLKDISSTAT6_OFF     0x00000044
#define CLKGENCLKDISSTAT6         0xF0031044
#define CLKGENCLKDISSTAT6__DAC7__SHIFT       31
#define CLKGENCLKDISSTAT6__DAC7__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC7__MASK        0x80000000
#define CLKGENCLKDISSTAT6__DAC7__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC6__SHIFT       30
#define CLKGENCLKDISSTAT6__DAC6__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC6__MASK        0x40000000
#define CLKGENCLKDISSTAT6__DAC6__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC5__SHIFT       29
#define CLKGENCLKDISSTAT6__DAC5__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC5__MASK        0x20000000
#define CLKGENCLKDISSTAT6__DAC5__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC4__SHIFT       28
#define CLKGENCLKDISSTAT6__DAC4__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC4__MASK        0x10000000
#define CLKGENCLKDISSTAT6__DAC4__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC3__SHIFT       27
#define CLKGENCLKDISSTAT6__DAC3__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC3__MASK        0x08000000
#define CLKGENCLKDISSTAT6__DAC3__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC2__SHIFT       26
#define CLKGENCLKDISSTAT6__DAC2__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC2__MASK        0x04000000
#define CLKGENCLKDISSTAT6__DAC2__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC1__SHIFT       25
#define CLKGENCLKDISSTAT6__DAC1__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC1__MASK        0x02000000
#define CLKGENCLKDISSTAT6__DAC1__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC0__SHIFT       24
#define CLKGENCLKDISSTAT6__DAC0__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC0__MASK        0x01000000
#define CLKGENCLKDISSTAT6__DAC0__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__DAC__SHIFT       23
#define CLKGENCLKDISSTAT6__DAC__WIDTH       1
#define CLKGENCLKDISSTAT6__DAC__MASK        0x00800000
#define CLKGENCLKDISSTAT6__DAC__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__ADCDAC__SHIFT       22
#define CLKGENCLKDISSTAT6__ADCDAC__WIDTH       1
#define CLKGENCLKDISSTAT6__ADCDAC__MASK        0x00400000
#define CLKGENCLKDISSTAT6__ADCDAC__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__ADCDAC_ADC__SHIFT       21
#define CLKGENCLKDISSTAT6__ADCDAC_ADC__WIDTH       1
#define CLKGENCLKDISSTAT6__ADCDAC_ADC__MASK        0x00200000
#define CLKGENCLKDISSTAT6__ADCDAC_ADC__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__AFE_RB__SHIFT       20
#define CLKGENCLKDISSTAT6__AFE_RB__WIDTH       1
#define CLKGENCLKDISSTAT6__AFE_RB__MASK        0x00100000
#define CLKGENCLKDISSTAT6__AFE_RB__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__FCSPI_2S__SHIFT       19
#define CLKGENCLKDISSTAT6__FCSPI_2S__WIDTH       1
#define CLKGENCLKDISSTAT6__FCSPI_2S__MASK        0x00080000
#define CLKGENCLKDISSTAT6__FCSPI_2S__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__NDF_CARD__SHIFT       18
#define CLKGENCLKDISSTAT6__NDF_CARD__WIDTH       1
#define CLKGENCLKDISSTAT6__NDF_CARD__MASK        0x00040000
#define CLKGENCLKDISSTAT6__NDF_CARD__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__SYSPLL_PI__SHIFT       17
#define CLKGENCLKDISSTAT6__SYSPLL_PI__WIDTH       1
#define CLKGENCLKDISSTAT6__SYSPLL_PI__MASK        0x00020000
#define CLKGENCLKDISSTAT6__SYSPLL_PI__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__VIDPLL_PI__SHIFT       16
#define CLKGENCLKDISSTAT6__VIDPLL_PI__WIDTH       1
#define CLKGENCLKDISSTAT6__VIDPLL_PI__MASK        0x00010000
#define CLKGENCLKDISSTAT6__VIDPLL_PI__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__GMAC_RX__SHIFT       15
#define CLKGENCLKDISSTAT6__GMAC_RX__WIDTH       1
#define CLKGENCLKDISSTAT6__GMAC_RX__MASK        0x00008000
#define CLKGENCLKDISSTAT6__GMAC_RX__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__GMAC_RMII__SHIFT       14
#define CLKGENCLKDISSTAT6__GMAC_RMII__WIDTH       1
#define CLKGENCLKDISSTAT6__GMAC_RMII__MASK        0x00004000
#define CLKGENCLKDISSTAT6__GMAC_RMII__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__GMAC_125__SHIFT       13
#define CLKGENCLKDISSTAT6__GMAC_125__WIDTH       1
#define CLKGENCLKDISSTAT6__GMAC_125__MASK        0x00002000
#define CLKGENCLKDISSTAT6__GMAC_125__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__LPRI_QUANT__SHIFT       12
#define CLKGENCLKDISSTAT6__LPRI_QUANT__WIDTH       1
#define CLKGENCLKDISSTAT6__LPRI_QUANT__MASK        0x00001000
#define CLKGENCLKDISSTAT6__LPRI_QUANT__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__USB2D_OSC__SHIFT       10
#define CLKGENCLKDISSTAT6__USB2D_OSC__WIDTH       1
#define CLKGENCLKDISSTAT6__USB2D_OSC__MASK        0x00000400
#define CLKGENCLKDISSTAT6__USB2D_OSC__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__USB2D_PHYXCVR__SHIFT       9
#define CLKGENCLKDISSTAT6__USB2D_PHYXCVR__WIDTH       1
#define CLKGENCLKDISSTAT6__USB2D_PHYXCVR__MASK        0x00000200
#define CLKGENCLKDISSTAT6__USB2D_PHYXCVR__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__USB2H_OSC__SHIFT       8
#define CLKGENCLKDISSTAT6__USB2H_OSC__WIDTH       1
#define CLKGENCLKDISSTAT6__USB2H_OSC__MASK        0x00000100
#define CLKGENCLKDISSTAT6__USB2H_OSC__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__USB2H_1_PHY__SHIFT       7
#define CLKGENCLKDISSTAT6__USB2H_1_PHY__WIDTH       1
#define CLKGENCLKDISSTAT6__USB2H_1_PHY__MASK        0x00000080
#define CLKGENCLKDISSTAT6__USB2H_1_PHY__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__USB2H_0_PHY__SHIFT       6
#define CLKGENCLKDISSTAT6__USB2H_0_PHY__WIDTH       1
#define CLKGENCLKDISSTAT6__USB2H_0_PHY__MASK        0x00000040
#define CLKGENCLKDISSTAT6__USB2H_0_PHY__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__USB2H_PHYFREE__SHIFT       5
#define CLKGENCLKDISSTAT6__USB2H_PHYFREE__WIDTH       1
#define CLKGENCLKDISSTAT6__USB2H_PHYFREE__MASK        0x00000020
#define CLKGENCLKDISSTAT6__USB2H_PHYFREE__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__GVIF_VIDEO__SHIFT       4
#define CLKGENCLKDISSTAT6__GVIF_VIDEO__WIDTH       1
#define CLKGENCLKDISSTAT6__GVIF_VIDEO__MASK        0x00000010
#define CLKGENCLKDISSTAT6__GVIF_VIDEO__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__SDIO1_SDM__SHIFT       3
#define CLKGENCLKDISSTAT6__SDIO1_SDM__WIDTH       1
#define CLKGENCLKDISSTAT6__SDIO1_SDM__MASK        0x00000008
#define CLKGENCLKDISSTAT6__SDIO1_SDM__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__SDIO0_SDM__SHIFT       2
#define CLKGENCLKDISSTAT6__SDIO0_SDM__WIDTH       1
#define CLKGENCLKDISSTAT6__SDIO0_SDM__MASK        0x00000004
#define CLKGENCLKDISSTAT6__SDIO0_SDM__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__CIP_IMGF_VIDEO__SHIFT       1
#define CLKGENCLKDISSTAT6__CIP_IMGF_VIDEO__WIDTH       1
#define CLKGENCLKDISSTAT6__CIP_IMGF_VIDEO__MASK        0x00000002
#define CLKGENCLKDISSTAT6__CIP_IMGF_VIDEO__HW_DEFAULT  0x0
#define CLKGENCLKDISSTAT6__CIP_UI_FREERUN__SHIFT       0
#define CLKGENCLKDISSTAT6__CIP_UI_FREERUN__WIDTH       1
#define CLKGENCLKDISSTAT6__CIP_UI_FREERUN__MASK        0x00000001
#define CLKGENCLKDISSTAT6__CIP_UI_FREERUN__HW_DEFAULT  0x0

#define CLKGENCLKDIVCTRL_SDIO0_SDM_OFF 0x0000005C
#define CLKGENCLKDIVCTRL_SDIO0_SDM 0xF003105C
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__SHIFT       24
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__MASK        0x0F000000
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWL_START__HW_DEFAULT  0x0
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__SHIFT       16
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__MASK        0x000F0000
#define CLKGENCLKDIVCTRL_SDIO0_SDM__NEG_PWH_START__HW_DEFAULT  0x0
#define CLKGENCLKDIVCTRL_SDIO0_SDM__POS_PWL_START__SHIFT       8
#define CLKGENCLKDIVCTRL_SDIO0_SDM__POS_PWL_START__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO0_SDM__POS_PWL_START__MASK        0x00000F00
#define CLKGENCLKDIVCTRL_SDIO0_SDM__POS_PWL_START__HW_DEFAULT  0x2
#define CLKGENCLKDIVCTRL_SDIO0_SDM__DIV_VALUE__SHIFT       0
#define CLKGENCLKDIVCTRL_SDIO0_SDM__DIV_VALUE__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO0_SDM__DIV_VALUE__MASK        0x0000000F
#define CLKGENCLKDIVCTRL_SDIO0_SDM__DIV_VALUE__HW_DEFAULT  0x2

#define CLKGENCLKDIVCTRL_SDIO1_SDM_OFF 0x00000060
#define CLKGENCLKDIVCTRL_SDIO1_SDM 0xF0031060
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__SHIFT       24
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__MASK        0x0F000000
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWL_START__HW_DEFAULT  0x0
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__SHIFT       16
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__MASK        0x000F0000
#define CLKGENCLKDIVCTRL_SDIO1_SDM__NEG_PWH_START__HW_DEFAULT  0x0
#define CLKGENCLKDIVCTRL_SDIO1_SDM__POS_PWL_START__SHIFT       8
#define CLKGENCLKDIVCTRL_SDIO1_SDM__POS_PWL_START__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO1_SDM__POS_PWL_START__MASK        0x00000F00
#define CLKGENCLKDIVCTRL_SDIO1_SDM__POS_PWL_START__HW_DEFAULT  0x2
#define CLKGENCLKDIVCTRL_SDIO1_SDM__DIV_VALUE__SHIFT       0
#define CLKGENCLKDIVCTRL_SDIO1_SDM__DIV_VALUE__WIDTH       4
#define CLKGENCLKDIVCTRL_SDIO1_SDM__DIV_VALUE__MASK        0x0000000F
#define CLKGENCLKDIVCTRL_SDIO1_SDM__DIV_VALUE__HW_DEFAULT  0x2

#define CLKGENCLKSELCTRL1_OFF     0x00000008
#define CLKGENCLKSELCTRL1         0xF0031008
#define CLKGENCLKSELCTRL1__NDF_CARD__SHIFT       30
#define CLKGENCLKSELCTRL1__NDF_CARD__WIDTH       2
#define CLKGENCLKSELCTRL1__NDF_CARD__MASK        0xC0000000
#define CLKGENCLKSELCTRL1__NDF_CARD__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__MDP_DIV__SHIFT       28
#define CLKGENCLKSELCTRL1__MDP_DIV__WIDTH       2
#define CLKGENCLKSELCTRL1__MDP_DIV__MASK        0x30000000
#define CLKGENCLKSELCTRL1__MDP_DIV__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__FCSPI_2S__SHIFT       26
#define CLKGENCLKSELCTRL1__FCSPI_2S__WIDTH       2
#define CLKGENCLKSELCTRL1__FCSPI_2S__MASK        0x0C000000
#define CLKGENCLKSELCTRL1__FCSPI_2S__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__AFE_RB__SHIFT       24
#define CLKGENCLKSELCTRL1__AFE_RB__WIDTH       2
#define CLKGENCLKSELCTRL1__AFE_RB__MASK        0x03000000
#define CLKGENCLKSELCTRL1__AFE_RB__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__ADCDAC__SHIFT       22
#define CLKGENCLKSELCTRL1__ADCDAC__WIDTH       2
#define CLKGENCLKSELCTRL1__ADCDAC__MASK        0x00C00000
#define CLKGENCLKSELCTRL1__ADCDAC__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__GMAC_125_TO_PIN__SHIFT       20
#define CLKGENCLKSELCTRL1__GMAC_125_TO_PIN__WIDTH       2
#define CLKGENCLKSELCTRL1__GMAC_125_TO_PIN__MASK        0x00300000
#define CLKGENCLKSELCTRL1__GMAC_125_TO_PIN__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__GMAC_125__SHIFT       18
#define CLKGENCLKSELCTRL1__GMAC_125__WIDTH       2
#define CLKGENCLKSELCTRL1__GMAC_125__MASK        0x000C0000
#define CLKGENCLKSELCTRL1__GMAC_125__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__LPRI_QUANT__SHIFT       16
#define CLKGENCLKSELCTRL1__LPRI_QUANT__WIDTH       2
#define CLKGENCLKSELCTRL1__LPRI_QUANT__MASK        0x00030000
#define CLKGENCLKSELCTRL1__LPRI_QUANT__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__GVIF_VIDEO_TO_PIN__SHIFT       14
#define CLKGENCLKSELCTRL1__GVIF_VIDEO_TO_PIN__WIDTH       2
#define CLKGENCLKSELCTRL1__GVIF_VIDEO_TO_PIN__MASK        0x0000C000
#define CLKGENCLKSELCTRL1__GVIF_VIDEO_TO_PIN__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__DDR_AUX__SHIFT       12
#define CLKGENCLKSELCTRL1__DDR_AUX__WIDTH       2
#define CLKGENCLKSELCTRL1__DDR_AUX__MASK        0x00003000
#define CLKGENCLKSELCTRL1__DDR_AUX__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__SDIO1_SDM__SHIFT       10
#define CLKGENCLKSELCTRL1__SDIO1_SDM__WIDTH       2
#define CLKGENCLKSELCTRL1__SDIO1_SDM__MASK        0x00000C00
#define CLKGENCLKSELCTRL1__SDIO1_SDM__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__SDIO0_SDM__SHIFT       8
#define CLKGENCLKSELCTRL1__SDIO0_SDM__WIDTH       2
#define CLKGENCLKSELCTRL1__SDIO0_SDM__MASK        0x00000300
#define CLKGENCLKSELCTRL1__SDIO0_SDM__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__DSP__SHIFT       6
#define CLKGENCLKSELCTRL1__DSP__WIDTH       2
#define CLKGENCLKSELCTRL1__DSP__MASK        0x000000C0
#define CLKGENCLKSELCTRL1__DSP__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__CIP_IMGF_VIDEO__SHIFT       4
#define CLKGENCLKSELCTRL1__CIP_IMGF_VIDEO__WIDTH       2
#define CLKGENCLKSELCTRL1__CIP_IMGF_VIDEO__MASK        0x00000030
#define CLKGENCLKSELCTRL1__CIP_IMGF_VIDEO__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__CIP_UI_FREERUN__SHIFT       2
#define CLKGENCLKSELCTRL1__CIP_UI_FREERUN__WIDTH       2
#define CLKGENCLKSELCTRL1__CIP_UI_FREERUN__MASK        0x0000000C
#define CLKGENCLKSELCTRL1__CIP_UI_FREERUN__HW_DEFAULT  0x0
#define CLKGENCLKSELCTRL1__MAIN__SHIFT       0
#define CLKGENCLKSELCTRL1__MAIN__WIDTH       2
#define CLKGENCLKSELCTRL1__MAIN__MASK        0x00000003
#define CLKGENCLKSELCTRL1__MAIN__HW_DEFAULT  0x0

#define SDIO1_EXTCTL_OFF          0x000001F8
#define SDIO1_EXTCTL              0xF00331F8
#define SDIO1_EXTCTL__S1_WP__SHIFT       13
#define SDIO1_EXTCTL__S1_WP__WIDTH       1
#define SDIO1_EXTCTL__S1_WP__MASK        0x00002000
#define SDIO1_EXTCTL__S1_WP__HW_DEFAULT  0x1
#define SDIO1_EXTCTL__S1_WP_OVL__SHIFT       12
#define SDIO1_EXTCTL__S1_WP_OVL__WIDTH       1
#define SDIO1_EXTCTL__S1_WP_OVL__MASK        0x00001000
#define SDIO1_EXTCTL__S1_WP_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CD__SHIFT       11
#define SDIO1_EXTCTL__S1_CD__WIDTH       1
#define SDIO1_EXTCTL__S1_CD__MASK        0x00000800
#define SDIO1_EXTCTL__S1_CD__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CD_OVL__SHIFT       10
#define SDIO1_EXTCTL__S1_CD_OVL__WIDTH       1
#define SDIO1_EXTCTL__S1_CD_OVL__MASK        0x00000400
#define SDIO1_EXTCTL__S1_CD_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CLE__SHIFT       9
#define SDIO1_EXTCTL__S1_CLE__WIDTH       1
#define SDIO1_EXTCTL__S1_CLE__MASK        0x00000200
#define SDIO1_EXTCTL__S1_CLE__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S1_CLE_OVL__SHIFT       8
#define SDIO1_EXTCTL__S1_CLE_OVL__WIDTH       1
#define SDIO1_EXTCTL__S1_CLE_OVL__MASK        0x00000100
#define SDIO1_EXTCTL__S1_CLE_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_WP__SHIFT       5
#define SDIO1_EXTCTL__S0_WP__WIDTH       1
#define SDIO1_EXTCTL__S0_WP__MASK        0x00000020
#define SDIO1_EXTCTL__S0_WP__HW_DEFAULT  0x1
#define SDIO1_EXTCTL__S0_WP_OVL__SHIFT       4
#define SDIO1_EXTCTL__S0_WP_OVL__WIDTH       1
#define SDIO1_EXTCTL__S0_WP_OVL__MASK        0x00000010
#define SDIO1_EXTCTL__S0_WP_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CD__SHIFT       3
#define SDIO1_EXTCTL__S0_CD__WIDTH       1
#define SDIO1_EXTCTL__S0_CD__MASK        0x00000008
#define SDIO1_EXTCTL__S0_CD__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CD_OVL__SHIFT       2
#define SDIO1_EXTCTL__S0_CD_OVL__WIDTH       1
#define SDIO1_EXTCTL__S0_CD_OVL__MASK        0x00000004
#define SDIO1_EXTCTL__S0_CD_OVL__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CLE__SHIFT       1
#define SDIO1_EXTCTL__S0_CLE__WIDTH       1
#define SDIO1_EXTCTL__S0_CLE__MASK        0x00000002
#define SDIO1_EXTCTL__S0_CLE__HW_DEFAULT  0x0
#define SDIO1_EXTCTL__S0_CLE_OVL__SHIFT       0
#define SDIO1_EXTCTL__S0_CLE_OVL__WIDTH       1
#define SDIO1_EXTCTL__S0_CLE_OVL__MASK        0x00000001
#define SDIO1_EXTCTL__S0_CLE_OVL__HW_DEFAULT  0x0

#endif /* _DRIVERS_MMC_SDHCI_QUATRO53_H */
