C:\lscc\diamond\3.11_x64\synpbase\bin64\c_vhdl.exe  -osyn  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\synwork\rotLR00_rotLR0_hdl_.srs  -top  toprotLR00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\div00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\osc00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\packagediv00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\topdiv00VHDL\topdiv00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\packagerotLR00.vhdl -lib work C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\toprotLR00.vhdl  -log  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\syntax.log  -fileorder  C:\lscc\diamond\3.11_x64\bin\nt64\Arqui\Practicas\rotLR00\rotLR0\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:..\..\..\..\..\..\..\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\rotLR00_rotLR0_hdl_.srs -top toprotLR00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work ..\..\..\..\..\..\..\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\..\..\topdiv00VHDL\div00.vhdl -lib work ..\..\..\topdiv00VHDL\osc00.vhdl -lib work ..\..\..\topdiv00VHDL\packagediv00.vhdl -lib work ..\..\..\topdiv00VHDL\topdiv00.vhdl -lib work ..\..\rotLR00.vhdl -lib work ..\..\packagerotLR00.vhdl -lib work ..\..\toprotLR00.vhdl -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:2
file:..\synwork\rotLR00_rotLR0_hdl_.srs|io:o|time:0|size:-1|exec:0|csum:
file:..\..\..\..\..\..\..\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1542267132|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\..\..\topdiv00VHDL\div00.vhdl|io:i|time:1550628102|size:2163|exec:0|csum:F70038567354D0FAE97277B940531724
file:..\..\..\topdiv00VHDL\osc00.vhdl|io:i|time:1550624688|size:538|exec:0|csum:5B7FA8B6DD3F1656840CD6D8A14FC5D1
file:..\..\..\topdiv00VHDL\packagediv00.vhdl|io:i|time:1550628440|size:348|exec:0|csum:EBC7EC852299A44E594144A731DF9272
file:..\..\..\topdiv00VHDL\topdiv00.vhdl|io:i|time:1552366273|size:443|exec:0|csum:36DE36EB49565587E7D35B084E25CFCA
file:..\..\rotLR00.vhdl|io:i|time:1582736025|size:677|exec:0|csum:02221A8DD5A2DBA0259D0D89879281D9
file:..\..\packagerotLR00.vhdl|io:i|time:1582735580|size:425|exec:0|csum:28C4739A7C78B6B5E7741E47D194A18C
file:..\..\toprotLR00.vhdl|io:i|time:1582735948|size:573|exec:0|csum:B281C94A84E51351829A806C0295294A
file:..\syntax.log|io:o|time:1582736083|size:1087|exec:0|csum:
file:..\..\..\..\..\..\..\synpbase\bin64\c_vhdl.exe|io:i|time:1554132068|size:5997056|exec:1|csum:DAAAD176B5AB08B7BBDB4E321AED1C72
