Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 21:16:57 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (82)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (33)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (82)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: com_sprite_b/imageBROM/BRAM_reg_1/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: gameplay_module/wall_direction_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (33)
-------------------------------------------------
 There are 33 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.172     -890.218                   1005                19953        0.028        0.000                      0                19953        0.538        0.000                       0                  5177  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
gclk                      {0.000 4.000}        10.000          100.000         
  clk_out_audio_clk_wiz   {0.000 5.087}        10.173          98.298          
  clk_pixel_clk_wiz_0     {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0      {0.000 1.347}        2.694           371.250         
  clkfbout_audio_clk_wiz  {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                        2.000        0.000                       0                     3  
  clk_out_audio_clk_wiz         0.428        0.000                      0                  910        0.137        0.000                      0                  910        4.587        0.000                       0                   174  
  clk_pixel_clk_wiz_0          -3.375     -351.249                    897                19042        0.028        0.000                      0                19042        5.484        0.000                       0                  4986  
  clk_tmds_clk_wiz_0                                                                                                                                                        0.538        0.000                       0                     8  
  clkfbout_audio_clk_wiz                                                                                                                                                   47.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pixel_clk_wiz_0    clk_out_audio_clk_wiz       -5.172     -538.969                    108                  108        0.092        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    mbf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_audio_clk_wiz
  To Clock:  clk_out_audio_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 my_playback/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_playback/bram_ball_bounce/BRAM_reg_1_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 0.419ns (4.659%)  route 8.574ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 15.151 - 10.173 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, routed)           1.574     5.082    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.745 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.412    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.508 r  macw/clkout1_buf/O
                         net (fo=172, routed)         1.554     5.062    my_playback/clk_m
    SLICE_X37Y18         FDRE                                         r  my_playback/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.419     5.481 r  my_playback/counter_reg[4]/Q
                         net (fo=26, routed)          8.574    14.055    my_playback/bram_ball_bounce/ADDRARDADDR[4]
    RAMB36_X1Y28         RAMB36E1                                     r  my_playback/bram_ball_bounce/BRAM_reg_1_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.411    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.502 r  mbf/O
                         net (fo=2, routed)           1.455    14.958    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.824 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    13.411    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.502 r  macw/clkout1_buf/O
                         net (fo=172, routed)         1.648    15.151    my_playback/bram_ball_bounce/clk_m
    RAMB36_X1Y28         RAMB36E1                                     r  my_playback/bram_ball_bounce/BRAM_reg_1_2/CLKARDCLK
                         clock pessimism              0.179    15.329    
                         clock uncertainty           -0.107    15.222    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.739    14.483    my_playback/bram_ball_bounce/BRAM_reg_1_2
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -14.055    
  -------------------------------------------------------------------
                         slack                                  0.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_playback/audio_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            my_pdm/ff_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.268ns (53.401%)  route 0.234ns (46.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mbf/O
                         net (fo=2, routed)           0.549     1.417    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.354 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.843    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.869 r  macw/clkout1_buf/O
                         net (fo=172, routed)         0.558     1.426    my_playback/clk_m
    SLICE_X37Y16         FDRE                                         r  my_playback/audio_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  my_playback/audio_out_reg[5]/Q
                         net (fo=3, routed)           0.234     1.801    my_playback/audio_out[5]
    SLICE_X35Y17         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.928 r  my_playback/ff_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    my_pdm/D[3]
    SLICE_X35Y17         FDRE                                         r  my_pdm/ff_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mbf/O
                         net (fo=2, routed)           0.816     1.929    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  macw/clkout1_buf/O
                         net (fo=172, routed)         0.823     1.936    my_pdm/clk_m
    SLICE_X35Y17         FDRE                                         r  my_pdm/ff_out_reg[3]/C
                         clock pessimism             -0.250     1.686    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.105     1.791    my_pdm/ff_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_audio_clk_wiz
Waveform(ns):       { 0.000 5.087 }
Period(ns):         10.173
Sources:            { macw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.173      7.281      RAMB36_X2Y4      my_playback/bram_ball_bounce/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.173      203.187    MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X36Y25     audio_sample_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.087       4.587      SLICE_X36Y25     audio_sample_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :          897  Failing Endpoints,  Worst Slack       -3.375ns,  Total Violation     -351.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.484ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.375ns  (required time - arrival time)
  Source:                 com_sprite_m/m1x/pdt_int_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/imageBRO/ram_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.684ns  (logic 8.226ns (49.306%)  route 8.458ns (50.694%))
  Logic Levels:           23  (CARRY4=12 LUT2=3 LUT3=1 LUT4=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 18.287 - 13.468 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mbf/O
                         net (fo=2, routed)           1.575     5.083    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.750 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.412    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, routed)        1.623     5.131    com_sprite_m/m1x/clk_pixel
    SLICE_X6Y56          FDRE                                         r  com_sprite_m/m1x/pdt_int_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.478     5.609 r  com_sprite_m/m1x/pdt_int_reg[5][5]/Q
                         net (fo=7, routed)           0.622     6.231    com_sprite_m/m1x/pdt_int_reg_n_0_[5][5]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.301     6.532 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_580/O
                         net (fo=1, routed)           0.000     6.532    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_580_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.082 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_444/CO[3]
                         net (fo=1, routed)           0.000     7.082    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_444_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_452/CO[3]
                         net (fo=1, routed)           0.000     7.196    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_452_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.418 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_374/O[0]
                         net (fo=2, routed)           0.474     7.892    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_374_n_7
    SLICE_X2Y59          LUT3 (Prop_lut3_I1_O)        0.299     8.191 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_298/O
                         net (fo=2, routed)           0.755     8.946    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_298_n_0
    SLICE_X0Y61          LUT4 (Prop_lut4_I3_O)        0.124     9.070 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_302/O
                         net (fo=1, routed)           0.000     9.070    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_302_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.620 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_166/CO[3]
                         net (fo=1, routed)           0.000     9.620    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_166_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.842 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_115/O[0]
                         net (fo=2, routed)           0.637    10.479    com_sprite_m/m1x/pos_x_3201_in[16]
    SLICE_X1Y62          LUT2 (Prop_lut2_I0_O)        0.299    10.778 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_119/O
                         net (fo=1, routed)           0.000    10.778    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_119_n_0
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.310 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_50/CO[3]
                         net (fo=1, routed)           0.000    11.310    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_50_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.644 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_89/O[1]
                         net (fo=2, routed)           0.796    12.440    com_sprite_m/m1x/pos_x_32[21]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    13.141 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.141    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_48_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.475 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_47/O[1]
                         net (fo=1, routed)           0.575    14.050    com_sprite_m/m1x/p_0_in[12]
    SLICE_X7Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    14.751 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.751    com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_16_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.973 r  com_sprite_m/m1x/BRAM_reg_0_255_0_0_i_58/O[0]
                         net (fo=1, routed)           0.762    15.735    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_9_0[1]
    SLICE_X5Y70          LUT2 (Prop_lut2_I1_O)        0.299    16.034 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_21/O
                         net (fo=1, routed)           0.000    16.034    com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_21_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.614 r  com_sprite_m/m1y/BRAM_reg_0_255_0_0_i_9/O[2]
                         net (fo=4, routed)           0.808    17.421    com_sprite_m/m1y/image_addr0[7]
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.302    17.723 r  com_sprite_m/m1y/BRAM_reg_0_255_1_1_i_1/O
                         net (fo=160, routed)         0.821    18.544    com_sprite_m/imageBRO/BRAM_reg_6912_7167_1_1/A7
    SLICE_X10Y81         MUXF8 (Prop_muxf8_S_O)       0.283    18.827 r  com_sprite_m/imageBRO/BRAM_reg_6912_7167_1_1/F8/O
                         net (fo=1, routed)           0.407    19.234    com_sprite_m/imageBRO/BRAM_reg_6912_7167_1_1_n_0
    SLICE_X11Y81         LUT6 (Prop_lut6_I0_O)        0.319    19.553 r  com_sprite_m/imageBRO/ram_data[1]_i_21/O
                         net (fo=1, routed)           1.144    20.698    com_sprite_m/imageBRO/ram_data[1]_i_21_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I3_O)        0.124    20.822 r  com_sprite_m/imageBRO/ram_data[1]_i_6/O
                         net (fo=1, routed)           0.657    21.478    com_sprite_m/imageBRO/ram_data[1]_i_6_n_0
    SLICE_X7Y75          LUT6 (Prop_lut6_I0_O)        0.124    21.602 r  com_sprite_m/imageBRO/ram_data[1]_i_3/O
                         net (fo=1, routed)           0.000    21.602    com_sprite_m/m1y/ram_data_reg[1]
    SLICE_X7Y75          MUXF7 (Prop_muxf7_I0_O)      0.212    21.814 r  com_sprite_m/m1y/ram_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    21.814    com_sprite_m/imageBRO/D[1]
    SLICE_X7Y75          FDRE                                         r  com_sprite_m/imageBRO/ram_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    16.706    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    16.797 r  mbf/O
                         net (fo=2, routed)           1.457    18.255    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    15.125 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.706    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.797 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, routed)        1.490    18.287    com_sprite_m/imageBRO/clk_pixel
    SLICE_X7Y75          FDRE                                         r  com_sprite_m/imageBRO/ram_data_reg[1]/C
                         clock pessimism              0.257    18.544    
                         clock uncertainty           -0.168    18.376    
    SLICE_X7Y75          FDRE (Setup_fdre_C_D)        0.064    18.440    com_sprite_m/imageBRO/ram_data_reg[1]
  -------------------------------------------------------------------
                         required time                         18.440    
                         arrival time                         -21.814    
  -------------------------------------------------------------------
                         slack                                 -3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 com_sprite_m/tfarl_x_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            com_sprite_m/tfarl_x_reg[32][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.258%)  route 0.243ns (59.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mbf/O
                         net (fo=2, routed)           0.549     1.417    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.357 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.843    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, routed)        0.562     1.430    com_sprite_m/clk_pixel
    SLICE_X42Y41         FDRE                                         r  com_sprite_m/tfarl_x_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  com_sprite_m/tfarl_x_reg[0][5]/Q
                         net (fo=1, routed)           0.243     1.838    com_sprite_m/tfarl_x_reg_n_0_[0][5]
    SLICE_X34Y46         SRLC32E                                      r  com_sprite_m/tfarl_x_reg[32][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mbf/O
                         net (fo=2, routed)           0.817     1.930    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.555 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.085    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, routed)        0.831     1.944    com_sprite_m/clk_pixel
    SLICE_X34Y46         SRLC32E                                      r  com_sprite_m/tfarl_x_reg[32][5]_srl32/CLK
                         clock pessimism             -0.250     1.694    
    SLICE_X34Y46         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.809    com_sprite_m/tfarl_x_reg[32][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         13.468      10.576     RAMB36_X1Y10     gameplay_module/bram_ball/BRAM_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X14Y2      com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.734       5.484      SLICE_X14Y2      com_sprite_b/angle_lookup/cos_lookup/BRAM_reg_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_audio_clk_wiz
  To Clock:  clkfbout_audio_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_audio_clk_wiz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { macw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    macw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  macw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_out_audio_clk_wiz

Setup :          108  Failing Endpoints,  Worst Slack       -5.172ns,  Total Violation     -538.969ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.172ns  (required time - arrival time)
  Source:                 gameplay_module/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/counter_reg[12]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.024ns  (clk_out_audio_clk_wiz rise@3326.623ns - clk_pixel_clk_wiz_0 rise@3326.599ns)
  Data Path Delay:        3.938ns  (logic 0.704ns (17.876%)  route 3.234ns (82.124%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 3331.387 - 3326.623 ) 
    Source Clock Delay      (SCD):    5.064ns = ( 3331.663 - 3326.599 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   3326.599  3326.599 r  
    N15                                               0.000  3326.599 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.599    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3328.040 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972  3330.011    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mbf/O
                         net (fo=2, routed)           1.575  3331.682    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333  3328.350 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661  3330.011    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, routed)        1.556  3331.663    gameplay_module/clk_pixel
    SLICE_X37Y17         FDRE                                         r  gameplay_module/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.456  3332.119 r  gameplay_module/state_reg[2]/Q
                         net (fo=85, routed)          1.244  3333.364    gameplay_module/state_out[2]
    SLICE_X39Y18         LUT5 (Prop_lut5_I2_O)        0.124  3333.488 f  gameplay_module/counter[15]_i_4/O
                         net (fo=3, routed)           0.604  3334.092    gameplay_module/playing_back_hole_reg
    SLICE_X39Y18         LUT6 (Prop_lut6_I0_O)        0.124  3334.216 r  gameplay_module/counter[15]_i_1/O
                         net (fo=97, routed)          1.386  3335.602    my_playback/p_0_in
    SLICE_X39Y19         FDRE                                         r  my_playback/counter_reg[12]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                   3326.623  3326.623 r  
    N15                                               0.000  3326.623 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.623    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3327.993 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868  3329.861    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  3329.952 r  mbf/O
                         net (fo=2, routed)           1.455  3331.408    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133  3328.274 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587  3329.861    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3329.952 r  macw/clkout1_buf/O
                         net (fo=172, routed)         1.434  3331.387    my_playback/clk_m
    SLICE_X39Y19         FDRE                                         r  my_playback/counter_reg[12]_rep/C
                         clock pessimism              0.179  3331.565    
                         clock uncertainty           -0.707  3330.858    
    SLICE_X39Y19         FDRE (Setup_fdre_C_R)       -0.429  3330.429    my_playback/counter_reg[12]_rep
  -------------------------------------------------------------------
                         required time                       3330.429    
                         arrival time                       -3335.602    
  -------------------------------------------------------------------
                         slack                                 -5.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gameplay_module/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/playing_back_hole_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_audio_clk_wiz rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.231ns (19.930%)  route 0.928ns (80.070%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mbf/O
                         net (fo=2, routed)           0.549     1.417    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.357 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.843    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  mhdmicw/clkout1_buf/O
                         net (fo=4985, routed)        0.555     1.423    gameplay_module/clk_pixel
    SLICE_X36Y19         FDRE                                         r  gameplay_module/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.141     1.564 f  gameplay_module/state_reg[0]/Q
                         net (fo=42, routed)          0.424     1.988    gameplay_module/state_out[0]
    SLICE_X39Y18         LUT5 (Prop_lut5_I4_O)        0.045     2.033 f  gameplay_module/counter[15]_i_4/O
                         net (fo=3, routed)           0.504     2.537    my_playback/playing_back_hole_reg_1
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.582 r  my_playback/playing_back_hole_i_1/O
                         net (fo=1, routed)           0.000     2.582    my_playback/playing_back_hole_i_1_n_0
    SLICE_X44Y19         FDRE                                         r  my_playback/playing_back_hole_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.114 r  mbf/O
                         net (fo=2, routed)           0.816     1.929    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.551 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.085    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.114 r  macw/clkout1_buf/O
                         net (fo=172, routed)         0.824     1.937    my_playback/clk_m
    SLICE_X44Y19         FDRE                                         r  my_playback/playing_back_hole_reg/C
                         clock pessimism             -0.245     1.692    
                         clock uncertainty            0.707     2.399    
    SLICE_X44Y19         FDRE (Hold_fdre_C_D)         0.091     2.490    my_playback/playing_back_hole_reg
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.092    





