Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Nov  4 01:03:47 2018
| Host         : marco-HP-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   550 |
| Unused register locations in slices containing registers |   968 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             434 |          169 |
| No           | No                    | Yes                    |              72 |           25 |
| No           | Yes                   | No                     |             818 |          265 |
| Yes          | No                    | No                     |           21073 |         6908 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            4215 |          935 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                                                   |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U10/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U8/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U6/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U9/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                             |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/FLOW_SIG_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]       |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]               |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot_0                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                       |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                           | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/p_1_in                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i_reg_0                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i__0                                                                                                                                | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/in1                                                                                                                                                 |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]            |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Simulate_HW_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[4][0]                 |                                                                                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Simulate_HW_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_dup_reg                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/p_1_in                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U21/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U18/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U15/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U14/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U33/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_11_out                                                                                                                                                                                | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                                             |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U35/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U36/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[22]_i_1_n_0                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q[29]_i_1_n_3                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U24/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U23/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U22/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                       |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U6/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U33/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U8/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U10/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U9/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         |                                                                                                                                                                                                                                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[7]                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U36/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[0][0]                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U35/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23][0]                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_3                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fptrueOg_U25/Simulate_HW_ap_fptrunc_3_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7][0]                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[23]_0[0]                                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1_n_3                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fpextfYi_U27/Simulate_HW_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/p_19_out                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fpextfYi_U26/Simulate_HW_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/p_19_out                                                                                                                 |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re__0                                                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dmul_ibs_U39/Simulate_HW_ap_dmul_15_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dmul_ibs_U40/Simulate_HW_ap_dmul_15_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[10][0]     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_NS_fsm5                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                           |                                                                                                                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U6/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U9/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                         |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[0][0]                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[22]_i_1_n_0                                                                                                                                             |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U10/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                        |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                     |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U8/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                         |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_3                        |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[40]                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                           |                                                                                                                                                                                                                                                                                 |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U22/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U22/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U15/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U15/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U21/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U21/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U36/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U35/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U14/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U14/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U8/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fpextfYi_U27/Simulate_HW_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/p_2_out                                                                                                                  |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fptrueOg_U25/Simulate_HW_ap_fptrunc_3_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/SR[0]                                                                                                  |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fpextfYi_U26/Simulate_HW_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/p_2_out                                                                                                                  |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U4/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U9/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U6/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                            |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                               |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U10/Simulate_HW_ap_fsub_8_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                               |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U18/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U24/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U24/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |               10 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U23/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U23/Simulate_HW_ap_fmul_5_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                             |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U33/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/range_overflow_detect/C_CHAIN/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_DEL/i_pipe/opt_has_pipe.first_q_reg[0] |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                              | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                4 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[22]_i_1_n_0                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                             |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]       |                                                                                                                                                                                                                                                                                 |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                                |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Simulate_HW_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                            | design_1_i/Simulate_HW_0/inst/Simulate_HW_AXILiteS_s_axi_U/rdata[31]_i_1_n_3                                                                                                                                                                                                    |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                4 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state11                                                                                                                                                                                                       | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/blockNumber0                                                                                                                                                                                                                |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                                                                 |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_reg_n_3_[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_13050                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_13150                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_13100                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11750                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11700                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11640                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12070                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/p_26_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/p_20_in                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state138                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11180                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5120                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state117                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/V_7_5_reg_2596_reg[31][0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11300                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state122                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state130                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state91                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state146                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state154                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state162                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11380                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11530                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state214                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state82                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11580                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state88                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel37                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10720                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel26                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel3                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_50                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_60                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_70                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel47                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel46                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel40                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel4                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel27                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/p_207_in                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_3[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_2[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_1[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_0[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9940                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9860                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9770                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9680                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel9                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10090                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10010                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10160                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10420                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10340                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10260                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/output_V_data_1_load_B                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/output_V_data_1_load_A                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_40                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9610                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               24 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel6                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel53                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_10                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_20                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_00                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/nextSavedData_30                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10500                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10570                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10640                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6560                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7610                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7510                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7420                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7340                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7270                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11040                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7020                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6920                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6820                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6700                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7700                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6470                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6350                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5980                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5890                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5790                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5710                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5600                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5500                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5390                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8780                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9530                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9460                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9370                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9300                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9220                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9140                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_9040                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8960                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8880                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5250                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10800                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10880                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8330                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8280                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8190                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8100                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8020                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7940                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_10960                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel22                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel23                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1_n_3                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U33/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel42                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel43                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/input_V_data_0_sel54                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel50                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel16                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Simulate_HW_AXILiteS_s_axi_U/int_size[31]_i_1_n_3                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_4[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel21                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel20                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/tmp_data_56_reg_2513_reg[31][0]                                                                                                                           |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_6[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel2                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U35/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel39                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel10                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel11                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel34                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel12                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               23 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U36/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U2/V_7_3_reg_2362_reg[0][0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel13                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel14                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel36                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel15                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/tmp_data_34_reg_2219_reg[0][0]                                                                                                                            |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/tmp_data_39_reg_2268_reg[31][0]                                                                                                                           |                                                                                                                                                                                                                                                                                 |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12350                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_7[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/V_7_4_reg_2484_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12750                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12690                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12610                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12540                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12480                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12400                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/input_V_data_0_sel35                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12290                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12220                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12130                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                  |                                                                                                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/vertical0                                                                                                                                                                                                               | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/blockNumber1                                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                      |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/tmp_data_29_reg_2161_reg[31][0]                                                                                                                             |                                                                                                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/savedData_5[31]_i_1_n_3                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[33]_i_1_n_3                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel17                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel18                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_5000                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U14/Simulate_HW_ap_fmul_5_max_dsp_32_u/input_V_data_0_sel49                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               21 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/tmp_data_40_reg_2274_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/tmp_data_30_reg_2166_reg[0][0]                                                                                                                              |                                                                                                                                                                                                                                                                                 |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[0][0]                                                                                                                                                      | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/input_V_data_0_sel38                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/input_V_data_0_sel45                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/reg_11120                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12990                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12930                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               20 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12870                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_12800                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel7262_out                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                                             |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                    | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]         | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U36/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U35/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                                       | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U34/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U33/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/SR[0]                                                                                 |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rready[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_calc_error_reg0                                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                     |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                         |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |               13 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |                9 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               14 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                      |                6 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                            |               11 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_NS_fsm5                                                                                                                                                                                                              | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               13 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               10 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                7 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                              |                6 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr_reg[22]                                                                                     |               11 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                        |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                             |                                                                                                                                                                                                                                                                                 |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                                                                 |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dmul_ibs_U40/Simulate_HW_ap_dmul_15_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                            |               12 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dmul_ibs_U39/Simulate_HW_ap_dmul_15_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                                            |                8 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                                                         |                7 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_A/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/opt_has_pipe.first_q_reg[6]                                  |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1_n_0                                                                                                     | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                                                          |                8 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[63]_i_1__0_n_0                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                                                      |               11 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               15 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |               13 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               13 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel19                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               32 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state89                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               31 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                           | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                    |               13 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel44                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               42 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_enable_reg_pp0_iter10                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               58 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/tmp_12_reg_28630                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7780                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8600                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               21 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_8420                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               31 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11240                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               14 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state170                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               20 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_7110                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               24 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_6100                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               19 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/tmp_10_reg_28480                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                              |               25 |             71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state94                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               25 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/reg_11880                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               29 |             93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state79                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               46 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel28                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               65 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/tmp_11_reg_28580                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               27 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel32                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               74 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state81                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |               59 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U21/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               33 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U20/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               48 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               50 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U12/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               60 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U13/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               61 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U24/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               22 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U23/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               27 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U14/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               53 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U15/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               58 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U16/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               55 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U22/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               35 |            136 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/input_V_data_0_sel41                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               75 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U19/Simulate_HW_ap_fmul_5_max_dsp_32_u/V_6_4_reg_2477_reg[31][0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               70 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/V_6_2_reg_2206_reg[0][0]                                                                                                                                  |                                                                                                                                                                                                                                                                                 |               73 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U21/Simulate_HW_ap_fmul_5_max_dsp_32_u/V_2_4_reg_2404_reg[0][0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               92 |            192 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_CS_fsm_state169                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               62 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/input_V_data_0_sel52                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               86 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fmul_dEe_U17/Simulate_HW_ap_fmul_5_max_dsp_32_u/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |              114 |            272 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U5/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               93 |            280 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/ap_rst_n_inv                                                                                                                                                                                                                |               96 |            292 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/V_1_5_reg_2294_reg[0][0]                                                                                                                                   |                                                                                                                                                                                                                                                                                 |              140 |            384 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                 |              170 |            435 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U1/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              176 |            560 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U3/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              194 |            560 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_faddfbkb_U7/Simulate_HW_ap_faddfsub_8_full_dsp_32_u/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |              176 |            560 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U28/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              146 |            608 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U29/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              199 |            608 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U30/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              171 |            608 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U31/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              148 |            608 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fsub_cud_U11/Simulate_HW_ap_fsub_8_full_dsp_32_u/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |              221 |           1020 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_dadd_hbi_U38/Simulate_HW_ap_dadd_14_full_dsp_64_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              400 |           1750 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U32/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              483 |           1824 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Simulate_HW_0/inst/Loop_ROW_LOOP_proc_U0/Simulate_HW_fexp_g8j_U37/Simulate_HW_ap_fexp_29_full_dsp_32_u/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |              438 |           1824 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    23 |
| 2      |                     7 |
| 3      |                     7 |
| 4      |                    19 |
| 5      |                    11 |
| 6      |                     7 |
| 7      |                    28 |
| 8      |                    36 |
| 9      |                     6 |
| 10     |                    12 |
| 11     |                     4 |
| 12     |                     4 |
| 13     |                     6 |
| 14     |                     4 |
| 15     |                    12 |
| 16+    |                   364 |
+--------+-----------------------+


