#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560ab94ecb10 .scope module, "fifo_async1" "fifo_async1" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rd_clk_in";
    .port_info 1 /INPUT 1 "wr_clk_in";
    .port_info 2 /INPUT 8 "d_in";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 8 "d_out";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
v0x560ab9578660_0 .net "bn_rd_ptr", 8 0, v0x560ab9577140_0;  1 drivers
v0x560ab9578750_0 .var "bn_rd_ptr_1", 8 0;
v0x560ab9578820_0 .net "bn_rd_ptr_s2", 8 0, v0x560ab9577e70_0;  1 drivers
v0x560ab9578920_0 .net "bn_wr_ptr", 8 0, v0x560ab9550cc0_0;  1 drivers
v0x560ab95789f0_0 .var "bn_wr_ptr_1", 8 0;
v0x560ab9578ae0_0 .net "bn_wr_ptr_s2", 8 0, v0x560ab9578510_0;  1 drivers
o0x7fc51492b5b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x560ab9578bb0_0 .net "d_in", 7 0, o0x7fc51492b5b8;  0 drivers
v0x560ab9578c50_0 .var "d_out", 7 0;
v0x560ab9578d30_0 .var "empty", 0 0;
v0x560ab9578df0_0 .var "full", 0 0;
v0x560ab9578eb0_0 .var "gr_rd_ptr", 8 0;
v0x560ab9578fa0_0 .net "gr_rd_ptr_1", 8 0, v0x560ab95777b0_0;  1 drivers
v0x560ab9579070_0 .var "gr_rd_ptr_s1", 8 0;
v0x560ab9579130_0 .var "gr_rd_ptr_s2", 8 0;
v0x560ab9579220_0 .var "gr_wr_ptr", 8 0;
v0x560ab95792f0_0 .net "gr_wr_ptr_1", 8 0, v0x560ab95404e0_0;  1 drivers
v0x560ab95793c0_0 .var "gr_wr_ptr_s1", 8 0;
v0x560ab9579480_0 .var "gr_wr_ptr_s2", 8 0;
v0x560ab9579570 .array "mem", 0 255, 7 0;
o0x7fc51492b6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ab9579610_0 .net "rd", 0 0, o0x7fc51492b6d8;  0 drivers
v0x560ab95796d0_0 .var "rd_clk", 0 0;
o0x7fc51492b738 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ab9579790_0 .net "rd_clk_in", 0 0, o0x7fc51492b738;  0 drivers
o0x7fc51492b768 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ab9579850_0 .net "rst", 0 0, o0x7fc51492b768;  0 drivers
o0x7fc51492b798 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ab9579910_0 .net "wr", 0 0, o0x7fc51492b798;  0 drivers
v0x560ab95799d0_0 .var "wr_clk", 0 0;
o0x7fc51492b7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560ab9579a90_0 .net "wr_clk_in", 0 0, o0x7fc51492b7f8;  0 drivers
E_0x560ab955a750 .event edge, v0x560ab9578510_0, v0x560ab9577140_0;
E_0x560ab955ba90 .event edge, v0x560ab9577e70_0, v0x560ab9550cc0_0;
E_0x560ab955b620 .event posedge, v0x560ab9579790_0;
E_0x560ab955bad0 .event posedge, v0x560ab9579a90_0;
E_0x560ab955bc20/0 .event negedge, v0x560ab9579850_0;
E_0x560ab955bc20/1 .event posedge, v0x560ab9579790_0;
E_0x560ab955bc20 .event/or E_0x560ab955bc20/0, E_0x560ab955bc20/1;
E_0x560ab955be10 .event edge, v0x560ab9577140_0;
E_0x560ab952da50/0 .event negedge, v0x560ab9579850_0;
E_0x560ab952da50/1 .event posedge, v0x560ab9579a90_0;
E_0x560ab952da50 .event/or E_0x560ab952da50/0, E_0x560ab952da50/1;
E_0x560ab952f3f0 .event edge, v0x560ab9550cc0_0;
E_0x560ab9526350 .event edge, v0x560ab9579a90_0;
E_0x560ab94e29d0 .event edge, v0x560ab9579790_0;
S_0x560ab9518420 .scope module, "f1" "g2b" 2 78, 3 9 0, S_0x560ab94ecb10;
 .timescale -1 -6;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
P_0x560ab94eb5b0 .param/l "N" 0 3 16, +C4<00000000000000000000000000001001>;
v0x560ab954fc50_0 .var/i "i", 31 0;
v0x560ab9550c20_0 .net "in", 8 0, v0x560ab9579220_0;  1 drivers
v0x560ab9550cc0_0 .var "out", 8 0;
E_0x560ab94e35d0 .event edge, v0x560ab9550c20_0, v0x560ab9550cc0_0;
S_0x560ab9576900 .scope module, "f2" "b2g" 2 87, 4 9 0, S_0x560ab94ecb10;
 .timescale -1 -6;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
P_0x560ab9576ae0 .param/l "N" 0 4 16, +C4<00000000000000000000000000001001>;
v0x560ab953dcd0_0 .var/i "i", 31 0;
v0x560ab953f710_0 .net "in", 8 0, v0x560ab95789f0_0;  1 drivers
v0x560ab95404e0_0 .var "out", 8 0;
E_0x560ab95358d0 .event edge, v0x560ab953f710_0;
S_0x560ab9576ce0 .scope module, "f3" "g2b" 2 115, 3 9 0, S_0x560ab94ecb10;
 .timescale -1 -6;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
P_0x560ab9576ec0 .param/l "N" 0 3 16, +C4<00000000000000000000000000001001>;
v0x560ab9540bd0_0 .var/i "i", 31 0;
v0x560ab9577060_0 .net "in", 8 0, v0x560ab9578eb0_0;  1 drivers
v0x560ab9577140_0 .var "out", 8 0;
E_0x560ab9576fa0 .event edge, v0x560ab9577060_0, v0x560ab9577140_0;
S_0x560ab9577260 .scope module, "f4" "b2g" 2 124, 4 9 0, S_0x560ab94ecb10;
 .timescale -1 -6;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
P_0x560ab9577440 .param/l "N" 0 4 16, +C4<00000000000000000000000000001001>;
v0x560ab95775d0_0 .var/i "i", 31 0;
v0x560ab95776d0_0 .net "in", 8 0, v0x560ab9578750_0;  1 drivers
v0x560ab95777b0_0 .var "out", 8 0;
E_0x560ab9577550 .event edge, v0x560ab95776d0_0;
S_0x560ab9577900 .scope module, "f5" "g2b" 2 171, 3 9 0, S_0x560ab94ecb10;
 .timescale -1 -6;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
P_0x560ab9577b30 .param/l "N" 0 3 16, +C4<00000000000000000000000000001001>;
v0x560ab9577c90_0 .var/i "i", 31 0;
v0x560ab9577d90_0 .net "in", 8 0, v0x560ab9579130_0;  1 drivers
v0x560ab9577e70_0 .var "out", 8 0;
E_0x560ab9577c10 .event edge, v0x560ab9577d90_0, v0x560ab9577e70_0;
S_0x560ab9577fc0 .scope module, "f6" "g2b" 2 172, 3 9 0, S_0x560ab94ecb10;
 .timescale -1 -6;
    .port_info 0 /INPUT 9 "in";
    .port_info 1 /OUTPUT 9 "out";
P_0x560ab95781a0 .param/l "N" 0 3 16, +C4<00000000000000000000000000001001>;
v0x560ab9578330_0 .var/i "i", 31 0;
v0x560ab9578430_0 .net "in", 8 0, v0x560ab9579480_0;  1 drivers
v0x560ab9578510_0 .var "out", 8 0;
E_0x560ab95782b0 .event edge, v0x560ab9578430_0, v0x560ab9578510_0;
S_0x560ab94ecd80 .scope module, "fifo_combo_tb" "fifo_combo_tb" 5 9;
 .timescale -1 -6;
P_0x560ab94b2c40 .param/real "d_c" 0 6 4, Cr<m4000000000000000gfc1>; value=0.500000
P_0x560ab94b2c80 .param/real "rd_clk_half" 0 5 27, Cr<m7f00000000000000gfc8>; value=127.000
P_0x560ab94b2cc0 .param/l "t_h" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x560ab94b2d00 .param/l "t_rd_clk" 0 6 5, +C4<00000000000000000000000011111110>;
P_0x560ab94b2d40 .param/l "t_s" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ab94b2d80 .param/l "t_wr_clk" 0 6 1, +C4<00000000000000000000000000010001>;
P_0x560ab94b2dc0 .param/real "wr_clk_half" 0 5 26, Cr<m4400000000000000gfc5>; value=8.50000
v0x560ab957f850_0 .var "d_in", 7 0;
v0x560ab957f930_0 .net "d_out", 7 0, v0x560ab957d270_0;  1 drivers
v0x560ab957fa00_0 .net "empty", 0 0, v0x560ab957d4d0_0;  1 drivers
v0x560ab957fb00_0 .var/i "fd", 31 0;
v0x560ab957fba0_0 .net "full", 0 0, v0x560ab957d590_0;  1 drivers
v0x560ab957fce0_0 .net "lfsr_in", 7 0, v0x560ab957e810_0;  1 drivers
v0x560ab957fd80_0 .var "rd", 0 0;
v0x560ab957fe20_0 .var "rd_clk_in", 0 0;
v0x560ab957fef0_0 .var "rd_st", 0 0;
v0x560ab957ff90_0 .var "rst", 0 0;
v0x560ab9580030_0 .var "wr", 0 0;
v0x560ab9580120_0 .var "wr_clk_in", 0 0;
v0x560ab95801c0_0 .var "wr_done", 0 0;
E_0x560ab9579c70 .event negedge, v0x560ab957ddb0_0;
E_0x560ab9579cf0 .event edge, v0x560ab957e270_0, v0x560ab957e810_0;
S_0x560ab9579d50 .scope module, "dut" "fifo_async2" 5 48, 7 12 0, S_0x560ab94ecd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rd_clk_in";
    .port_info 1 /INPUT 1 "wr_clk_in";
    .port_info 2 /INPUT 8 "d_in";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /INPUT 1 "rd";
    .port_info 5 /OUTPUT 8 "d_out";
    .port_info 6 /INPUT 1 "rst";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
v0x560ab957cc80_0 .net "bn_rd_ptr", 7 0, v0x560ab957b730_0;  1 drivers
v0x560ab957cd70_0 .var "bn_rd_ptr_1", 7 0;
v0x560ab957ce40_0 .net "bn_rd_ptr_s2", 7 0, v0x560ab957c490_0;  1 drivers
v0x560ab957cf40_0 .net "bn_wr_ptr", 7 0, v0x560ab957a9e0_0;  1 drivers
v0x560ab957d010_0 .var "bn_wr_ptr_1", 7 0;
v0x560ab957d100_0 .net "bn_wr_ptr_s2", 7 0, v0x560ab957cb30_0;  1 drivers
v0x560ab957d1d0_0 .net "d_in", 7 0, v0x560ab957f850_0;  1 drivers
v0x560ab957d270_0 .var "d_out", 7 0;
v0x560ab957d350_0 .var "dir_rd", 0 0;
v0x560ab957d410_0 .var "dir_wr", 0 0;
v0x560ab957d4d0_0 .var "empty", 0 0;
v0x560ab957d590_0 .var "full", 0 0;
v0x560ab957d650_0 .var "gr_rd_ptr", 7 0;
v0x560ab957d740_0 .net "gr_rd_ptr_1", 7 0, v0x560ab957bdd0_0;  1 drivers
v0x560ab957d810_0 .var "gr_rd_ptr_s1", 7 0;
v0x560ab957d8d0_0 .var "gr_rd_ptr_s2", 7 0;
v0x560ab957d9c0_0 .var "gr_wr_ptr", 7 0;
v0x560ab957da90_0 .net "gr_wr_ptr_1", 7 0, v0x560ab957b080_0;  1 drivers
v0x560ab957db60_0 .var "gr_wr_ptr_s1", 7 0;
v0x560ab957dc20_0 .var "gr_wr_ptr_s2", 7 0;
v0x560ab957dd10 .array "mem", 0 255, 7 0;
v0x560ab957ddb0_0 .net "rd", 0 0, v0x560ab957fd80_0;  1 drivers
v0x560ab957de70_0 .var "rd_clk", 0 0;
v0x560ab957df30_0 .net "rd_clk_in", 0 0, v0x560ab957fe20_0;  1 drivers
v0x560ab957dff0_0 .net "rst", 0 0, v0x560ab957ff90_0;  1 drivers
v0x560ab957e0b0_0 .var "word_count_rd", 8 0;
v0x560ab957e190_0 .var "word_count_wr", 8 0;
v0x560ab957e270_0 .net "wr", 0 0, v0x560ab9580030_0;  1 drivers
v0x560ab957e330_0 .var "wr_clk", 0 0;
v0x560ab957e3f0_0 .net "wr_clk_in", 0 0, v0x560ab9580120_0;  1 drivers
E_0x560ab957a030/0 .event negedge, v0x560ab957dff0_0;
E_0x560ab957a030/1 .event posedge, v0x560ab957df30_0;
E_0x560ab957a030 .event/or E_0x560ab957a030/0, E_0x560ab957a030/1;
E_0x560ab957a0b0/0 .event negedge, v0x560ab957dff0_0;
E_0x560ab957a0b0/1 .event posedge, v0x560ab957e3f0_0;
E_0x560ab957a0b0 .event/or E_0x560ab957a0b0/0, E_0x560ab957a0b0/1;
E_0x560ab957a110 .event edge, v0x560ab957cb30_0, v0x560ab957b730_0, v0x560ab957d350_0;
E_0x560ab957a170 .event edge, v0x560ab957a9e0_0, v0x560ab957c490_0, v0x560ab957d410_0;
E_0x560ab957a200 .event posedge, v0x560ab957df30_0;
E_0x560ab957a260 .event posedge, v0x560ab957e3f0_0;
E_0x560ab957a300 .event edge, v0x560ab957b730_0;
E_0x560ab957a360 .event edge, v0x560ab957a9e0_0;
E_0x560ab957a2a0 .event edge, v0x560ab957e3f0_0;
E_0x560ab957a430 .event edge, v0x560ab957df30_0;
S_0x560ab957a4f0 .scope module, "f1" "g2b" 7 83, 3 9 0, S_0x560ab9579d50;
 .timescale -1 -6;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_0x560ab957a680 .param/l "N" 0 3 16, +C4<00000000000000000000000000001000>;
v0x560ab957a800_0 .var/i "i", 31 0;
v0x560ab957a900_0 .net "in", 7 0, v0x560ab957d9c0_0;  1 drivers
v0x560ab957a9e0_0 .var "out", 7 0;
E_0x560ab957a780 .event edge, v0x560ab957a900_0, v0x560ab957a9e0_0;
S_0x560ab957ab30 .scope module, "f2" "b2g" 7 92, 4 9 0, S_0x560ab9579d50;
 .timescale -1 -6;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_0x560ab957ad10 .param/l "N" 0 4 16, +C4<00000000000000000000000000001000>;
v0x560ab957aea0_0 .var/i "i", 31 0;
v0x560ab957afa0_0 .net "in", 7 0, v0x560ab957d010_0;  1 drivers
v0x560ab957b080_0 .var "out", 7 0;
E_0x560ab957ae20 .event edge, v0x560ab957afa0_0;
S_0x560ab957b1d0 .scope module, "f3" "g2b" 7 120, 3 9 0, S_0x560ab9579d50;
 .timescale -1 -6;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_0x560ab957b3e0 .param/l "N" 0 3 16, +C4<00000000000000000000000000001000>;
v0x560ab957b550_0 .var/i "i", 31 0;
v0x560ab957b650_0 .net "in", 7 0, v0x560ab957d650_0;  1 drivers
v0x560ab957b730_0 .var "out", 7 0;
E_0x560ab957b4f0 .event edge, v0x560ab957b650_0, v0x560ab957b730_0;
S_0x560ab957b880 .scope module, "f4" "b2g" 7 129, 4 9 0, S_0x560ab9579d50;
 .timescale -1 -6;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_0x560ab957ba60 .param/l "N" 0 4 16, +C4<00000000000000000000000000001000>;
v0x560ab957bbf0_0 .var/i "i", 31 0;
v0x560ab957bcf0_0 .net "in", 7 0, v0x560ab957cd70_0;  1 drivers
v0x560ab957bdd0_0 .var "out", 7 0;
E_0x560ab957bb70 .event edge, v0x560ab957bcf0_0;
S_0x560ab957bf20 .scope module, "f5" "g2b" 7 177, 3 9 0, S_0x560ab9579d50;
 .timescale -1 -6;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_0x560ab957c150 .param/l "N" 0 3 16, +C4<00000000000000000000000000001000>;
v0x560ab957c2b0_0 .var/i "i", 31 0;
v0x560ab957c3b0_0 .net "in", 7 0, v0x560ab957d8d0_0;  1 drivers
v0x560ab957c490_0 .var "out", 7 0;
E_0x560ab957c230 .event edge, v0x560ab957c3b0_0, v0x560ab957c490_0;
S_0x560ab957c5e0 .scope module, "f6" "g2b" 7 178, 3 9 0, S_0x560ab9579d50;
 .timescale -1 -6;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_0x560ab957c7c0 .param/l "N" 0 3 16, +C4<00000000000000000000000000001000>;
v0x560ab957c950_0 .var/i "i", 31 0;
v0x560ab957ca50_0 .net "in", 7 0, v0x560ab957dc20_0;  1 drivers
v0x560ab957cb30_0 .var "out", 7 0;
E_0x560ab957c8d0 .event edge, v0x560ab957ca50_0, v0x560ab957cb30_0;
S_0x560ab957e5d0 .scope module, "rand_gen" "random_num_gen" 5 60, 8 1 0, S_0x560ab94ecd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr";
    .port_info 1 /INPUT 1 "full";
    .port_info 2 /OUTPUT 8 "d_out";
    .port_info 3 /INPUT 1 "rst";
v0x560ab957e810_0 .var "d_out", 7 0;
v0x560ab957e910_0 .var/i "fd", 31 0;
v0x560ab957e9f0_0 .net "full", 0 0, v0x560ab957d590_0;  alias, 1 drivers
v0x560ab957eaf0_0 .var "lfsr", 15 0;
v0x560ab957eb90_0 .var "lfsr_out", 15 0;
v0x560ab957ecc0_0 .net "rst", 0 0, v0x560ab957ff90_0;  alias, 1 drivers
v0x560ab957ed60_0 .net "wr", 0 0, v0x560ab9580030_0;  alias, 1 drivers
E_0x560ab957e7b0/0 .event negedge, v0x560ab957dff0_0;
E_0x560ab957e7b0/1 .event posedge, v0x560ab957d590_0, v0x560ab957e270_0;
E_0x560ab957e7b0 .event/or E_0x560ab957e7b0/0, E_0x560ab957e7b0/1;
S_0x560ab957eea0 .scope begin, "read_fifo" "read_fifo" 5 122, 5 122 0, S_0x560ab94ecd80;
 .timescale -1 -6;
v0x560ab957f080_0 .var/i "i", 31 0;
S_0x560ab957f160 .scope begin, "terminate" "terminate" 5 138, 5 138 0, S_0x560ab94ecd80;
 .timescale -1 -6;
v0x560ab957f340_0 .var/i "i", 31 0;
S_0x560ab957f440 .scope begin, "write_fifo" "write_fifo" 5 90, 5 90 0, S_0x560ab94ecd80;
 .timescale -1 -6;
v0x560ab957f670_0 .var/i "count_1", 31 0;
v0x560ab957f770_0 .var/i "i", 31 0;
S_0x560ab94fdf00 .scope module, "tasks_1" "tasks_1" 9 11;
 .timescale -1 -6;
P_0x560ab94fe090 .param/real "d_c" 0 6 4, Cr<m4000000000000000gfc1>; value=0.500000
P_0x560ab94fe0d0 .param/l "t_h" 0 6 3, +C4<00000000000000000000000000000001>;
P_0x560ab94fe110 .param/l "t_rd_clk" 0 6 5, +C4<00000000000000000000000011111110>;
P_0x560ab94fe150 .param/l "t_s" 0 6 2, +C4<00000000000000000000000000000010>;
P_0x560ab94fe190 .param/l "t_wr_clk" 0 6 1, +C4<00000000000000000000000000010001>;
S_0x560ab9580260 .scope task, "CALC" "CALC" 9 54, 9 54 0, S_0x560ab94fdf00;
 .timescale -1 -6;
v0x560ab9580440_0 .var "d_out", 7 0;
v0x560ab9580520_0 .var/i "i", 31 0;
v0x560ab9580600_0 .var "interm", 1 16;
v0x560ab95806c0_0 .var "lfsr", 15 0;
v0x560ab95807a0_0 .var "lfsr_out", 15 0;
TD_tasks_1.CALC ;
    %load/vec4 v0x560ab95806c0_0;
    %store/vec4 v0x560ab9580600_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ab9580520_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560ab9580520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x560ab9580600_0;
    %parti/s 1, 0, 2;
    %ix/getv/s 4, v0x560ab9580520_0;
    %store/vec4 v0x560ab9580440_0, 4, 1;
    %load/vec4 v0x560ab9580600_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x560ab9580600_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0x560ab9580600_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0x560ab9580600_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v0x560ab9580600_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x560ab9580600_0, 0, 16;
    %load/vec4 v0x560ab9580520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ab9580520_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x560ab9580600_0;
    %store/vec4 v0x560ab95807a0_0, 0, 16;
    %end;
S_0x560ab95808d0 .scope task, "SINGLE_READ" "SINGLE_READ" 9 35, 9 35 0, S_0x560ab94fdf00;
 .timescale -1 -6;
TD_tasks_1.SINGLE_READ ;
    %delay 25100000, 0;
    %load/vec4 v0x560ab957fa00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab957fd80_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab957fd80_0, 0, 1;
T_1.3 ;
    %delay 300000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab957fd80_0, 0, 1;
    %end;
S_0x560ab9580ad0 .scope task, "SINGLE_WRITE" "SINGLE_WRITE" 9 13, 9 13 0, S_0x560ab94fdf00;
 .timescale -1 -6;
TD_tasks_1.SINGLE_WRITE ;
    %delay 1400000, 0;
    %load/vec4 v0x560ab957fba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab9580030_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab9580030_0, 0, 1;
T_2.5 ;
    %delay 300000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab9580030_0, 0, 1;
    %end;
    .scope S_0x560ab9518420;
T_3 ;
    %wait E_0x560ab94e35d0;
    %load/vec4 v0x560ab9550c20_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab9550cc0_0, 4, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560ab954fc50_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x560ab954fc50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x560ab9550cc0_0;
    %load/vec4 v0x560ab954fc50_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab9550c20_0;
    %load/vec4 v0x560ab954fc50_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab954fc50_0;
    %store/vec4 v0x560ab9550cc0_0, 4, 1;
    %load/vec4 v0x560ab954fc50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab954fc50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x560ab9576900;
T_4 ;
    %wait E_0x560ab95358d0;
    %load/vec4 v0x560ab953f710_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab95404e0_0, 4, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560ab953dcd0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x560ab953dcd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x560ab953f710_0;
    %load/vec4 v0x560ab953dcd0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab953f710_0;
    %load/vec4 v0x560ab953dcd0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab953dcd0_0;
    %store/vec4 v0x560ab95404e0_0, 4, 1;
    %load/vec4 v0x560ab953dcd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab953dcd0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x560ab9576ce0;
T_5 ;
    %wait E_0x560ab9576fa0;
    %load/vec4 v0x560ab9577060_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab9577140_0, 4, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560ab9540bd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x560ab9540bd0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x560ab9577140_0;
    %load/vec4 v0x560ab9540bd0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab9577060_0;
    %load/vec4 v0x560ab9540bd0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab9540bd0_0;
    %store/vec4 v0x560ab9577140_0, 4, 1;
    %load/vec4 v0x560ab9540bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab9540bd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560ab9577260;
T_6 ;
    %wait E_0x560ab9577550;
    %load/vec4 v0x560ab95776d0_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab95777b0_0, 4, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560ab95775d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x560ab95775d0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x560ab95776d0_0;
    %load/vec4 v0x560ab95775d0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab95776d0_0;
    %load/vec4 v0x560ab95775d0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab95775d0_0;
    %store/vec4 v0x560ab95777b0_0, 4, 1;
    %load/vec4 v0x560ab95775d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab95775d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x560ab9577900;
T_7 ;
    %wait E_0x560ab9577c10;
    %load/vec4 v0x560ab9577d90_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab9577e70_0, 4, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560ab9577c90_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x560ab9577c90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x560ab9577e70_0;
    %load/vec4 v0x560ab9577c90_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab9577d90_0;
    %load/vec4 v0x560ab9577c90_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab9577c90_0;
    %store/vec4 v0x560ab9577e70_0, 4, 1;
    %load/vec4 v0x560ab9577c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab9577c90_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560ab9577fc0;
T_8 ;
    %wait E_0x560ab95782b0;
    %load/vec4 v0x560ab9578430_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab9578510_0, 4, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x560ab9578330_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x560ab9578330_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x560ab9578510_0;
    %load/vec4 v0x560ab9578330_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab9578430_0;
    %load/vec4 v0x560ab9578330_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab9578330_0;
    %store/vec4 v0x560ab9578510_0, 4, 1;
    %load/vec4 v0x560ab9578330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab9578330_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560ab94ecb10;
T_9 ;
    %wait E_0x560ab94e29d0;
    %load/vec4 v0x560ab9579790_0;
    %assign/vec4 v0x560ab95796d0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560ab94ecb10;
T_10 ;
    %wait E_0x560ab9526350;
    %load/vec4 v0x560ab9579a90_0;
    %assign/vec4 v0x560ab95799d0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x560ab94ecb10;
T_11 ;
    %wait E_0x560ab952f3f0;
    %load/vec4 v0x560ab9578920_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x560ab95789f0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x560ab94ecb10;
T_12 ;
    %wait E_0x560ab955bad0;
    %load/vec4 v0x560ab9579910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab9578df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x560ab9578bb0_0;
    %load/vec4 v0x560ab9578920_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ab9579570, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x560ab94ecb10;
T_13 ;
    %wait E_0x560ab952da50;
    %load/vec4 v0x560ab9579850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x560ab9579220_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x560ab9578df0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab9579910_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x560ab95792f0_0;
    %assign/vec4 v0x560ab9579220_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x560ab94ecb10;
T_14 ;
    %wait E_0x560ab955be10;
    %load/vec4 v0x560ab9578660_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x560ab9578750_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560ab94ecb10;
T_15 ;
    %wait E_0x560ab955b620;
    %load/vec4 v0x560ab9579610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab9578d30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x560ab9578660_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560ab9579570, 4;
    %assign/vec4 v0x560ab9578c50_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x560ab94ecb10;
T_16 ;
    %wait E_0x560ab955bc20;
    %load/vec4 v0x560ab9579850_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x560ab9578eb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x560ab9578d30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab9579610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x560ab9578fa0_0;
    %assign/vec4 v0x560ab9578eb0_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x560ab94ecb10;
T_17 ;
    %wait E_0x560ab955bad0;
    %load/vec4 v0x560ab9578eb0_0;
    %assign/vec4 v0x560ab9579070_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x560ab94ecb10;
T_18 ;
    %wait E_0x560ab955bad0;
    %load/vec4 v0x560ab9579070_0;
    %assign/vec4 v0x560ab9579130_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560ab94ecb10;
T_19 ;
    %wait E_0x560ab955b620;
    %load/vec4 v0x560ab9579220_0;
    %assign/vec4 v0x560ab95793c0_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560ab94ecb10;
T_20 ;
    %wait E_0x560ab955b620;
    %load/vec4 v0x560ab95793c0_0;
    %assign/vec4 v0x560ab9579480_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x560ab94ecb10;
T_21 ;
    %wait E_0x560ab955ba90;
    %load/vec4 v0x560ab9578820_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x560ab9578920_0;
    %parti/s 1, 8, 5;
    %xor;
    %load/vec4 v0x560ab9578820_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x560ab9578920_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ab9578df0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab9578df0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x560ab94ecb10;
T_22 ;
    %wait E_0x560ab955a750;
    %load/vec4 v0x560ab9578ae0_0;
    %load/vec4 v0x560ab9578660_0;
    %cmp/e;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ab9578d30_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab9578d30_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x560ab957a4f0;
T_23 ;
    %wait E_0x560ab957a780;
    %load/vec4 v0x560ab957a900_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab957a9e0_0, 4, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560ab957a800_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x560ab957a800_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x560ab957a9e0_0;
    %load/vec4 v0x560ab957a800_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab957a900_0;
    %load/vec4 v0x560ab957a800_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab957a800_0;
    %store/vec4 v0x560ab957a9e0_0, 4, 1;
    %load/vec4 v0x560ab957a800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab957a800_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x560ab957ab30;
T_24 ;
    %wait E_0x560ab957ae20;
    %load/vec4 v0x560ab957afa0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab957b080_0, 4, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560ab957aea0_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x560ab957aea0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0x560ab957afa0_0;
    %load/vec4 v0x560ab957aea0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab957afa0_0;
    %load/vec4 v0x560ab957aea0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab957aea0_0;
    %store/vec4 v0x560ab957b080_0, 4, 1;
    %load/vec4 v0x560ab957aea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab957aea0_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x560ab957b1d0;
T_25 ;
    %wait E_0x560ab957b4f0;
    %load/vec4 v0x560ab957b650_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab957b730_0, 4, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560ab957b550_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x560ab957b550_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_25.1, 5;
    %load/vec4 v0x560ab957b730_0;
    %load/vec4 v0x560ab957b550_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab957b650_0;
    %load/vec4 v0x560ab957b550_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab957b550_0;
    %store/vec4 v0x560ab957b730_0, 4, 1;
    %load/vec4 v0x560ab957b550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab957b550_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x560ab957b880;
T_26 ;
    %wait E_0x560ab957bb70;
    %load/vec4 v0x560ab957bcf0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab957bdd0_0, 4, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560ab957bbf0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x560ab957bbf0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_26.1, 5;
    %load/vec4 v0x560ab957bcf0_0;
    %load/vec4 v0x560ab957bbf0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab957bcf0_0;
    %load/vec4 v0x560ab957bbf0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab957bbf0_0;
    %store/vec4 v0x560ab957bdd0_0, 4, 1;
    %load/vec4 v0x560ab957bbf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab957bbf0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x560ab957bf20;
T_27 ;
    %wait E_0x560ab957c230;
    %load/vec4 v0x560ab957c3b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab957c490_0, 4, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560ab957c2b0_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x560ab957c2b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_27.1, 5;
    %load/vec4 v0x560ab957c490_0;
    %load/vec4 v0x560ab957c2b0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab957c3b0_0;
    %load/vec4 v0x560ab957c2b0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab957c2b0_0;
    %store/vec4 v0x560ab957c490_0, 4, 1;
    %load/vec4 v0x560ab957c2b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab957c2b0_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x560ab957c5e0;
T_28 ;
    %wait E_0x560ab957c8d0;
    %load/vec4 v0x560ab957ca50_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x560ab957cb30_0, 4, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0x560ab957c950_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x560ab957c950_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_28.1, 5;
    %load/vec4 v0x560ab957cb30_0;
    %load/vec4 v0x560ab957c950_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x560ab957ca50_0;
    %load/vec4 v0x560ab957c950_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x560ab957c950_0;
    %store/vec4 v0x560ab957cb30_0, 4, 1;
    %load/vec4 v0x560ab957c950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x560ab957c950_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x560ab9579d50;
T_29 ;
    %wait E_0x560ab957a430;
    %load/vec4 v0x560ab957df30_0;
    %assign/vec4 v0x560ab957de70_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x560ab9579d50;
T_30 ;
    %wait E_0x560ab957a2a0;
    %load/vec4 v0x560ab957e3f0_0;
    %assign/vec4 v0x560ab957e330_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x560ab9579d50;
T_31 ;
    %wait E_0x560ab957a360;
    %load/vec4 v0x560ab957cf40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560ab957d010_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x560ab9579d50;
T_32 ;
    %wait E_0x560ab957a260;
    %load/vec4 v0x560ab957e270_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957d590_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x560ab957d1d0_0;
    %load/vec4 v0x560ab957cf40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560ab957dd10, 0, 4;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x560ab9579d50;
T_33 ;
    %wait E_0x560ab957a0b0;
    %load/vec4 v0x560ab957dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_33.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560ab957d9c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x560ab957d590_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957e270_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x560ab957da90_0;
    %assign/vec4 v0x560ab957d9c0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x560ab9579d50;
T_34 ;
    %wait E_0x560ab957a300;
    %load/vec4 v0x560ab957cc80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560ab957cd70_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x560ab9579d50;
T_35 ;
    %wait E_0x560ab957a200;
    %load/vec4 v0x560ab957ddb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957d4d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x560ab957cc80_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560ab957dd10, 4;
    %assign/vec4 v0x560ab957d270_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560ab9579d50;
T_36 ;
    %wait E_0x560ab957a030;
    %load/vec4 v0x560ab957dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560ab957d650_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x560ab957d4d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957ddb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x560ab957d740_0;
    %assign/vec4 v0x560ab957d650_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x560ab9579d50;
T_37 ;
    %wait E_0x560ab957a260;
    %load/vec4 v0x560ab957d650_0;
    %assign/vec4 v0x560ab957d810_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560ab9579d50;
T_38 ;
    %wait E_0x560ab957a260;
    %load/vec4 v0x560ab957d810_0;
    %assign/vec4 v0x560ab957d8d0_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x560ab9579d50;
T_39 ;
    %wait E_0x560ab957a200;
    %load/vec4 v0x560ab957d9c0_0;
    %assign/vec4 v0x560ab957db60_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x560ab9579d50;
T_40 ;
    %wait E_0x560ab957a200;
    %load/vec4 v0x560ab957db60_0;
    %assign/vec4 v0x560ab957dc20_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0x560ab9579d50;
T_41 ;
    %wait E_0x560ab957a170;
    %load/vec4 v0x560ab957cf40_0;
    %load/vec4 v0x560ab957ce40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957d410_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ab957d590_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab957d590_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x560ab9579d50;
T_42 ;
    %wait E_0x560ab957a110;
    %load/vec4 v0x560ab957d100_0;
    %load/vec4 v0x560ab957cc80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957d350_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ab957d4d0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab957d4d0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x560ab9579d50;
T_43 ;
    %wait E_0x560ab957a0b0;
    %load/vec4 v0x560ab957dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x560ab957e190_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x560ab957ce40_0;
    %load/vec4 v0x560ab957cf40_0;
    %cmp/u;
    %jmp/0xz  T_43.2, 5;
    %load/vec4 v0x560ab957cf40_0;
    %pad/u 9;
    %load/vec4 v0x560ab957ce40_0;
    %pad/u 9;
    %sub;
    %addi 1, 0, 9;
    %assign/vec4 v0x560ab957e190_0, 0;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x560ab957cf40_0;
    %load/vec4 v0x560ab957ce40_0;
    %cmp/u;
    %jmp/0xz  T_43.4, 5;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0x560ab957ce40_0;
    %pad/u 9;
    %load/vec4 v0x560ab957cf40_0;
    %pad/u 9;
    %sub;
    %sub;
    %addi 1, 0, 9;
    %assign/vec4 v0x560ab957e190_0, 0;
T_43.4 ;
T_43.3 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x560ab9579d50;
T_44 ;
    %wait E_0x560ab957a030;
    %load/vec4 v0x560ab957dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x560ab957e0b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x560ab957cc80_0;
    %load/vec4 v0x560ab957d100_0;
    %cmp/u;
    %jmp/0xz  T_44.2, 5;
    %load/vec4 v0x560ab957d100_0;
    %pad/u 9;
    %load/vec4 v0x560ab957cc80_0;
    %pad/u 9;
    %sub;
    %addi 1, 0, 9;
    %assign/vec4 v0x560ab957e0b0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x560ab957d100_0;
    %load/vec4 v0x560ab957cc80_0;
    %cmp/u;
    %jmp/0xz  T_44.4, 5;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0x560ab957cc80_0;
    %pad/u 9;
    %load/vec4 v0x560ab957d100_0;
    %pad/u 9;
    %sub;
    %sub;
    %addi 1, 0, 9;
    %assign/vec4 v0x560ab957e0b0_0, 0;
T_44.4 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560ab9579d50;
T_45 ;
    %wait E_0x560ab957a0b0;
    %load/vec4 v0x560ab957dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab957d410_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x560ab957e190_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x560ab957e190_0;
    %pad/u 32;
    %cmpi/u 192, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_45.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ab957d410_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab957d410_0, 0;
T_45.5 ;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x560ab9579d50;
T_46 ;
    %wait E_0x560ab957a030;
    %load/vec4 v0x560ab957dff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab957d350_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x560ab957e0b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_46.2, 4;
    %load/vec4 v0x560ab957e0b0_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_46.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560ab957d350_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560ab957d350_0, 0;
T_46.5 ;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x560ab957e5d0;
T_47 ;
    %vpi_func 8 21 "$fopen" 32, "./num_gen_out.log", "w" {0 0 0};
    %store/vec4 v0x560ab957e910_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x560ab957e5d0;
T_48 ;
    %wait E_0x560ab957e7b0;
    %load/vec4 v0x560ab957ecc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 2721, 0, 16;
    %assign/vec4 v0x560ab957eaf0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x560ab957e9f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x560ab957eaf0_0;
    %store/vec4 v0x560ab95806c0_0, 0, 16;
    %fork TD_tasks_1.CALC, S_0x560ab9580260;
    %join;
    %load/vec4 v0x560ab9580440_0;
    %store/vec4 v0x560ab957e810_0, 0, 8;
    %load/vec4 v0x560ab95807a0_0;
    %store/vec4 v0x560ab957eb90_0, 0, 16;
    %vpi_call 8 35 "$fdisplay", v0x560ab957e910_0, "%d", v0x560ab957e810_0 {0 0 0};
    %load/vec4 v0x560ab957eb90_0;
    %store/vec4 v0x560ab957eaf0_0, 0, 16;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x560ab94ecd80;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab957fe20_0, 0, 1;
    %delay 12700000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab957fe20_0, 0, 1;
    %delay 12700000, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x560ab94ecd80;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab9580120_0, 0, 1;
    %delay 850000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab9580120_0, 0, 1;
    %delay 850000, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x560ab94ecd80;
T_51 ;
    %wait E_0x560ab9579cf0;
    %load/vec4 v0x560ab9580030_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x560ab957fce0_0;
    %store/vec4 v0x560ab957f850_0, 0, 8;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x560ab957f850_0, 0, 8;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x560ab94ecd80;
T_52 ;
    %wait E_0x560ab9579c70;
    %load/vec4 v0x560ab957fef0_0;
    %load/vec4 v0x560ab957ff90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %vpi_call 5 81 "$fdisplay", v0x560ab957fb00_0, "%d", v0x560ab957f930_0 {0 0 0};
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab957fef0_0, 0, 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x560ab94ecd80;
T_53 ;
    %fork t_1, S_0x560ab957f440;
    %jmp t_0;
    .scope S_0x560ab957f440;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ab957f770_0, 0, 32;
    %vpi_call 5 96 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab95801c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab9580030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab957fd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab957ff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560ab957fef0_0, 0, 1;
    %vpi_func 5 103 "$fopen" 32, "./rtl_out.log", "w" {0 0 0};
    %store/vec4 v0x560ab957fb00_0, 0, 32;
    %pushi/vec4 10, 0, 32;
T_53.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_53.1, 5;
    %jmp/1 T_53.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x560ab957a260;
    %jmp T_53.0;
T_53.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab957ff90_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ab957f670_0, 0, 32;
T_53.2 ;
    %load/vec4 v0x560ab957f670_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_53.3, 5;
    %fork TD_tasks_1.SINGLE_WRITE, S_0x560ab9580ad0;
    %join;
    %load/vec4 v0x560ab957f770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ab957f770_0, 0, 32;
    %load/vec4 v0x560ab957f670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ab957f670_0, 0, 32;
    %jmp T_53.2;
T_53.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560ab95801c0_0, 0, 1;
    %vpi_call 5 117 "$display", "finished writing" {0 0 0};
    %end;
    .scope S_0x560ab94ecd80;
t_0 %join;
    %end;
    .thread T_53;
    .scope S_0x560ab94ecd80;
T_54 ;
    %fork t_3, S_0x560ab957eea0;
    %jmp t_2;
    .scope S_0x560ab957eea0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ab957f080_0, 0, 32;
    %wait E_0x560ab957a200;
    %delay 100000, 0;
T_54.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %fork TD_tasks_1.SINGLE_READ, S_0x560ab95808d0;
    %join;
    %load/vec4 v0x560ab957f080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ab957f080_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .scope S_0x560ab94ecd80;
t_2 %join;
    %end;
    .thread T_54;
    .scope S_0x560ab94ecd80;
T_55 ;
    %wait E_0x560ab957a200;
    %fork t_5, S_0x560ab957f160;
    %jmp t_4;
    .scope S_0x560ab957f160;
t_5 ;
    %load/vec4 v0x560ab95801c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560ab957fa00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x560ab957f340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560ab957f340_0, 0, 32;
    %load/vec4 v0x560ab957f340_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_55.2, 4;
    %vpi_call 5 146 "$finish" {0 0 0};
T_55.2 ;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560ab957f340_0, 0, 32;
T_55.1 ;
    %end;
    .scope S_0x560ab94ecd80;
t_4 %join;
    %jmp T_55;
    .thread T_55;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../rtl/fifo_async1.v";
    "../rtl/g2b.v";
    "../rtl/b2g.v";
    "../sim/fifo_combo_tb.v";
    "./../proto/timing_params.v";
    "../rtl/fifo_async2.v";
    "../rtl/random_num_gen.v";
    "../sim/fifo_comb_tasks.v";
