$date
	Sat Oct 22 19:26:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#352453
b11010 !
1"
#352454
b11010 &
b11010 %
1$
#352455
0"
#352458
b1101 &
b1101 %
#352462
b101000 &
b101000 %
#352466
b10100 &
b10100 %
#352470
b1010 &
b1010 %
#352474
b101 &
b101 %
#352478
b10000 &
b10000 %
#352482
b1000 &
b1000 %
#352486
b100 &
b100 %
#352490
b10 &
b10 %
#352494
b1 &
1#
b1 %
#352498
b0 &
b0 %
0#
0$
#1317079
b10100 !
1"
#1317082
b10100 &
b10100 %
1$
#1317083
0"
#1317086
b1010 &
b1010 %
#1317090
b101 &
b101 %
#1317094
b10000 &
b10000 %
#1317098
b1000 &
b1000 %
#1317102
b100 &
b100 %
#1317106
b10 &
b10 %
#1317110
b1 &
1#
b1 %
#1317114
b0 &
b0 %
0#
0$
#2386757
b10111 !
1"
#2386758
b10111 &
b10111 %
1$
#2386759
0"
#2386762
b1000110 &
b1000110 %
#2386766
b100011 &
b100011 %
#2386770
b1101010 &
b1101010 %
#2386774
b110101 &
b110101 %
#2386778
b10100000 &
b10100000 %
#2386782
b1010000 &
b1010000 %
#2386786
b101000 &
b101000 %
#2386790
b10100 &
b10100 %
#2386794
b1010 &
b1010 %
#2386798
b101 &
b101 %
#2386802
b10000 &
b10000 %
#2386806
b1000 &
b1000 %
#2386810
b100 &
b100 %
#2386814
b10 &
b10 %
#2386818
b1 &
b1 %
1#
#2386822
b0 &
0#
b0 %
0$
#4500012
