Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 69b66e703698423b81087fd93adc45ee --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cfg_tb_synthese_totale_behav xil_defaultlib.cfg_tb_synthese_totale -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 11 [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/ROM_Sinus.vhd:42]
ERROR: [VRFC 10-704] formal uart has no actual or default value [C:/Users/hpoupard/Desktop/modulation_audio_2/modulation_audio_2.srcs/sources_1/new/synthese_totale.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cfg_tb_synthese_totale in library work failed.
