Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 10 14:30:44 2021
| Host         : LAPTOP-7SKEHFFM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Subsystem_wrapper_timing_summary_routed.rpt -pb Subsystem_wrapper_timing_summary_routed.pb -rpx Subsystem_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Subsystem_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (13)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw3 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_0/U0/wait_counter/max_reached_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_1/U0/wait_counter/max_reached_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_2/U0/wait_counter/max_reached_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_3/U0/wait_counter/max_reached_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_4/U0/wait_counter/max_reached_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_5/U0/wait_counter/max_reached_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.503     -461.440                   1075                30137        0.016        0.000                      0                30137       -0.808       -3.370                       9                  9347  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
Subsystem_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Subsystem_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
    CLKFBIN                         {0.000 3.367}        6.734           148.500         
    PixelClkIO                      {0.000 3.367}        6.734           148.500         
    SerialClkIO                     {0.000 0.673}        1.347           742.500         
  clkfbout_Subsystem_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
clk_fpga_0                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Subsystem_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Subsystem_clk_wiz_0_0         -3.503     -443.436                   1030                29768        0.016        0.000                      0                29768        1.367        0.000                       0                  9320  
    CLKFBIN                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_Subsystem_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
clk_fpga_0                                                                                                                                                                            7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Subsystem_clk_wiz_0_0  PixelClkIO                            0.509        0.000                      0                   38        0.167        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out1_Subsystem_clk_wiz_0_0  clk_out1_Subsystem_clk_wiz_0_0       -0.874      -18.004                     45                  331        0.375        0.000                      0                  331  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Subsystem_i/clk_wiz_0/inst/clk_in1
  To Clock:  Subsystem_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Subsystem_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Subsystem_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Subsystem_clk_wiz_0_0
  To Clock:  clk_out1_Subsystem_clk_wiz_0_0

Setup :         1030  Failing Endpoints,  Worst Slack       -3.503ns,  Total Violation     -443.436ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.114ns  (logic 6.452ns (63.791%)  route 3.662ns (36.209%))
  Logic Levels:           18  (CARRY4=10 LUT2=8)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.667     1.667    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X30Y15         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     2.185 r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/Q
                         net (fo=2, routed)           0.444     2.629    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg_n_0_[8][0]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.753 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35/O
                         net (fo=1, routed)           0.000     2.753    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.177 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31/O[1]
                         net (fo=1, routed)           0.515     3.692    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31_n_6
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.303     3.995 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_29/O
                         net (fo=1, routed)           0.000     3.995    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_29_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.638 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26/O[3]
                         net (fo=1, routed)           0.601     5.239    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26_n_4
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.307     5.546 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_22/O
                         net (fo=1, routed)           0.000     5.546    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_22_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.922 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.922    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.245 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_28/O[1]
                         net (fo=1, routed)           0.438     6.683    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_28_n_6
    SLICE_X33Y21         LUT2 (Prop_lut2_I1_O)        0.306     6.989 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_26/O
                         net (fo=1, routed)           0.000     6.989    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_26_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.569 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23/O[2]
                         net (fo=1, routed)           0.468     8.037    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23_n_5
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.302     8.339 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_19/O
                         net (fo=1, routed)           0.000     8.339    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_19_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.715 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.715    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.934 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_16/O[0]
                         net (fo=1, routed)           0.439     9.373    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_16_n_7
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.295     9.668 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_12/O
                         net (fo=1, routed)           0.000     9.668    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_12_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.916 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11/O[3]
                         net (fo=1, routed)           0.456    10.372    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11_n_4
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.306    10.678 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_7/O
                         net (fo=1, routed)           0.000    10.678    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_7_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.926 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_6/O[3]
                         net (fo=1, routed)           0.302    11.227    Subsystem_i/imageProcessTop_0/inst/conv/C[7]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.306    11.533 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_2/O
                         net (fo=1, routed)           0.000    11.533    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_2_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.781 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.781    Subsystem_i/imageProcessTop_0/inst/conv/sumData0[7]
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]/C
                         clock pessimism              0.105     8.331    
                         clock uncertainty           -0.114     8.217    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062     8.279    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                         -11.781    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.427ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.039ns  (logic 6.108ns (60.844%)  route 3.931ns (39.156%))
  Logic Levels:           17  (CARRY4=9 LUT2=8)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.667     1.667    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X30Y15         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     2.185 r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/Q
                         net (fo=2, routed)           0.444     2.629    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg_n_0_[8][0]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.753 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35/O
                         net (fo=1, routed)           0.000     2.753    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.000 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.570     3.570    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31_n_7
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.299     3.869 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_30/O
                         net (fo=1, routed)           0.000     3.869    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.296 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26/O[1]
                         net (fo=1, routed)           0.591     4.887    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26_n_6
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.306     5.193 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_24/O
                         net (fo=1, routed)           0.000     5.193    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_24_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.771 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21/O[2]
                         net (fo=1, routed)           0.437     6.208    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21_n_5
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.301     6.509 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_18/O
                         net (fo=1, routed)           0.000     6.509    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.907 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.907    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.129 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23/O[0]
                         net (fo=1, routed)           0.456     7.584    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23_n_7
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.299     7.883 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_21/O
                         net (fo=1, routed)           0.000     7.883    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_21_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.113 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.407     8.521    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17_n_6
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.306     8.827 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_15/O
                         net (fo=1, routed)           0.000     8.827    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.074 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11/O[0]
                         net (fo=1, routed)           0.474     9.548    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11_n_7
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.299     9.847 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_10/O
                         net (fo=1, routed)           0.000     9.847    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_10_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.271 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.552    10.823    Subsystem_i/imageProcessTop_0/inst/conv/C[5]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.303    11.126 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_4/O
                         net (fo=1, routed)           0.000    11.126    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_4_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.706 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.706    Subsystem_i/imageProcessTop_0/inst/conv/sumData0[6]
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[6]/C
                         clock pessimism              0.105     8.331    
                         clock uncertainty           -0.114     8.217    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062     8.279    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                         -11.706    
  -------------------------------------------------------------------
                         slack                                 -3.427    

Slack (VIOLATED) :        -3.074ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.686ns  (logic 5.755ns (59.417%)  route 3.931ns (40.583%))
  Logic Levels:           17  (CARRY4=9 LUT2=8)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.667     1.667    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X30Y15         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     2.185 r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/Q
                         net (fo=2, routed)           0.444     2.629    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg_n_0_[8][0]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.753 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35/O
                         net (fo=1, routed)           0.000     2.753    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.000 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.570     3.570    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31_n_7
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.299     3.869 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_30/O
                         net (fo=1, routed)           0.000     3.869    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.296 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26/O[1]
                         net (fo=1, routed)           0.591     4.887    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26_n_6
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.306     5.193 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_24/O
                         net (fo=1, routed)           0.000     5.193    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_24_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.771 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21/O[2]
                         net (fo=1, routed)           0.437     6.208    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21_n_5
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.301     6.509 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_18/O
                         net (fo=1, routed)           0.000     6.509    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.907 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.907    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.129 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23/O[0]
                         net (fo=1, routed)           0.456     7.584    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23_n_7
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.299     7.883 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_21/O
                         net (fo=1, routed)           0.000     7.883    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_21_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.113 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.407     8.521    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17_n_6
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.306     8.827 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_15/O
                         net (fo=1, routed)           0.000     8.827    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.074 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11/O[0]
                         net (fo=1, routed)           0.474     9.548    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11_n_7
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.299     9.847 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_10/O
                         net (fo=1, routed)           0.000     9.847    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_10_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.271 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_6/O[1]
                         net (fo=1, routed)           0.552    10.823    Subsystem_i/imageProcessTop_0/inst/conv/C[5]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.303    11.126 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_4/O
                         net (fo=1, routed)           0.000    11.126    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_4_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.353 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.353    Subsystem_i/imageProcessTop_0/inst/conv/sumData0[5]
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[5]/C
                         clock pessimism              0.105     8.331    
                         clock uncertainty           -0.114     8.217    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062     8.279    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                         -11.353    
  -------------------------------------------------------------------
                         slack                                 -3.074    

Slack (VIOLATED) :        -2.660ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 5.594ns (60.334%)  route 3.678ns (39.666%))
  Logic Levels:           17  (CARRY4=9 LUT2=8)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.667     1.667    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X30Y15         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y15         FDRE (Prop_fdre_C_Q)         0.518     2.185 r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][0]/Q
                         net (fo=2, routed)           0.444     2.629    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg_n_0_[8][0]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.124     2.753 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35/O
                         net (fo=1, routed)           0.000     2.753    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_35_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.000 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31/O[0]
                         net (fo=1, routed)           0.570     3.570    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_31_n_7
    SLICE_X32Y15         LUT2 (Prop_lut2_I1_O)        0.299     3.869 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_30/O
                         net (fo=1, routed)           0.000     3.869    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_30_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.296 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26/O[1]
                         net (fo=1, routed)           0.591     4.887    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_26_n_6
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.306     5.193 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_24/O
                         net (fo=1, routed)           0.000     5.193    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_24_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.771 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21/O[2]
                         net (fo=1, routed)           0.437     6.208    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_21_n_5
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.301     6.509 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_18/O
                         net (fo=1, routed)           0.000     6.509    Subsystem_i/imageProcessTop_0/inst/conv/sumData[3]_i_18_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.907 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000     6.907    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[3]_i_16_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.129 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23/O[0]
                         net (fo=1, routed)           0.456     7.584    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_23_n_7
    SLICE_X34Y19         LUT2 (Prop_lut2_I1_O)        0.299     7.883 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_21/O
                         net (fo=1, routed)           0.000     7.883    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_21_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     8.113 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17/O[1]
                         net (fo=1, routed)           0.407     8.521    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_17_n_6
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.306     8.827 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_15/O
                         net (fo=1, routed)           0.000     8.827    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_15_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.074 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11/O[0]
                         net (fo=1, routed)           0.474     9.548    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_11_n_7
    SLICE_X33Y19         LUT2 (Prop_lut2_I1_O)        0.299     9.847 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_10/O
                         net (fo=1, routed)           0.000     9.847    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_10_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.094 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_6/O[0]
                         net (fo=1, routed)           0.299    10.393    Subsystem_i/imageProcessTop_0/inst/conv/C[4]
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.299    10.692 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_5/O
                         net (fo=1, routed)           0.000    10.692    Subsystem_i/imageProcessTop_0/inst/conv/sumData[7]_i_5_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.939 r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.939    Subsystem_i/imageProcessTop_0/inst/conv/sumData0[4]
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X33Y17         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[4]/C
                         clock pessimism              0.105     8.331    
                         clock uncertainty           -0.114     8.217    
    SLICE_X33Y17         FDRE (Setup_fdre_C_D)        0.062     8.279    Subsystem_i/imageProcessTop_0/inst/conv/sumData_reg[4]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -2.660    

Slack (VIOLATED) :        -2.227ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 2.135ns (24.193%)  route 6.690ns (75.807%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.656     1.656    Subsystem_i/imageProcessTop_0/inst/IC/lB0/axi_clk
    SLICE_X21Y22         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]/Q
                         net (fo=89, routed)          0.955     3.067    Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_0_63_0_2_i_1/O
                         net (fo=81, routed)          0.993     4.184    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_192_255_3_5/ADDRA5
    SLICE_X24Y18         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     4.308 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.819     5.127    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_192_255_3_5_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_20/O
                         net (fo=1, routed)           1.284     6.535    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_20_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.659 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_8/O
                         net (fo=1, routed)           0.000     6.659    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_8_n_0
    SLICE_X26Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.871 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[4][6]_i_3/O
                         net (fo=3, routed)           1.056     7.926    Subsystem_i/imageProcessTop_0/inst/IC/lB2/o_data01_out[3]
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.299     8.225 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_7/O
                         net (fo=5, routed)           0.895     9.121    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_7_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.245 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_2/O
                         net (fo=2, routed)           0.688     9.933    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_2_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124    10.057 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_4/O
                         net (fo=1, routed)           0.000    10.057    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.481 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData_reg[1][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.481    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][7]_0[7]
    SLICE_X37Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.568     8.302    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X37Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][7]/C
                         clock pessimism              0.004     8.306    
                         clock uncertainty           -0.114     8.192    
    SLICE_X37Y16         FDRE (Setup_fdre_C_D)        0.062     8.254    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][7]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 -2.227    

Slack (VIOLATED) :        -2.138ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.658ns  (logic 2.197ns (25.376%)  route 6.461ns (74.624%))
  Logic Levels:           9  (CARRY4=1 LUT2=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 8.227 - 6.734 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.659     1.659    Subsystem_i/imageProcessTop_0/inst/IC/lB0/axi_clk
    SLICE_X20Y21         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/Q
                         net (fo=93, routed)          0.568     2.745    Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]
    SLICE_X25Y22         LUT2 (Prop_lut2_I1_O)        0.124     2.869 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_0_63_0_2_i_5__0/O
                         net (fo=81, routed)          1.439     4.308    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_256_319_0_2/ADDRB1
    SLICE_X16Y20         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.432 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_256_319_0_2/RAMB/O
                         net (fo=1, routed)           0.921     5.353    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_256_319_0_2_n_1
    SLICE_X21Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.477 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][4]_i_19/O
                         net (fo=1, routed)           0.810     6.287    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][4]_i_19_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.411 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][4]_i_8/O
                         net (fo=1, routed)           0.000     6.411    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][4]_i_8_n_0
    SLICE_X22Y16         MUXF7 (Prop_muxf7_I0_O)      0.212     6.623 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[4][4]_i_3/O
                         net (fo=3, routed)           1.249     7.871    Subsystem_i/imageProcessTop_0/inst/IC/lB0/o_data01_out[1]
    SLICE_X35Y14         LUT6 (Prop_lut6_I0_O)        0.299     8.170 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[7][1]_i_2/O
                         net (fo=9, routed)           0.978     9.148    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[7][1]_i_2_n_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.272 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[7][7]_i_2/O
                         net (fo=2, routed)           0.497     9.769    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[7][7]_i_2_n_0
    SLICE_X35Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.893 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[7][7]_i_4/O
                         net (fo=1, routed)           0.000     9.893    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[7][7]_i_4_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.317 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[7][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.317    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[7][7]_0[7]
    SLICE_X35Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.493     8.227    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X35Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[7][7]/C
                         clock pessimism              0.004     8.231    
                         clock uncertainty           -0.114     8.117    
    SLICE_X35Y16         FDRE (Setup_fdre_C_D)        0.062     8.179    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[7][7]
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                 -2.138    

Slack (VIOLATED) :        -2.081ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 1.897ns (22.892%)  route 6.390ns (77.108%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.659     1.659    Subsystem_i/imageProcessTop_0/inst/IC/lB0/axi_clk
    SLICE_X20Y21         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/Q
                         net (fo=93, routed)          0.962     3.139    Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.263 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_0_63_0_2_i_3/O
                         net (fo=80, routed)          1.155     4.418    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_448_511_3_5/ADDRA3
    SLICE_X20Y24         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     4.542 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_448_511_3_5/RAMA/O
                         net (fo=1, routed)           0.771     5.313    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_448_511_3_5_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.437 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_71/O
                         net (fo=1, routed)           0.781     6.218    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_71_n_0
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.342 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_35/O
                         net (fo=1, routed)           0.000     6.342    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_35_n_0
    SLICE_X22Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     6.554 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[0][5]_i_17/O
                         net (fo=3, routed)           1.130     7.684    Subsystem_i/imageProcessTop_0/inst/IC/lB2/o_data03_out[3]
    SLICE_X27Y14         LUT6 (Prop_lut6_I2_O)        0.299     7.983 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_9/O
                         net (fo=4, routed)           1.044     9.027    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_9_n_0
    SLICE_X29Y15         LUT6 (Prop_lut6_I1_O)        0.124     9.151 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_4/O
                         net (fo=1, routed)           0.000     9.151    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_4_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.399 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData_reg[0][5]_i_1/O[3]
                         net (fo=1, routed)           0.546     9.946    Subsystem_i/imageProcessTop_0/inst/conv/D[5]
    SLICE_X29Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X29Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][5]/C
                         clock pessimism              0.004     8.230    
                         clock uncertainty           -0.114     8.116    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)       -0.251     7.865    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -9.946    
  -------------------------------------------------------------------
                         slack                                 -2.081    

Slack (VIOLATED) :        -2.050ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.648ns  (logic 1.958ns (22.641%)  route 6.690ns (77.359%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=5 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 8.302 - 6.734 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.656     1.656    Subsystem_i/imageProcessTop_0/inst/IC/lB0/axi_clk
    SLICE_X21Y22         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.456     2.112 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]/Q
                         net (fo=89, routed)          0.955     3.067    Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[3]
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_0_63_0_2_i_1/O
                         net (fo=81, routed)          0.993     4.184    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_192_255_3_5/ADDRA5
    SLICE_X24Y18         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124     4.308 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.819     5.127    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r2_192_255_3_5_n_0
    SLICE_X22Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_20/O
                         net (fo=1, routed)           1.284     6.535    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_20_n_0
    SLICE_X26Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.659 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_8/O
                         net (fo=1, routed)           0.000     6.659    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[4][6]_i_8_n_0
    SLICE_X26Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     6.871 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[4][6]_i_3/O
                         net (fo=3, routed)           1.056     7.926    Subsystem_i/imageProcessTop_0/inst/IC/lB2/o_data01_out[3]
    SLICE_X36Y14         LUT6 (Prop_lut6_I2_O)        0.299     8.225 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_7/O
                         net (fo=5, routed)           0.895     9.121    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_7_n_0
    SLICE_X37Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.245 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_2/O
                         net (fo=2, routed)           0.688     9.933    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_2_n_0
    SLICE_X37Y16         LUT2 (Prop_lut2_I0_O)        0.124    10.057 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_4/O
                         net (fo=1, routed)           0.000    10.057    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[1][7]_i_4_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.304 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData_reg[1][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.304    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][7]_0[6]
    SLICE_X37Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.568     8.302    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X37Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][6]/C
                         clock pessimism              0.004     8.306    
                         clock uncertainty           -0.114     8.192    
    SLICE_X37Y16         FDRE (Setup_fdre_C_D)        0.062     8.254    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[1][6]
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                 -2.050    

Slack (VIOLATED) :        -1.986ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 2.229ns (27.058%)  route 6.009ns (72.942%))
  Logic Levels:           8  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.659     1.659    Subsystem_i/imageProcessTop_0/inst/IC/lB0/axi_clk
    SLICE_X20Y21         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/Q
                         net (fo=93, routed)          0.962     3.139    Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I0_O)        0.124     3.263 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_0_63_0_2_i_3/O
                         net (fo=80, routed)          1.155     4.418    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_448_511_3_5/ADDRA3
    SLICE_X20Y24         RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.124     4.542 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_448_511_3_5/RAMA/O
                         net (fo=1, routed)           0.771     5.313    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_448_511_3_5_n_0
    SLICE_X23Y23         LUT3 (Prop_lut3_I0_O)        0.124     5.437 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_71/O
                         net (fo=1, routed)           0.781     6.218    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_71_n_0
    SLICE_X22Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.342 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_35/O
                         net (fo=1, routed)           0.000     6.342    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[0][5]_i_35_n_0
    SLICE_X22Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     6.554 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[0][5]_i_17/O
                         net (fo=3, routed)           1.130     7.684    Subsystem_i/imageProcessTop_0/inst/IC/lB2/o_data03_out[3]
    SLICE_X27Y14         LUT6 (Prop_lut6_I2_O)        0.299     7.983 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_9/O
                         net (fo=4, routed)           0.638     8.621    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_9_n_0
    SLICE_X29Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.745 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_6/O
                         net (fo=1, routed)           0.000     8.745    Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData[0][5]_i_6_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.325 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/multData_reg[0][5]_i_1/O[2]
                         net (fo=1, routed)           0.572     9.897    Subsystem_i/imageProcessTop_0/inst/conv/D[4]
    SLICE_X30Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X30Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][4]/C
                         clock pessimism              0.004     8.230    
                         clock uncertainty           -0.114     8.116    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)       -0.205     7.911    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -9.897    
  -------------------------------------------------------------------
                         slack                                 -1.986    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 1.737ns (21.189%)  route 6.461ns (78.811%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 8.226 - 6.734 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.659     1.659    Subsystem_i/imageProcessTop_0/inst/IC/lB0/axi_clk
    SLICE_X20Y21         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.518     2.177 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/rdPntr_reg[1]/Q
                         net (fo=93, routed)          2.034     4.211    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_192_255_0_2/ADDRB1
    SLICE_X10Y25         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.335 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_192_255_0_2/RAMB/O
                         net (fo=1, routed)           1.027     5.362    Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r1_192_255_0_2_n_1
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.486 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[8][1]_i_9/O
                         net (fo=1, routed)           0.581     6.067    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[8][1]_i_9_n_0
    SLICE_X14Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.191 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[8][1]_i_3/O
                         net (fo=3, routed)           1.344     7.535    Subsystem_i/imageProcessTop_0/inst/IC/lB0/o_data0[1]
    SLICE_X31Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.659 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[8][1]_i_2/O
                         net (fo=11, routed)          1.005     8.664    Subsystem_i/imageProcessTop_0/inst/IC/lB0/B[1]
    SLICE_X30Y15         LUT5 (Prop_lut5_I0_O)        0.124     8.788 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[8][5]_i_6/O
                         net (fo=1, routed)           0.000     8.788    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData[8][5]_i_6_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.168 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[8][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.168    Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[8][5]_i_1_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.387 r  Subsystem_i/imageProcessTop_0/inst/IC/lB0/multData_reg[8][7]_i_1/O[0]
                         net (fo=1, routed)           0.469     9.857    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][7]_0[6]
    SLICE_X30Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.492     8.226    Subsystem_i/imageProcessTop_0/inst/conv/axi_clk
    SLICE_X30Y16         FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][6]/C
                         clock pessimism              0.004     8.230    
                         clock uncertainty           -0.114     8.116    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)       -0.235     7.881    Subsystem_i/imageProcessTop_0/inst/conv/multData_reg[8][6]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                 -1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (59.991%)  route 0.151ns (40.009%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.584     0.584    Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     0.712 r  Subsystem_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.151     0.863    Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[16]
    SLICE_X2Y49          LUT4 (Prop_lut4_I3_O)        0.099     0.962 r  Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     0.962    Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X2Y49          FDRE                                         r  Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.854     0.854    Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y49          FDRE                                         r  Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism              0.000     0.854    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     0.946    Subsystem_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.733%)  route 0.203ns (55.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.558     0.558    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X24Y55         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[29]/Q
                         net (fo=1, routed)           0.203     0.924    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X18Y55         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.830     0.830    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y55         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.070     0.895    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.591     0.591    Subsystem_i/imageProcessTop_0/inst/IC/lB2/axi_clk
    SLICE_X43Y7          FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/Q
                         net (fo=487, routed)         0.104     0.836    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/ADDRD4
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.860     0.860    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMA/CLK
                         clock pessimism             -0.256     0.604    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.804    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.591     0.591    Subsystem_i/imageProcessTop_0/inst/IC/lB2/axi_clk
    SLICE_X43Y7          FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/Q
                         net (fo=487, routed)         0.104     0.836    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/ADDRD4
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.860     0.860    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMB/CLK
                         clock pessimism             -0.256     0.604    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.804    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.591     0.591    Subsystem_i/imageProcessTop_0/inst/IC/lB2/axi_clk
    SLICE_X43Y7          FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/Q
                         net (fo=487, routed)         0.104     0.836    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/ADDRD4
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.860     0.860    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMC/CLK
                         clock pessimism             -0.256     0.604    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.804    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.591     0.591    Subsystem_i/imageProcessTop_0/inst/IC/lB2/axi_clk
    SLICE_X43Y7          FDRE                                         r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/wrPntr_reg[4]/Q
                         net (fo=487, routed)         0.104     0.836    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/ADDRD4
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.860     0.860    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMD/CLK
                         clock pessimism             -0.256     0.604    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     0.804    Subsystem_i/imageProcessTop_0/inst/IC/lB2/line_reg_r1_448_511_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.807%)  route 0.211ns (53.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.562     0.562    Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X27Y50         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/Q
                         net (fo=5, routed)           0.211     0.914    Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg
    SLICE_X26Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.959 r  Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     0.959    Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X26Y49         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.832     0.832    Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/s_axi_aclk
    SLICE_X26Y49         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism              0.000     0.832    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.092     0.924    Subsystem_i/PmodOLED_0/inst/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.875%)  route 0.241ns (63.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.561     0.561    Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X14Y53         FDRE                                         r  Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]/Q
                         net (fo=1, routed)           0.241     0.943    Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[6]
    SLICE_X14Y49         FDRE                                         r  Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.832     0.832    Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X14Y49         FDRE                                         r  Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]/C
                         clock pessimism              0.000     0.832    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.070     0.902    Subsystem_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.505%)  route 0.213ns (56.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.557     0.557    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X20Y57         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_2_reg/Q
                         net (fo=1, routed)           0.213     0.934    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/read_ack_delay_2
    SLICE_X22Y59         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.826     0.826    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X22Y59         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_3_reg/C
                         clock pessimism             -0.005     0.821    
    SLICE_X22Y59         FDRE (Hold_fdre_C_D)         0.071     0.892    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_3_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_Subsystem_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.039%)  route 0.220ns (60.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.558     0.558    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X25Y55         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[30]/Q
                         net (fo=1, routed)           0.220     0.919    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[1]
    SLICE_X18Y55         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.830     0.830    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y55         FDRE                                         r  Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X18Y55         FDRE (Hold_fdre_C_D)         0.047     0.872    Subsystem_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Subsystem_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X2Y10     Subsystem_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X2Y7      Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB18_X2Y0      Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.734       3.790      RAMB18_X2Y0      Subsystem_i/imageProcessTop_0/inst/OB/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB18_X2Y12     Subsystem_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y1      Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y1      Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X1Y4      Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X1Y4      Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X1Y0      Subsystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y32     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y32     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y32     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y32     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_7_7/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X24Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X24Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X24Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X24Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_64_127_0_2/RAMD/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X20Y30     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_512_575_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X20Y30     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_512_575_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X20Y30     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_512_575_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X20Y30     Subsystem_i/imageProcessTop_0/inst/IC/lB0/line_reg_r3_512_575_3_5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y30     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_384_447_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         3.367       2.117      SLICE_X30Y28     Subsystem_i/imageProcessTop_0/inst/IC/lB1/line_reg_r3_448_511_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y1   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y92    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y91    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y98    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y97    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y96    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y95    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y74    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y73    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y2   Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y92    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y91    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y98    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y97    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y96    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y95    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y74    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y73    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Subsystem_clk_wiz_0_0
  To Clock:  clkfbout_Subsystem_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Subsystem_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    Subsystem_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Subsystem_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Subsystem_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 0.419ns (5.255%)  route 7.554ns (94.745%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 11.558 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.554     9.698    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.558    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    11.548    
                         clock uncertainty           -0.316    11.231    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.207    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 0.419ns (5.454%)  route 7.264ns (94.546%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 11.558 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.264     9.408    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    11.558    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    11.548    
                         clock uncertainty           -0.316    11.231    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.207    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.419ns (5.561%)  route 7.115ns (94.439%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.557 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.115     9.259    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    11.557    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    11.547    
                         clock uncertainty           -0.316    11.230    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.206    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.386ns  (logic 0.419ns (5.673%)  route 6.967ns (94.327%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 11.557 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.967     9.111    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    11.557    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    11.547    
                         clock uncertainty           -0.316    11.230    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.206    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.206    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.095ns  (logic 0.419ns (5.906%)  route 6.676ns (94.094%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 11.556 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.676     8.820    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    11.556    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    11.546    
                         clock uncertainty           -0.316    11.229    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.205    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.419ns (6.032%)  route 6.527ns (93.968%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 11.556 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.527     8.671    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    11.556    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    11.546    
                         clock uncertainty           -0.316    11.229    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.205    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.205    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  1.534    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 0.419ns (6.453%)  route 6.075ns (93.547%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 11.544 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.075     8.219    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    11.544    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    11.534    
                         clock uncertainty           -0.316    11.217    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.193    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.193    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.419ns (6.643%)  route 5.888ns (93.357%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 11.544 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  Subsystem_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.888     8.032    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    11.544    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    11.534    
                         clock uncertainty           -0.316    11.217    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.193    Subsystem_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.193    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.518ns (8.891%)  route 5.308ns (91.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 11.556 - 6.734 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.725     1.725    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y73         FDSE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDSE (Prop_fdse_C_Q)         0.518     2.243 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           5.308     7.551    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    11.556    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    11.546    
                         clock uncertainty           -0.316    11.229    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    10.604    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                          -7.551    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 0.518ns (8.908%)  route 5.297ns (91.092%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 11.556 - 6.734 ) 
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.726     1.726    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y72         FDRE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.518     2.244 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           5.297     7.541    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.509     8.243    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.326 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     9.921    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.012 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    11.556    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    11.546    
                         clock uncertainty           -0.316    11.229    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    10.604    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                  3.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.141ns (6.382%)  route 2.068ns (93.618%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDSE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.068     2.799    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.316     2.613    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.632    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.799    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.141ns (6.357%)  route 2.077ns (93.643%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.077     2.808    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.316     2.613    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.632    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.141ns (6.346%)  route 2.081ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDSE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.081     2.811    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.316     2.613    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.632    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.141ns (6.304%)  route 2.096ns (93.696%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y93         FDSE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.096     2.826    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X0Y98         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.298    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.298    
                         clock uncertainty            0.316     2.614    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.633    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.254ns  (logic 0.164ns (7.276%)  route 2.090ns (92.724%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.580     0.580    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y72         FDSE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDSE (Prop_fdse_C_Q)         0.164     0.744 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.090     2.834    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X0Y91         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.296    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.296    
                         clock uncertainty            0.316     2.612    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.631    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.141ns (6.268%)  route 2.108ns (93.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.108     2.839    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.316     2.613    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.632    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.632    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.128ns (5.824%)  route 2.070ns (94.176%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDSE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDSE (Prop_fdse_C_Q)         0.128     0.718 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.070     2.788    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.316     2.613    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.034     2.579    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.256ns  (logic 0.141ns (6.250%)  route 2.115ns (93.750%))
  Logic Levels:           0  
  Clock Path Skew:        1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y95         FDRE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.115     2.846    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y98         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.298    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.298    
                         clock uncertainty            0.316     2.614    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.633    Subsystem_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 0.164ns (7.229%)  route 2.105ns (92.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.578     0.578    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y73         FDRE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.164     0.742 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.105     2.846    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.296    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.296    
                         clock uncertainty            0.316     2.612    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.631    Subsystem_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.128ns (5.797%)  route 2.080ns (94.203%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.590     0.590    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.080     2.798    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.817     0.817    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  Subsystem_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.316     2.613    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     2.578    Subsystem_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Subsystem_clk_wiz_0_0
  To Clock:  clk_out1_Subsystem_clk_wiz_0_0

Setup :           45  Failing Endpoints,  Worst Slack       -0.874ns,  Total Violation      -18.004ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.716ns (10.363%)  route 6.193ns (89.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.249     8.574    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y44         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y44         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[28]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[28]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.716ns (10.363%)  route 6.193ns (89.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.249     8.574    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y44         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y44         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[29]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[29]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.716ns (10.363%)  route 6.193ns (89.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.249     8.574    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y44         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y44         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[30]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[30]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.874ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 0.716ns (10.363%)  route 6.193ns (89.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.249     8.574    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y44         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y44         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[31]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[31]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 -0.874    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.716ns (10.575%)  route 6.055ns (89.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.110     8.436    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y43         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y43         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[24]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[24]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.716ns (10.575%)  route 6.055ns (89.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.110     8.436    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y43         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y43         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[25]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[25]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.716ns (10.575%)  route 6.055ns (89.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.110     8.436    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y43         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y43         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[26]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[26]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 0.716ns (10.575%)  route 6.055ns (89.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          1.110     8.436    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y43         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.495     8.229    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y43         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[27]/C
                         clock pessimism             -0.010     8.219    
                         clock uncertainty           -0.114     8.105    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.405     7.700    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[27]
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.716ns (10.812%)  route 5.907ns (89.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          0.962     8.288    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y42         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.494     8.228    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y42         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[20]/C
                         clock pessimism             -0.010     8.218    
                         clock uncertainty           -0.114     8.104    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405     7.699    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[20]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 -0.589    

Slack (VIOLATED) :        -0.589ns  (required time - arrival time)
  Source:                 Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@6.734ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 0.716ns (10.812%)  route 5.907ns (89.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.677     1.677    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.665     1.665    Subsystem_i/rst_clk_wiz_0_148M/U0/slowest_sync_clk
    SLICE_X7Y63          FDRE                                         r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.419     2.084 r  Subsystem_i/rst_clk_wiz_0_148M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=105, routed)         4.944     7.028    Subsystem_i/Input_Debounce_6/U0/wait_counter/aresetn
    SLICE_X23Y38         LUT2 (Prop_lut2_I0_O)        0.297     7.325 f  Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1/O
                         net (fo=33, routed)          0.962     8.288    Subsystem_i/Input_Debounce_6/U0/wait_counter/max_reached_i_1_n_0
    SLICE_X22Y42         FDCE                                         f  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.734 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.487     8.221    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.044 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.643    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.734 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        1.494     8.228    Subsystem_i/Input_Debounce_6/U0/wait_counter/clk
    SLICE_X22Y42         FDCE                                         r  Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[21]/C
                         clock pessimism             -0.010     8.218    
                         clock uncertainty           -0.114     8.104    
    SLICE_X22Y42         FDCE (Recov_fdce_C_CLR)     -0.405     7.699    Subsystem_i/Input_Debounce_6/U0/wait_counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                          7.699    
                         arrival time                          -8.288    
  -------------------------------------------------------------------
                         slack                                 -0.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.227ns (41.798%)  route 0.316ns (58.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.107    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.227ns (41.798%)  route 0.316ns (58.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.107    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X23Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.227ns (41.798%)  route 0.316ns (58.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.124     1.107    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X23Y0          FDPE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X23Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X23Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     0.729    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.466%)  route 0.320ns (58.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.128     1.111    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.466%)  route 0.320ns (58.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.128     1.111    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.466%)  route 0.320ns (58.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.128     1.111    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.466%)  route 0.320ns (58.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.128     1.111    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.466%)  route 0.320ns (58.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.128     1.111    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y0          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y0          FDCE (Remov_fdce_C_CLR)     -0.092     0.732    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.227ns (41.466%)  route 0.320ns (58.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.564     0.564    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X19Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.192     0.884    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X24Y0          LUT3 (Prop_lut3_I2_O)        0.099     0.983 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.128     1.111    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]_0
    SLICE_X22Y0          FDPE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.829     0.829    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y0          FDPE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X22Y0          FDPE (Remov_fdpe_C_PRE)     -0.095     0.729    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Subsystem_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns - clk_out1_Subsystem_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.288%)  route 0.408ns (68.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.546     0.546    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.561     0.561    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y0          FDRE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y0          FDRE (Prop_fdre_C_Q)         0.141     0.702 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.103     0.805    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X24Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.850 f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.305     1.155    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X21Y1          FDCE                                         f  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Subsystem_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  Subsystem_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.812     0.812    Subsystem_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  Subsystem_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    Subsystem_i/clk_wiz_0/inst/clk_out1_Subsystem_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  Subsystem_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9320, routed)        0.831     0.831    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y1          FDCE                                         r  Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X21Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.734    Subsystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.421    





