

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_28_13_5_3_0_2u_config2_s'
================================================================
* Date:           Tue Apr  1 19:25:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.460 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1455|     1455|  7.275 us|  7.275 us|  1455|  1455|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_28_13_5_3_0_2u_config2_s_fu_132  |compute_output_buffer_2d_array_array_ap_fixed_28_13_5_3_0_2u_config2_s  |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1453|     1453|         5|          3|          1|   484|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       44|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      3|     1245|     3050|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      110|     -|
|Register             |        -|      -|       18|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      3|     1263|     3204|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_28_13_5_3_0_2u_config2_s_fu_132  |compute_output_buffer_2d_array_array_ap_fixed_28_13_5_3_0_2u_config2_s  |        0|   3|  1245|  3050|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                              |                                                                        |        0|   3|  1245|  3050|    0|
    +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_229_p2                        |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp22  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_condition_160                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_223_p2                       |      icmp|   0|  0|  16|           9|           6|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  44|          24|          14|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |indvar_flatten_fu_122                 |   9|          2|    9|         18|
    |layer2_out_blk_n                      |   9|          2|    1|          2|
    |layer2_out_write                      |   9|          2|    1|          2|
    |layer9_out_blk_n                      |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 110|         24|   27|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                              Name                                              | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                       |  3|   0|    3|          0|
    |ap_done_reg                                                                                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                         |  1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_28_13_5_3_0_2u_config2_s_fu_132_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln24_reg_274                                                                               |  1|   0|    1|          0|
    |indvar_flatten_fu_122                                                                           |  9|   0|    9|          0|
    |start_once_reg                                                                                  |  1|   0|    1|          0|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                           | 18|   0|   18|          0|
    +------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<28,13,5,3,0>,2u>,config2>|  return value|
|layer9_out_dout            |   in|   48|     ap_fifo|                                                              layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|   10|     ap_fifo|                                                              layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|   10|     ap_fifo|                                                              layer9_out|       pointer|
|layer9_out_empty_n         |   in|    1|     ap_fifo|                                                              layer9_out|       pointer|
|layer9_out_read            |  out|    1|     ap_fifo|                                                              layer9_out|       pointer|
|layer2_out_din             |  out|   56|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|   10|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|   10|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_full_n          |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_write           |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

