$comment
	File created using the following command:
		vcd file prueba2.msim.vcd -direction
$end
$date
	Fri May 24 15:48:34 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module prueba2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 2 " eALUOp [1:0] $end
$var reg 1 # memToReg $end
$var reg 1 $ muxA $end
$var reg 2 % muxB [1:0] $end
$var reg 1 & regDst $end
$var reg 1 ' regWrite $end
$var wire 1 ( salidaPrueba [15] $end
$var wire 1 ) salidaPrueba [14] $end
$var wire 1 * salidaPrueba [13] $end
$var wire 1 + salidaPrueba [12] $end
$var wire 1 , salidaPrueba [11] $end
$var wire 1 - salidaPrueba [10] $end
$var wire 1 . salidaPrueba [9] $end
$var wire 1 / salidaPrueba [8] $end
$var wire 1 0 salidaPrueba [7] $end
$var wire 1 1 salidaPrueba [6] $end
$var wire 1 2 salidaPrueba [5] $end
$var wire 1 3 salidaPrueba [4] $end
$var wire 1 4 salidaPrueba [3] $end
$var wire 1 5 salidaPrueba [2] $end
$var wire 1 6 salidaPrueba [1] $end
$var wire 1 7 salidaPrueba [0] $end
$var wire 1 8 sampler $end
$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var tri1 1 < devclrn $end
$var tri1 1 = devpor $end
$var tri1 1 > devoe $end
$var wire 1 ? registerFile|array_reg_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 @ registerFile|array_reg_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 A registerFile|array_reg_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 B registerFile|array_reg_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 C registerFile|array_reg_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 D registerFile|array_reg_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 E registerFile|array_reg_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 F registerFile|array_reg_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 G registerFile|array_reg_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 H registerFile|array_reg_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 I registerFile|array_reg_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 J decoder|Add0~0_combout $end
$var wire 1 K decoder|Add0~6_combout $end
$var wire 1 L decoder|Add0~10_combout $end
$var wire 1 M decoder|Add0~28_combout $end
$var wire 1 N decoder|Add0~32_combout $end
$var wire 1 O decoder|Add0~41 $end
$var wire 1 P decoder|Add0~42_combout $end
$var wire 1 Q decoder|Equal0~0_combout $end
$var wire 1 R decoder|counter~1_combout $end
$var wire 1 S decoder|counter~8_combout $end
$var wire 1 T muxA~combout $end
$var wire 1 U regWrite~combout $end
$var wire 1 V clk~combout $end
$var wire 1 W clk~clkctrl_outclk $end
$var wire 1 X decoder|counter~2_combout $end
$var wire 1 Y decoder|Add0~1 $end
$var wire 1 Z decoder|Add0~3 $end
$var wire 1 [ decoder|Add0~4_combout $end
$var wire 1 \ decoder|Add0~5 $end
$var wire 1 ] decoder|Add0~7 $end
$var wire 1 ^ decoder|Add0~8_combout $end
$var wire 1 _ decoder|Add0~9 $end
$var wire 1 ` decoder|Add0~11 $end
$var wire 1 a decoder|Add0~12_combout $end
$var wire 1 b decoder|Add0~13 $end
$var wire 1 c decoder|Add0~14_combout $end
$var wire 1 d decoder|counter~0_combout $end
$var wire 1 e decoder|Add0~15 $end
$var wire 1 f decoder|Add0~16_combout $end
$var wire 1 g decoder|counter~3_combout $end
$var wire 1 h decoder|Add0~17 $end
$var wire 1 i decoder|Add0~18_combout $end
$var wire 1 j decoder|Add0~19 $end
$var wire 1 k decoder|Add0~20_combout $end
$var wire 1 l decoder|counter~4_combout $end
$var wire 1 m decoder|Add0~21 $end
$var wire 1 n decoder|Add0~22_combout $end
$var wire 1 o decoder|Add0~23 $end
$var wire 1 p decoder|Add0~24_combout $end
$var wire 1 q decoder|Add0~25 $end
$var wire 1 r decoder|Add0~26_combout $end
$var wire 1 s decoder|counter~5_combout $end
$var wire 1 t decoder|Add0~27 $end
$var wire 1 u decoder|Add0~29 $end
$var wire 1 v decoder|Add0~30_combout $end
$var wire 1 w decoder|Add0~31 $end
$var wire 1 x decoder|Add0~33 $end
$var wire 1 y decoder|Add0~34_combout $end
$var wire 1 z decoder|counter~6_combout $end
$var wire 1 { decoder|Add0~35 $end
$var wire 1 | decoder|Add0~36_combout $end
$var wire 1 } decoder|counter~7_combout $end
$var wire 1 ~ decoder|Add0~37 $end
$var wire 1 !! decoder|Add0~39 $end
$var wire 1 "! decoder|Add0~40_combout $end
$var wire 1 #! decoder|Add0~38_combout $end
$var wire 1 $! decoder|Equal0~5_combout $end
$var wire 1 %! decoder|Equal0~3_combout $end
$var wire 1 &! decoder|Equal0~2_combout $end
$var wire 1 '! decoder|Add0~2_combout $end
$var wire 1 (! decoder|Equal0~1_combout $end
$var wire 1 )! decoder|Equal0~4_combout $end
$var wire 1 *! decoder|Equal0~6_combout $end
$var wire 1 +! decoder|State~0_combout $end
$var wire 1 ,! decoder|State~regout $end
$var wire 1 -! decoder|State~clkctrl_outclk $end
$var wire 1 .! ~GND~combout $end
$var wire 1 /! memToReg~combout $end
$var wire 1 0! memToReg~_wirecell_combout $end
$var wire 1 1! registerFile|array_reg_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 2! aMuxAluSrcB|Mux31~0_combout $end
$var wire 1 3! registerFile|array_reg_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 4! aMuxAluSrcB|Mux30~0_combout $end
$var wire 1 5! regAluOut|temp[1]~15_combout $end
$var wire 1 6! registerFile|array_reg_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 7! aMuxAluSrcB|Mux29~0_combout $end
$var wire 1 8! regAluOut|temp[1]~16 $end
$var wire 1 9! regAluOut|temp[2]~17_combout $end
$var wire 1 :! registerFile|array_reg_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 ;! aMuxAluSrcB|Mux28~0_combout $end
$var wire 1 <! regAluOut|temp[2]~18 $end
$var wire 1 =! regAluOut|temp[3]~19_combout $end
$var wire 1 >! aMuxAluSrcB|Mux28~1_combout $end
$var wire 1 ?! regAluOut|temp[3]~20 $end
$var wire 1 @! regAluOut|temp[4]~21_combout $end
$var wire 1 A! regAluOut|temp[4]~22 $end
$var wire 1 B! regAluOut|temp[5]~23_combout $end
$var wire 1 C! regAluOut|temp[5]~24 $end
$var wire 1 D! regAluOut|temp[6]~25_combout $end
$var wire 1 E! regAluOut|temp[6]~26 $end
$var wire 1 F! regAluOut|temp[7]~27_combout $end
$var wire 1 G! regAluOut|temp[7]~28 $end
$var wire 1 H! regAluOut|temp[8]~29_combout $end
$var wire 1 I! regAluOut|temp[8]~30 $end
$var wire 1 J! regAluOut|temp[9]~31_combout $end
$var wire 1 K! regAluOut|temp[9]~32 $end
$var wire 1 L! regAluOut|temp[10]~33_combout $end
$var wire 1 M! regAluOut|temp[10]~34 $end
$var wire 1 N! regAluOut|temp[11]~35_combout $end
$var wire 1 O! regAluOut|temp[11]~36 $end
$var wire 1 P! regAluOut|temp[12]~37_combout $end
$var wire 1 Q! regAluOut|temp[12]~38 $end
$var wire 1 R! regAluOut|temp[13]~39_combout $end
$var wire 1 S! regAluOut|temp[13]~40 $end
$var wire 1 T! regAluOut|temp[14]~41_combout $end
$var wire 1 U! registerFile|array_reg_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 V! regAluOut|temp[14]~42 $end
$var wire 1 W! regAluOut|temp[15]~43_combout $end
$var wire 1 X! regAluOut|temp [31] $end
$var wire 1 Y! regAluOut|temp [30] $end
$var wire 1 Z! regAluOut|temp [29] $end
$var wire 1 [! regAluOut|temp [28] $end
$var wire 1 \! regAluOut|temp [27] $end
$var wire 1 ]! regAluOut|temp [26] $end
$var wire 1 ^! regAluOut|temp [25] $end
$var wire 1 _! regAluOut|temp [24] $end
$var wire 1 `! regAluOut|temp [23] $end
$var wire 1 a! regAluOut|temp [22] $end
$var wire 1 b! regAluOut|temp [21] $end
$var wire 1 c! regAluOut|temp [20] $end
$var wire 1 d! regAluOut|temp [19] $end
$var wire 1 e! regAluOut|temp [18] $end
$var wire 1 f! regAluOut|temp [17] $end
$var wire 1 g! regAluOut|temp [16] $end
$var wire 1 h! regAluOut|temp [15] $end
$var wire 1 i! regAluOut|temp [14] $end
$var wire 1 j! regAluOut|temp [13] $end
$var wire 1 k! regAluOut|temp [12] $end
$var wire 1 l! regAluOut|temp [11] $end
$var wire 1 m! regAluOut|temp [10] $end
$var wire 1 n! regAluOut|temp [9] $end
$var wire 1 o! regAluOut|temp [8] $end
$var wire 1 p! regAluOut|temp [7] $end
$var wire 1 q! regAluOut|temp [6] $end
$var wire 1 r! regAluOut|temp [5] $end
$var wire 1 s! regAluOut|temp [4] $end
$var wire 1 t! regAluOut|temp [3] $end
$var wire 1 u! regAluOut|temp [2] $end
$var wire 1 v! regAluOut|temp [1] $end
$var wire 1 w! regAluOut|temp [0] $end
$var wire 1 x! decoder|counter [21] $end
$var wire 1 y! decoder|counter [20] $end
$var wire 1 z! decoder|counter [19] $end
$var wire 1 {! decoder|counter [18] $end
$var wire 1 |! decoder|counter [17] $end
$var wire 1 }! decoder|counter [16] $end
$var wire 1 ~! decoder|counter [15] $end
$var wire 1 !" decoder|counter [14] $end
$var wire 1 "" decoder|counter [13] $end
$var wire 1 #" decoder|counter [12] $end
$var wire 1 $" decoder|counter [11] $end
$var wire 1 %" decoder|counter [10] $end
$var wire 1 &" decoder|counter [9] $end
$var wire 1 '" decoder|counter [8] $end
$var wire 1 (" decoder|counter [7] $end
$var wire 1 )" decoder|counter [6] $end
$var wire 1 *" decoder|counter [5] $end
$var wire 1 +" decoder|counter [4] $end
$var wire 1 ," decoder|counter [3] $end
$var wire 1 -" decoder|counter [2] $end
$var wire 1 ." decoder|counter [1] $end
$var wire 1 /" decoder|counter [0] $end
$var wire 1 0" muxB~combout [1] $end
$var wire 1 1" muxB~combout [0] $end
$var wire 1 2" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 3" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 4" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 5" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 6" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 7" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 8" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 9" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 :" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 ;" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 <" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 =" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 >" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 ?" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 @" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 A" registerFile|array_reg_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
0#
0$
b1 %
1&
1'
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
x8
09
1:
x;
1<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
0W
1X
0Y
1Z
0[
0\
1]
0^
0_
1`
0a
0b
0c
0d
1e
0f
0g
0h
0i
1j
0k
0l
0m
0n
1o
0p
0q
0r
0s
1t
0u
0v
1w
0x
0y
0z
1{
0|
0}
0~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
15!
06!
17!
08!
09!
0:!
0;!
0<!
1=!
1>!
0?!
0@!
1A!
0B!
0C!
0D!
1E!
0F!
0G!
0H!
1I!
0J!
0K!
0L!
1M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
1V!
0W!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
zg!
zf!
ze!
zd!
zc!
zb!
za!
z`!
z_!
z^!
z]!
z\!
z[!
zZ!
zY!
zX!
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
11"
00"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
$end
#5000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#10000
0!
0V
0W
18
#15000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#20000
0!
0V
0W
18
#25000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#30000
0!
0V
0W
18
#35000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#40000
0!
0V
0W
18
#45000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#50000
0!
0V
0W
18
#55000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
1K
0\
1[
0K
#60000
0!
0V
0W
18
#65000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
1K
#70000
0!
0V
0W
18
#75000
1!
1V
1W
08
0."
0-"
0/"
1,"
1Z
1'!
0\
1[
0Y
1J
0]
0K
0[
1]
1K
0'!
1X
1^
0^
#80000
0!
0V
0W
18
#85000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#90000
0!
0V
0W
18
#95000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#100000
0!
0V
0W
18
#105000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#110000
0!
0V
0W
18
#115000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
0]
0K
0'!
1X
1]
1K
1^
0^
#120000
0!
0V
0W
18
#125000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#130000
0!
0V
0W
18
#135000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
0]
0K
0\
1[
1^
1]
1K
0^
#140000
0!
0V
0W
18
#145000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
0]
0K
1^
#150000
0!
0V
0W
18
#155000
1!
1V
1W
08
0."
1+"
0-"
0/"
0,"
1(!
1Z
1'!
1_
0^
0\
1[
0Y
1J
1]
1K
0[
1L
0K
0'!
1X
0_
1^
1R
0L
0R
#160000
0!
0V
0W
18
#165000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#170000
0!
0V
0W
18
#175000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#180000
0!
0V
0W
18
#185000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#190000
0!
0V
0W
18
#195000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#200000
0!
0V
0W
18
#205000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#210000
0!
0V
0W
18
#215000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
1K
0\
1[
0K
#220000
0!
0V
0W
18
#225000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
1K
#230000
0!
0V
0W
18
#235000
1!
1V
1W
08
0."
0-"
0/"
1,"
1Z
1'!
0\
1[
0Y
1J
0]
0K
0[
1]
1K
0'!
1X
1_
0^
0_
1^
1L
0L
1R
0R
#240000
0!
0V
0W
18
#245000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#250000
0!
0V
0W
18
#255000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#260000
0!
0V
0W
18
#265000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#270000
0!
0V
0W
18
#275000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
0]
0K
0'!
1X
1]
1K
1_
0^
0_
1^
1L
0L
1R
0R
#280000
0!
0V
0W
18
#285000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#290000
0!
0V
0W
18
#295000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
0]
0K
0\
1[
1_
0^
1]
1K
1L
0_
1^
1R
0L
0R
#300000
0!
0V
0W
18
#305000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
0]
0K
1_
0^
1L
1R
#310000
0!
0V
0W
18
#315000
1!
1V
1W
08
0."
0+"
0-"
0/"
0,"
1*"
1(!
1Z
1'!
0_
1^
0\
1[
0Y
1J
1]
1K
0`
0L
0[
1`
1L
0K
0'!
1X
0^
1a
0R
0a
1R
#320000
0!
0V
0W
18
#325000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#330000
0!
0V
0W
18
#335000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#340000
0!
0V
0W
18
#345000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#350000
0!
0V
0W
18
#355000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#360000
0!
0V
0W
18
#365000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#370000
0!
0V
0W
18
#375000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
1K
0\
1[
0K
#380000
0!
0V
0W
18
#385000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
1K
#390000
0!
0V
0W
18
#395000
1!
1V
1W
08
0."
0-"
0/"
1,"
1Z
1'!
0\
1[
0Y
1J
0]
0K
0[
1]
1K
0'!
1X
1^
0^
#400000
0!
0V
0W
18
#405000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#410000
0!
0V
0W
18
#415000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#420000
0!
0V
0W
18
#425000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#430000
0!
0V
0W
18
#435000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
0]
0K
0'!
1X
1]
1K
1^
0^
#440000
0!
0V
0W
18
#445000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#450000
0!
0V
0W
18
#455000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
0]
0K
0\
1[
1^
1]
1K
0^
#460000
0!
0V
0W
18
#465000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
0]
0K
1^
#470000
0!
0V
0W
18
#475000
1!
1V
1W
08
0."
1+"
0-"
0/"
0,"
1(!
1Z
1'!
1_
0^
0\
1[
0Y
1J
1]
1K
0[
0`
0L
0K
0'!
1X
0_
1^
1a
0R
1`
1L
0a
1R
#480000
0!
0V
0W
18
#485000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#490000
0!
0V
0W
18
#495000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#500000
0!
0V
0W
18
#505000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#510000
0!
0V
0W
18
#515000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#520000
0!
0V
0W
18
#525000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#530000
0!
0V
0W
18
#535000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
1K
0\
1[
0K
#540000
0!
0V
0W
18
#545000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
1K
#550000
0!
0V
0W
18
#555000
1!
1V
1W
08
0."
0-"
0/"
1,"
1Z
1'!
0\
1[
0Y
1J
0]
0K
0[
1]
1K
0'!
1X
1_
0^
0_
1^
0`
0L
1`
1L
1a
0R
0a
1R
#560000
0!
0V
0W
18
#565000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#570000
0!
0V
0W
18
#575000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#580000
0!
0V
0W
18
#585000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#590000
0!
0V
0W
18
#595000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
0]
0K
0'!
1X
1]
1K
1_
0^
0_
1^
0`
0L
1`
1L
1a
0R
0a
1R
#600000
0!
0V
0W
18
#605000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#610000
0!
0V
0W
18
#615000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
0]
0K
0\
1[
1_
0^
1]
1K
0`
0L
0_
1^
1a
0R
1`
1L
0a
1R
#620000
0!
0V
0W
18
#625000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
0]
0K
1_
0^
0`
0L
1a
0R
#630000
0!
0V
0W
18
#635000
1!
1V
1W
08
0."
1)"
0+"
0-"
0/"
0,"
0*"
1(!
1Z
1'!
1b
0a
0_
1^
0\
1[
0Y
1J
1]
1K
1`
1L
0[
1c
0L
0K
0'!
1X
0^
0b
1a
1R
1d
0R
0c
0d
#640000
0!
0V
0W
18
#645000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#650000
0!
0V
0W
18
#655000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#660000
0!
0V
0W
18
#665000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#670000
0!
0V
0W
18
#675000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#680000
0!
0V
0W
18
#685000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#690000
0!
0V
0W
18
#695000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
1K
0\
1[
0K
#700000
0!
0V
0W
18
#705000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
1K
#710000
0!
0V
0W
18
#715000
1!
1V
1W
08
0."
0-"
0/"
1,"
1Z
1'!
0\
1[
0Y
1J
0]
0K
0[
1]
1K
0'!
1X
1^
0^
#720000
0!
0V
0W
18
#725000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#730000
0!
0V
0W
18
#735000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#740000
0!
0V
0W
18
#745000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#750000
0!
0V
0W
18
#755000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
0]
0K
0'!
1X
1]
1K
1^
0^
#760000
0!
0V
0W
18
#765000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#770000
0!
0V
0W
18
#775000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
0]
0K
0\
1[
1^
1]
1K
0^
#780000
0!
0V
0W
18
#785000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
0]
0K
1^
#790000
0!
0V
0W
18
#795000
1!
1V
1W
08
0."
1+"
0-"
0/"
0,"
1(!
1Z
1'!
1_
0^
0\
1[
0Y
1J
1]
1K
0[
1L
0K
0'!
1X
0_
1^
1R
0L
0R
#800000
0!
0V
0W
18
#805000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#810000
0!
0V
0W
18
#815000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#820000
0!
0V
0W
18
#825000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#830000
0!
0V
0W
18
#835000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#840000
0!
0V
0W
18
#845000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#850000
0!
0V
0W
18
#855000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
1K
0\
1[
0K
#860000
0!
0V
0W
18
#865000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
1K
#870000
0!
0V
0W
18
#875000
1!
1V
1W
08
0."
0-"
0/"
1,"
1Z
1'!
0\
1[
0Y
1J
0]
0K
0[
1]
1K
0'!
1X
1_
0^
0_
1^
1L
0L
1R
0R
#880000
0!
0V
0W
18
#885000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#890000
0!
0V
0W
18
#895000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#900000
0!
0V
0W
18
#905000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#910000
0!
0V
0W
18
#915000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
0]
0K
0'!
1X
1]
1K
1_
0^
0_
1^
1L
0L
1R
0R
#920000
0!
0V
0W
18
#925000
1!
1V
1W
08
1/"
1Y
0J
1'!
0X
#930000
0!
0V
0W
18
#935000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1\
0[
1Z
1'!
1X
0]
0K
0\
1[
1_
0^
1]
1K
1L
0_
1^
1R
0L
0R
#940000
0!
0V
0W
18
#945000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1\
0[
0]
0K
1_
0^
1L
1R
#950000
0!
0V
0W
18
#955000
1!
1V
1W
08
0."
0+"
0-"
0/"
0,"
1*"
1(!
1Z
1'!
0_
1^
0\
1[
0Y
1J
1]
1K
0`
0L
0[
1`
1L
0K
0'!
1X
0^
1b
0a
0R
0b
1a
1R
1c
0c
1d
0d
#960000
0!
0V
0W
18
#965000
1!
1V
1W
08
1/"
0(!
1Y
0J
1'!
0X
#970000
0!
0V
0W
18
#975000
1!
1V
1W
08
1."
0/"
0Z
0'!
0Y
1J
1[
1Z
1'!
1X
0[
#980000
0!
0V
0W
18
#985000
1!
1V
1W
08
1/"
1Y
0J
0Z
0'!
0X
1[
#990000
0!
0V
0W
18
#995000
1!
1V
1W
08
0."
1-"
0/"
1Z
1'!
1\
0[
0Y
1J
0\
1[
1K
0'!
1X
0K
#1000000
