# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do regfile_2D_memory_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2 {C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:27 on Sep 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/bblea/source/repos/ECE3710Project/lab2" C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v 
# -- Compiling module regfile_2D_memory
# 
# Top level modules:
# 	regfile_2D_memory
# End time: 16:34:27 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:44 on Sep 17,2020
# vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/regfile_2D_memory.v 
# -- Compiling module regfile_2D_memory
# 
# Top level modules:
# 	regfile_2D_memory
# End time: 16:37:44 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/tb_regfile_2D_memory.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:44 on Sep 17,2020
# vlog -reportprogress 300 -work work C:/Users/bblea/source/repos/ECE3710Project/lab2/tb_regfile_2D_memory.v 
# -- Compiling module tb_regfile_2D_memory
# 
# Top level modules:
# 	tb_regfile_2D_memory
# End time: 16:37:44 on Sep 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_regfile_2D_memory
# vsim work.tb_regfile_2D_memory 
# Start time: 16:37:49 on Sep 17,2020
# Loading work.tb_regfile_2D_memory
# Loading work.regfile_2D_memory
add wave sim:/tb_regfile_2D_memory/*
run -continue
run -continue
run
# ALUBus: 0x0 (0), regEnable: 0x0 (0), r0: 0xx (x), r1: 0xx (x), time:0
# ALUBus: 0x0 (0), regEnable: 0x0 (0), r0: 0x0 (0), r1: 0x0 (0), time:5
# ALUBus: 0x1 (1), regEnable: 0x4000 (16384), r0: 0x0 (0), r1: 0x0 (0), time:22
# ALUBus: 0xf (15), regEnable: 0x4000 (16384), r0: 0x0 (0), r1: 0x0 (0), time:32
# ALUBus: 0xf (15), regEnable: 0x8000 (-32768), r0: 0x0 (0), r1: 0x0 (0), time:62
run
run
# End time: 16:40:28 on Sep 17,2020, Elapsed time: 0:02:39
# Errors: 0, Warnings: 0
