<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Hardware_Test.twx Hardware_Test.ncd -o Hardware_Test.twr
Hardware_Test.pcf -ucf Hardware_Test.ucf

</twCmdLine><twDesign>Hardware_Test.ncd</twDesign><twDesignPath>Hardware_Test.ncd</twDesignPath><twPCF>Hardware_Test.pcf</twPCF><twPcfPath>Hardware_Test.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 100 MHz HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>9619</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1201</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.115</twMinPer></twConstHead><twPathRptBanner iPaths="75" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4 (SLICE_X18Y71.C4), 75 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.885</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twDest><twTotPathDel>6.067</twTotPathDel><twClkSkew dest = "0.143" src = "0.156">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N106</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_lut_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>N106</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y72.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_l1</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_lut</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_l1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5_cy1</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.544</twLogDel><twRouteDel>4.523</twRouteDel><twTotDel>6.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.903</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twDest><twTotPathDel>6.044</twTotPathDel><twClkSkew dest = "0.233" src = "0.251">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N106</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_lut_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>N106</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y72.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_l1</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_lut</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_l1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5_cy1</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>4.483</twRouteDel><twTotDel>6.044</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.951</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_5</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twDest><twTotPathDel>5.996</twTotPathDel><twClkSkew dest = "0.233" src = "0.251">0.018</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_5</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.888</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y75.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>N106</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_lut_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y72.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.132</twDelInfo><twComp>N106</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y72.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_l1</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_lut</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5_cy</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In1_l1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4-In5_cy1</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/state_FSM_FFd4</twBEL></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>4.435</twRouteDel><twTotDel>5.996</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5 (SLICE_X17Y76.B1), 28 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.559</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twDest><twTotPathDel>5.395</twTotPathDel><twClkSkew dest = "0.240" src = "0.251">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT61</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>4.067</twRouteDel><twTotDel>5.395</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.582</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twDest><twTotPathDel>5.372</twTotPathDel><twClkSkew dest = "0.240" src = "0.251">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT61</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twBEL></twPathDel><twLogDel>1.345</twLogDel><twRouteDel>4.027</twRouteDel><twTotDel>5.372</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.627</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_1</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twDest><twTotPathDel>5.327</twTotPathDel><twClkSkew dest = "0.240" src = "0.251">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_1</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.839</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y76.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT61</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_5</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>3.999</twRouteDel><twTotDel>5.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>24.9</twPctLog><twPctRoute>75.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1 (SLICE_X17Y74.B1), 28 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.579</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twDest><twTotPathDel>5.371</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y69.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D6</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT22</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>4.043</twRouteDel><twTotDel>5.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.602</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twDest><twTotPathDel>5.348</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X20Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;7&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.D3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.936</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o82</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT22</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twBEL></twPathDel><twLogDel>1.345</twLogDel><twRouteDel>4.003</twRouteDel><twTotDel>5.348</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.647</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_1</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twDest><twTotPathDel>5.303</twTotPathDel><twClkSkew dest = "0.236" src = "0.251">0.015</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_1</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X19Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X19Y69.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.043</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/rx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o81</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y71.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/fcs[7]_datain[7]_equal_56_o</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y71.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y74.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT212</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y74.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter&lt;3&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/Mmux_state[4]_X_8_o_wide_mux_67_OUT22</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Recieve/counter_1</twBEL></twPathDel><twLogDel>1.328</twLogDel><twRouteDel>3.975</twRouteDel><twTotDel>5.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/state (SLICE_X26Y39.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/tx_busy_old</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/state</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew dest = "0.031" src = "0.029">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/tx_busy_old</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/state</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X27Y39.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/tx_busy_old</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/tx_busy_old</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y39.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.017</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/tx_busy_old</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y39.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/state</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/state_rstpot</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_Read_Write/state</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.017</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>95.9</twPctLog><twPctRoute>4.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2 (SLICE_X36Y50.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs&lt;6&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y50.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y50.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs&lt;6&gt;</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Transmitter/Mmux_state[4]_X_9_o_wide_mux_119_OUT3</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Transmitter/fcs_2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd4 (SLICE_X36Y49.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd3</twSrc><twDest BELType="FF">Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd4</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd3</twSrc><twDest BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd5</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd5</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd4-In1</twBEL><twBEL>Inst_Profibus_Unit/Inst_Profibus_Transmitter/state_FSM_FFd4</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>77.3</twPctLog><twPctRoute>22.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="clk_BUFGP/IBUFG"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_UART_TX_CTRL/bitIndex&lt;3&gt;/CLK" logResource="Inst_UART_TX_CTRL/bitIndex_0/CK" locationPin="SLICE_X28Y92.CLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tcp" slack="9.570" period="10.000" constraintValue="10.000" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_UART_TX_CTRL/bitIndex&lt;3&gt;/CLK" logResource="Inst_UART_TX_CTRL/bitIndex_1/CK" locationPin="SLICE_X28Y92.CLK" clockNet="clk_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC = MAXDELAY TO TIMEGRP         &quot;TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC&quot; TS_clk DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>8.066</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC (SLICE_X17Y35.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>1.934</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twTotPathDel>8.066</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.263</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twBEL></twPathDel><twLogDel>1.329</twLogDel><twRouteDel>6.737</twRouteDel><twTotDel>8.066</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>7.096</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twTotPathDel>2.904</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twBEL></twPathDel><twLogDel>0.986</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>2.904</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC (SLICE_X17Y35.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>2.324</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twTotPathDel>7.676</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">6.263</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twComp></twPathDel><twLogDel>1.103</twLogDel><twRouteDel>6.573</twRouteDel><twTotDel>7.676</twTotDel><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>7.486</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twTotPathDel>2.514</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.444</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twComp></twPathDel><twLogDel>0.760</twLogDel><twRouteDel>1.754</twRouteDel><twTotDel>2.514</twTotDel><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC&quot; TS_clk DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC (SLICE_X17Y35.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>1.776</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y35.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twBEL></twPathDel><twLogDel>0.545</twLogDel><twRouteDel>1.231</twRouteDel><twTotDel>1.776</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="44"><twSlack>4.843</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">3.920</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_525_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y35.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>4.211</twRouteDel><twTotDel>4.843</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twDestClk><twPctLog>13.0</twPctLog><twPctRoute>87.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC (SLICE_X17Y35.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="45"><twSlack>1.544</twSlack><twSrc BELType="FF">Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X26Y40.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/tx</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twComp></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>1.107</twRouteDel><twTotDel>1.544</twTotDel><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="46"><twSlack>4.611</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.A4</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">3.920</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y35.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/TX_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y35.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.167</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_tx_s_AND_524_o</twComp></twPathDel><twLogDel>0.524</twLogDel><twRouteDel>4.087</twRouteDel><twTotDel>4.611</twTotDel><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="47" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC = MAXDELAY TO TIMEGRP         &quot;TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC&quot; TS_clk DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.435</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC (SLICE_X12Y42.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathFromToDelay"><twSlack>2.565</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twTotPathDel>7.435</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">5.741</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>6.210</twRouteDel><twTotDel>7.435</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twDestClk><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathFromToDelay"><twSlack>3.626</twSlack><twSrc BELType="PAD">rx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twTotPathDel>6.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>rx</twComp><twBEL>rx</twBEL><twBEL>rx_IBUF</twBEL><twBEL>ProtoComp55.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.680</twDelInfo><twComp>rx_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>5.149</twRouteDel><twTotDel>6.374</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC (SLICE_X12Y42.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathFromToDelay"><twSlack>2.631</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twTotPathDel>7.369</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">5.741</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twComp></twPathDel><twLogDel>1.041</twLogDel><twRouteDel>6.328</twRouteDel><twTotDel>7.369</twTotDel><twPctLog>14.1</twPctLog><twPctRoute>85.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathFromToDelay"><twSlack>3.692</twSlack><twSrc BELType="PAD">rx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twTotPathDel>6.308</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>rx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>rx</twComp><twBEL>rx</twBEL><twBEL>rx_IBUF</twBEL><twBEL>ProtoComp55.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.680</twDelInfo><twComp>rx_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twComp></twPathDel><twLogDel>1.041</twLogDel><twRouteDel>5.267</twRouteDel><twTotDel>6.308</twTotDel><twPctLog>16.5</twPctLog><twPctRoute>83.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC&quot; TS_clk DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC (SLICE_X12Y42.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="56"><twSlack>3.811</twSlack><twSrc BELType="PAD">rx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>rx</twComp><twBEL>rx</twBEL><twBEL>rx_IBUF</twBEL><twBEL>ProtoComp55.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.955</twDelInfo><twComp>rx_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>3.241</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="57"><twSlack>4.469</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">3.613</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_523_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y42.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>3.899</twRouteDel><twTotDel>4.469</twTotDel><twDestClk twEdge ="twFalling">Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC (SLICE_X12Y42.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="58"><twSlack>3.673</twSlack><twSrc BELType="PAD">rx</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>rx</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>P6.PAD</twSrcSite><twPathDel><twSite>P6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>rx</twComp><twBEL>rx</twBEL><twBEL>rx_IBUF</twBEL><twBEL>ProtoComp55.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.955</twDelInfo><twComp>rx_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.214</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twComp></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>3.169</twRouteDel><twTotDel>3.673</twTotDel><twPctLog>13.7</twPctLog><twPctRoute>86.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="59"><twSlack>4.331</twSlack><twSrc BELType="PAD">reset</twSrc><twDest BELType="LATCH">Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='LATCH'>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>F5.PAD</twSrcSite><twPathDel><twSite>F5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL><twBEL>ProtoComp55.IMUX.3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.A5</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">3.613</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/Inst_uart/reset_n_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y42.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/rx_s_LDC</twComp><twBEL>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y42.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.214</twDelInfo><twComp>Inst_Profibus_Unit/Inst_Profibus_UART/reset_RX_AND_522_o</twComp></twPathDel><twLogDel>0.504</twLogDel><twRouteDel>3.827</twRouteDel><twTotDel>4.331</twTotDel><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="60"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.115" actualRollup="8.066" errors="0" errorRollup="0" items="9619" itemsRollup="8"/><twConstRollup name="TS_TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC" fullName="TS_TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC = MAXDELAY TO TIMEGRP         &quot;TO_Inst_Profibus_UnitInst_Profibus_UARTTX_LDC&quot; TS_clk DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="8.066" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC" fullName="TS_TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC = MAXDELAY TO TIMEGRP         &quot;TO_Inst_Profibus_UnitInst_Profibus_UARTrx_s_LDC&quot; TS_clk DATAPATHONLY;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="7.435" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="61">0</twUnmetConstCnt><twDataSheet anchorID="62" twNameLen="15"><twClk2SUList anchorID="63" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.115</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="64" twDestWidth="5"><twDest>reset</twDest><twClk2SU><twSrc>clk</twSrc><twRiseFall>2.904</twRiseFall></twClk2SU><twClk2SU><twSrc>reset</twSrc><twRiseFall>0.859</twRiseFall><twFallFall>0.859</twFallFall></twClk2SU><twClk2SU><twSrc>rx</twSrc><twRiseFall>-0.260</twRiseFall><twFallFall>-0.260</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="65" twDestWidth="5"><twDest>rx</twDest><twClk2SU><twSrc>reset</twSrc><twRiseFall>1.527</twRiseFall><twFallFall>1.527</twFallFall></twClk2SU><twClk2SU><twSrc>rx</twSrc><twRiseFall>0.466</twRiseFall><twFallFall>0.466</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="66"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>9627</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1594</twConnCnt></twConstCov><twStats anchorID="67"><twMinPer>8.066</twMinPer><twFootnote number="1" /><twMaxFreq>123.977</twMaxFreq><twMaxFromToDel>8.066</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Aug 17 11:14:28 2022 </twTimestamp></twFoot><twClientInfo anchorID="68"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4628 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
