#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 16 12:58:33 2020
# Process ID: 14836
# Current directory: G:/FPGA_pjt/ov5640_hdmi_1_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10236 G:\FPGA_pjt\ov5640_hdmi_1_3\ov5640_hdmi.xpr
# Log file: G:/FPGA_pjt/ov5640_hdmi_1_3/vivado.log
# Journal file: G:/FPGA_pjt/ov5640_hdmi_1_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.xpr
update_compile_order -fileset sources_1
open_bd_design {G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_intf_nets axi_vdma_0_M_AXI_MM2S] [get_bd_intf_nets axi_vdma_0_M_AXI_S2MM] [get_bd_intf_nets axi_smc_M00_AXI] [get_bd_cells axi_smc]
delete_bd_objs [get_bd_nets axi_dynclk_0_LOCKED_O]
delete_bd_objs [get_bd_nets ov5640_capture_data_0_cmos_frame_clk]
delete_bd_objs [get_bd_nets ov5640_capture_data_0_cmos_frame_ce]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_O]
delete_bd_objs [get_bd_nets axi_dynclk_0_PXL_CLK_5X_O]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vtg_ce]
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
delete_bd_objs [get_bd_nets divider2_1_clk_25MHz] [get_bd_cells divider2_1]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins divider2_0/sys_clk]
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins DVI_Transmitter_0/pclk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_5X_O] [get_bd_pins DVI_Transmitter_0/pclk_x5]
connect_bd_net [get_bd_pins axi_dynclk_0/LOCKED_O] [get_bd_pins DVI_Transmitter_0/reset_n]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
connect_bd_net [get_bd_pins axi_dynclk_0/REF_CLK_I] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_tc_0/clk]
connect_bd_net [get_bd_pins axi_dynclk_0/PXL_CLK_O] [get_bd_pins v_axi4s_vid_out_0/vid_io_out_clk]
save_bd_design
connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins ov5640_capture_data_0/cmos_frame_clk] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_clk]
connect_bd_net [get_bd_pins ov5640_capture_data_0/cmos_frame_ce] [get_bd_pins v_vid_in_axi4s_0/vid_io_in_ce]
save_bd_design
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (100 MHz)} Clk_xbar {Auto} Master {/axi_vdma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (100 MHz)" }  [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (100 MHz)" }  [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dynclk_0/s00_axi} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dynclk_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tc_0/ctrl} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins v_tc_0/ctrl]
endgroup
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK1 (100 MHz)} Master {/axi_vdma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
set_property location {2 566 247} [get_bd_cells ps7_0_axi_periph]
set_property location {1 227 189} [get_bd_cells rst_ps7_0_50M]
set_property location {1 210 546} [get_bd_cells rst_ps7_0_100M]
set_property location {2 570 628} [get_bd_cells v_vid_in_axi4s_0]
set_property location {1 201 725} [get_bd_cells ov5640_capture_data_0]
set_property location {1 200 436} [get_bd_cells rst_ps7_0_100M]
set_property location {5 1678 184} [get_bd_cells DVI_Transmitter_0]
set_property location {5 1717 469} [get_bd_cells processing_system7_0]
set_property location {5 1714 678} [get_bd_cells divider2_0]
set_property location {1 151 659} [get_bd_cells ov5640_capture_data_0]
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins ps7_0_axi_periph/ACLK]
startgroup
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN]
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK]
delete_bd_objs [get_bd_nets rst_ps7_0_50M_peripheral_aresetn]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins ps7_0_axi_periph/S00_ACLK]
endgroup
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins ps7_0_axi_periph/ARESETN]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI]
connect_bd_net [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_dynclk_0/s00_axi_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins axi_vdma_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/m_axi_s2mm_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins axi_vdma_0/s_axi_lite_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_vdma_0/axi_resetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_smc/aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclk] [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_smc/aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins axi_dynclk_0/REF_CLK_I]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclken] [get_bd_pins v_tc_0/fsync_in]
undo
connect_bd_net [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_smc/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins v_vid_in_axi4s_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_pins rst_ps7_0_100M/slowest_sync_clk] [get_bd_pins processing_system7_0/FCLK_CLK1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_vdma_0/S_AXI_LITE} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_vdma_0/S_AXI_LITE]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dynclk_0/s00_axi} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_dynclk_0/s00_axi]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK1 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/v_tc_0/ctrl} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins v_tc_0/ctrl]
endgroup
save_bd_design
validate_bd_design
disconnect_bd_net /processing_system7_0_FCLK_CLK1 [get_bd_pins v_tc_0/s_axi_aclk]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
validate_bd_design
validate_bd_design -force
connect_bd_net [get_bd_pins ov5640_capture_data_0/rst_n] [get_bd_pins axi_dynclk_0/LOCKED_O]
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins v_tc_0/s_axi_aresetn]
connect_bd_net [get_bd_pins v_tc_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
save_bd_design
validate_bd_design
generate_target all [get_files  G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_axi_smc_1] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_rst_ps7_0_100M_1] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_xbar_1] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all ov5640_hdmi_auto_pc_1] }
export_ip_user_files -of_objects [get_files G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
launch_runs -jobs 6 {ov5640_hdmi_processing_system7_0_0_synth_1 ov5640_hdmi_v_tc_0_0_synth_1 ov5640_hdmi_axi_smc_1_synth_1 ov5640_hdmi_xbar_1_synth_1 ov5640_hdmi_rst_ps7_0_50M_0_synth_1 ov5640_hdmi_auto_pc_1_synth_1}
export_simulation -of_objects [get_files G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd] -directory G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.ip_user_files/sim_scripts -ip_user_files_dir G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.ip_user_files -ipstatic_source_dir G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.ip_user_files/ipstatic -lib_map_path [list {modelsim=G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.cache/compile_simlib/modelsim} {questa=G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.cache/compile_simlib/questa} {riviera=G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.cache/compile_simlib/riviera} {activehdl=G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run ov5640_hdmi_processing_system7_0_0_synth_1
wait_on_run ov5640_hdmi_v_tc_0_0_synth_1
wait_on_run ov5640_hdmi_axi_smc_1_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd]
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
file copy -force G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.runs/impl_1/ov5640_hdmi_wrapper.sysdef G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf

launch_sdk -workspace G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk -hwspec G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf
file copy -force G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.runs/impl_1/ov5640_hdmi_wrapper.sysdef G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf

file copy -force G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.runs/impl_1/ov5640_hdmi_wrapper.sysdef G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf

launch_sdk -workspace G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk -hwspec G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.sdk/ov5640_hdmi_wrapper.hdf
open_bd_design {G:/FPGA_pjt/ov5640_hdmi_1_3/ov5640_hdmi.srcs/sources_1/bd/ov5640_hdmi/ov5640_hdmi.bd}
write_bd_layout -format pdf -orientation portrait C:/Users/Administrator/Desktop/ov5640_hdmi.pdf
