# Getting started
This project is about SPMM-based Vector Processor Supporting riscv instructions

## rvv_processor_spmm
The sv code and testbench. Run on the vivado.

## Documention
The technical documentation and analysis of this project help you understand the working process of our processor. 

## Motivation
Our goal is to design and implement a vector processor for GNN acceleration. This document contains the baseline, dataflow, architecture, and innovations of the design accelerator.

## Overall architecture
<img width="1563" height="816" alt="image" src="https://github.com/brandon-lee-bo/fpgachina2025_47488/blob/main/2025NodeX/docs/pics/%E7%B3%BB%E7%BB%9F%E6%9E%B6%E6%9E%84%E5%9B%BE.png" />

## VRF
<img width="1196" height="597" alt="image" src="https://github.com/brandon-lee-bo/fpgachina2025_47488/blob/main/2025NodeX/docs/pics/VRF.png" />

## VEX
<img width="1498" height="1144" alt="image" src="https://github.com/brandon-lee-bo/fpgachina2025_47488/blob/main/2025NodeX/docs/pics/VEX.png" />

## CSR DECODER
<img width="1141" height="550" alt="image" src="https://github.com/user-attachments/assets/b3464b5d-7d8e-43aa-aa46-7215ae5a1c02" />


## ALU
<img width="981" height="354" alt="image" src="https://github.com/user-attachments/assets/08f99cc0-8d24-4465-bc4f-fb19e886e99f" />
