Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 44457d8d339344a5b69cec050cc1ef91 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aes_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aes xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aes_time_impl.sdf", for root module "aes/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aes_time_impl.sdf", for root module "aes/UUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.RB18_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module simprims_ver.RAMB18E1(INIT_00=256'b0111011000...
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32X1S_HD29
Compiling module xil_defaultlib.RAM32X1S_HD30
Compiling module xil_defaultlib.RAM32X1S_HD31
Compiling module xil_defaultlib.RAM32X1S_HD32
Compiling module xil_defaultlib.RAM32X1S_HD33
Compiling module xil_defaultlib.RAM32X1S_HD34
Compiling module xil_defaultlib.RAM32X1S_HD35
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0_aes_enc...
Compiling module xil_defaultlib.design_1_aes_encrypt_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.aes
Compiling module xil_defaultlib.glbl
Built simulation snapshot aes_time_impl
