{
  "module_name": "dcn20_hubbub.c",
  "hash_id": "1ff165076505ad9ae57f6583c9dc065ae61798c4347190fee319679cc34252cb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn20/dcn20_hubbub.c",
  "human_readable_source": " \n\n\n#include \"dcn20_hubbub.h\"\n#include \"reg_helper.h\"\n#include \"clk_mgr.h\"\n\n#define REG(reg)\\\n\thubbub1->regs->reg\n\n#define CTX \\\n\thubbub1->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\thubbub1->shifts->field_name, hubbub1->masks->field_name\n\n#define REG(reg)\\\n\thubbub1->regs->reg\n\n#define CTX \\\n\thubbub1->base.ctx\n\n#undef FN\n#define FN(reg_name, field_name) \\\n\thubbub1->shifts->field_name, hubbub1->masks->field_name\n\n#ifdef NUM_VMID\n#undef NUM_VMID\n#endif\n#define NUM_VMID 16\n\nbool hubbub2_dcc_support_swizzle(\n\t\tenum swizzle_mode_values swizzle,\n\t\tunsigned int bytes_per_element,\n\t\tenum segment_order *segment_order_horz,\n\t\tenum segment_order *segment_order_vert)\n{\n\tbool standard_swizzle = false;\n\tbool display_swizzle = false;\n\tbool render_swizzle = false;\n\n\tswitch (swizzle) {\n\tcase DC_SW_4KB_S:\n\tcase DC_SW_64KB_S:\n\tcase DC_SW_VAR_S:\n\tcase DC_SW_4KB_S_X:\n\tcase DC_SW_64KB_S_X:\n\tcase DC_SW_VAR_S_X:\n\t\tstandard_swizzle = true;\n\t\tbreak;\n\tcase DC_SW_64KB_R_X:\n\t\trender_swizzle = true;\n\t\tbreak;\n\tcase DC_SW_4KB_D:\n\tcase DC_SW_64KB_D:\n\tcase DC_SW_VAR_D:\n\tcase DC_SW_4KB_D_X:\n\tcase DC_SW_64KB_D_X:\n\tcase DC_SW_VAR_D_X:\n\t\tdisplay_swizzle = true;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (standard_swizzle) {\n\t\tif (bytes_per_element == 1) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__na;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 2) {\n\t\t\t*segment_order_horz = segment_order__non_contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 4) {\n\t\t\t*segment_order_horz = segment_order__non_contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 8) {\n\t\t\t*segment_order_horz = segment_order__na;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t}\n\tif (render_swizzle) {\n\t\tif (bytes_per_element == 2) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 4) {\n\t\t\t*segment_order_horz = segment_order__non_contiguous;\n\t\t\t*segment_order_vert = segment_order__contiguous;\n\t\t\treturn true;\n\t\t}\n\t\tif (bytes_per_element == 8) {\n\t\t\t*segment_order_horz = segment_order__contiguous;\n\t\t\t*segment_order_vert = segment_order__non_contiguous;\n\t\t\treturn true;\n\t\t}\n\t}\n\tif (display_swizzle && bytes_per_element == 8) {\n\t\t*segment_order_horz = segment_order__contiguous;\n\t\t*segment_order_vert = segment_order__non_contiguous;\n\t\treturn true;\n\t}\n\n\treturn false;\n}\n\nbool hubbub2_dcc_support_pixel_format(\n\t\tenum surface_pixel_format format,\n\t\tunsigned int *bytes_per_element)\n{\n\t \n\tswitch (format) {\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ARGB1555:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_RGB565:\n\t\t*bytes_per_element = 2;\n\t\treturn true;\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ARGB8888:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ABGR8888:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ARGB2101010:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ABGR2101010:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_RGB111110_FIX:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_BGR101111_FIX:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_RGB111110_FLOAT:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_BGR101111_FLOAT:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_RGBE:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_RGBE_ALPHA:\n\t\t*bytes_per_element = 4;\n\t\treturn true;\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ARGB16161616F:\n\tcase SURFACE_PIXEL_FORMAT_GRPH_ABGR16161616F:\n\t\t*bytes_per_element = 8;\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic void hubbub2_get_blk256_size(unsigned int *blk256_width, unsigned int *blk256_height,\n\t\tunsigned int bytes_per_element)\n{\n\t \n\t \n\tif (bytes_per_element == 1) {\n\t\t*blk256_width = 16;\n\t\t*blk256_height = 16;\n\t} else if (bytes_per_element == 2) {\n\t\t*blk256_width = 16;\n\t\t*blk256_height = 8;\n\t} else if (bytes_per_element == 4) {\n\t\t*blk256_width = 8;\n\t\t*blk256_height = 8;\n\t} else if (bytes_per_element == 8) {\n\t\t*blk256_width = 8;\n\t\t*blk256_height = 4;\n\t}\n}\n\nstatic void hubbub2_det_request_size(\n\t\tunsigned int detile_buf_size,\n\t\tunsigned int height,\n\t\tunsigned int width,\n\t\tunsigned int bpe,\n\t\tbool *req128_horz_wc,\n\t\tbool *req128_vert_wc)\n{\n\tunsigned int blk256_height = 0;\n\tunsigned int blk256_width = 0;\n\tunsigned int swath_bytes_horz_wc, swath_bytes_vert_wc;\n\n\thubbub2_get_blk256_size(&blk256_width, &blk256_height, bpe);\n\n\tswath_bytes_horz_wc = width * blk256_height * bpe;\n\tswath_bytes_vert_wc = height * blk256_width * bpe;\n\n\t*req128_horz_wc = (2 * swath_bytes_horz_wc <= detile_buf_size) ?\n\t\t\tfalse :  \n\t\t\ttrue;  \n\n\t*req128_vert_wc = (2 * swath_bytes_vert_wc <= detile_buf_size) ?\n\t\t\tfalse :  \n\t\t\ttrue;  \n}\n\nbool hubbub2_get_dcc_compression_cap(struct hubbub *hubbub,\n\t\tconst struct dc_dcc_surface_param *input,\n\t\tstruct dc_surface_dcc_cap *output)\n{\n\tstruct dc *dc = hubbub->ctx->dc;\n\t \n\tenum dcc_control dcc_control;\n\tunsigned int bpe;\n\tenum segment_order segment_order_horz, segment_order_vert;\n\tbool req128_horz_wc, req128_vert_wc;\n\n\tmemset(output, 0, sizeof(*output));\n\n\tif (dc->debug.disable_dcc == DCC_DISABLE)\n\t\treturn false;\n\n\tif (!hubbub->funcs->dcc_support_pixel_format(input->format,\n\t\t\t&bpe))\n\t\treturn false;\n\n\tif (!hubbub->funcs->dcc_support_swizzle(input->swizzle_mode, bpe,\n\t\t\t&segment_order_horz, &segment_order_vert))\n\t\treturn false;\n\n\thubbub2_det_request_size(TO_DCN20_HUBBUB(hubbub)->detile_buf_size,\n\t\t\tinput->surface_size.height,  input->surface_size.width,\n\t\t\tbpe, &req128_horz_wc, &req128_vert_wc);\n\n\tif (!req128_horz_wc && !req128_vert_wc) {\n\t\tdcc_control = dcc_control__256_256_xxx;\n\t} else if (input->scan == SCAN_DIRECTION_HORIZONTAL) {\n\t\tif (!req128_horz_wc)\n\t\t\tdcc_control = dcc_control__256_256_xxx;\n\t\telse if (segment_order_horz == segment_order__contiguous)\n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t\telse\n\t\t\tdcc_control = dcc_control__256_64_64;\n\t} else if (input->scan == SCAN_DIRECTION_VERTICAL) {\n\t\tif (!req128_vert_wc)\n\t\t\tdcc_control = dcc_control__256_256_xxx;\n\t\telse if (segment_order_vert == segment_order__contiguous)\n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t\telse\n\t\t\tdcc_control = dcc_control__256_64_64;\n\t} else {\n\t\tif ((req128_horz_wc &&\n\t\t\tsegment_order_horz == segment_order__non_contiguous) ||\n\t\t\t(req128_vert_wc &&\n\t\t\tsegment_order_vert == segment_order__non_contiguous))\n\t\t\t \n\t\t\tdcc_control = dcc_control__256_64_64;\n\t\telse\n\t\t\t \n\t\t\tdcc_control = dcc_control__128_128_xxx;\n\t}\n\n\t \n\tif ((bpe == 2) && (input->swizzle_mode == DC_SW_64KB_R_X))\n\t\tdcc_control = dcc_control__128_128_xxx;\n\n\tif (dc->debug.disable_dcc == DCC_HALF_REQ_DISALBE &&\n\t\tdcc_control != dcc_control__256_256_xxx)\n\t\treturn false;\n\n\tswitch (dcc_control) {\n\tcase dcc_control__256_256_xxx:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 256;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\tbreak;\n\tcase dcc_control__128_128_xxx:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 128;\n\t\toutput->grph.rgb.max_compressed_blk_size = 128;\n\t\toutput->grph.rgb.independent_64b_blks = false;\n\t\tbreak;\n\tcase dcc_control__256_64_64:\n\t\toutput->grph.rgb.max_uncompressed_blk_size = 256;\n\t\toutput->grph.rgb.max_compressed_blk_size = 64;\n\t\toutput->grph.rgb.independent_64b_blks = true;\n\t\tbreak;\n\tdefault:\n\t\tASSERT(false);\n\t\tbreak;\n\t}\n\toutput->capable = true;\n\toutput->const_color_support = true;\n\n\treturn true;\n}\n\nstatic enum dcn_hubbub_page_table_depth page_table_depth_to_hw(unsigned int page_table_depth)\n{\n\tenum dcn_hubbub_page_table_depth depth = 0;\n\n\tswitch (page_table_depth) {\n\tcase 1:\n\t\tdepth = DCN_PAGE_TABLE_DEPTH_1_LEVEL;\n\t\tbreak;\n\tcase 2:\n\t\tdepth = DCN_PAGE_TABLE_DEPTH_2_LEVEL;\n\t\tbreak;\n\tcase 3:\n\t\tdepth = DCN_PAGE_TABLE_DEPTH_3_LEVEL;\n\t\tbreak;\n\tcase 4:\n\t\tdepth = DCN_PAGE_TABLE_DEPTH_4_LEVEL;\n\t\tbreak;\n\tdefault:\n\t\tASSERT(false);\n\t\tbreak;\n\t}\n\n\treturn depth;\n}\n\nstatic enum dcn_hubbub_page_table_block_size page_table_block_size_to_hw(unsigned int page_table_block_size)\n{\n\tenum dcn_hubbub_page_table_block_size block_size = 0;\n\n\tswitch (page_table_block_size) {\n\tcase 4096:\n\t\tblock_size = DCN_PAGE_TABLE_BLOCK_SIZE_4KB;\n\t\tbreak;\n\tcase 65536:\n\t\tblock_size = DCN_PAGE_TABLE_BLOCK_SIZE_64KB;\n\t\tbreak;\n\tcase 32768:\n\t\tblock_size = DCN_PAGE_TABLE_BLOCK_SIZE_32KB;\n\t\tbreak;\n\tdefault:\n\t\tASSERT(false);\n\t\tblock_size = page_table_block_size;\n\t\tbreak;\n\t}\n\n\treturn block_size;\n}\n\nvoid hubbub2_init_vm_ctx(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_virt_addr_config *va_config,\n\t\tint vmid)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tstruct dcn_vmid_page_table_config virt_config;\n\n\tvirt_config.page_table_start_addr = va_config->page_table_start_addr >> 12;\n\tvirt_config.page_table_end_addr = va_config->page_table_end_addr >> 12;\n\tvirt_config.depth = page_table_depth_to_hw(va_config->page_table_depth);\n\tvirt_config.block_size = page_table_block_size_to_hw(va_config->page_table_block_size);\n\tvirt_config.page_table_base_addr = va_config->page_table_base_addr;\n\n\tdcn20_vmid_setup(&hubbub1->vmid[vmid], &virt_config);\n}\n\nint hubbub2_init_dchub_sys_ctx(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_phys_addr_config *pa_config)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tstruct dcn_vmid_page_table_config phys_config;\n\n\tREG_SET(DCN_VM_FB_LOCATION_BASE, 0,\n\t\t\tFB_BASE, pa_config->system_aperture.fb_base >> 24);\n\tREG_SET(DCN_VM_FB_LOCATION_TOP, 0,\n\t\t\tFB_TOP, pa_config->system_aperture.fb_top >> 24);\n\tREG_SET(DCN_VM_FB_OFFSET, 0,\n\t\t\tFB_OFFSET, pa_config->system_aperture.fb_offset >> 24);\n\tREG_SET(DCN_VM_AGP_BOT, 0,\n\t\t\tAGP_BOT, pa_config->system_aperture.agp_bot >> 24);\n\tREG_SET(DCN_VM_AGP_TOP, 0,\n\t\t\tAGP_TOP, pa_config->system_aperture.agp_top >> 24);\n\tREG_SET(DCN_VM_AGP_BASE, 0,\n\t\t\tAGP_BASE, pa_config->system_aperture.agp_base >> 24);\n\n\tREG_SET(DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_MSB, 0,\n\t\t\tDCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_MSB, (pa_config->page_table_default_page_addr >> 44) & 0xF);\n\tREG_SET(DCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_LSB, 0,\n\t\t\tDCN_VM_PROTECTION_FAULT_DEFAULT_ADDR_LSB, (pa_config->page_table_default_page_addr >> 12) & 0xFFFFFFFF);\n\n\tif (pa_config->gart_config.page_table_start_addr != pa_config->gart_config.page_table_end_addr) {\n\t\tphys_config.page_table_start_addr = pa_config->gart_config.page_table_start_addr >> 12;\n\t\tphys_config.page_table_end_addr = pa_config->gart_config.page_table_end_addr >> 12;\n\t\tphys_config.page_table_base_addr = pa_config->gart_config.page_table_base_addr;\n\t\tphys_config.depth = 0;\n\t\tphys_config.block_size = 0;\n\t\t\n\t\tdcn20_vmid_setup(&hubbub1->vmid[0], &phys_config);\n\t}\n\n\treturn NUM_VMID;\n}\n\nvoid hubbub2_update_dchub(struct hubbub *hubbub,\n\t\tstruct dchub_init_data *dh_data)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\n\tif (REG(DCN_VM_FB_LOCATION_TOP) == 0)\n\t\treturn;\n\n\tswitch (dh_data->fb_mode) {\n\tcase FRAME_BUFFER_MODE_ZFB_ONLY:\n\t\t \n\t\tREG_UPDATE(DCN_VM_FB_LOCATION_TOP,\n\t\t\t\tFB_TOP, 0);\n\n\t\tREG_UPDATE(DCN_VM_FB_LOCATION_BASE,\n\t\t\t\tFB_BASE, 0xFFFFFF);\n\n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_BASE,\n\t\t\t\tAGP_BASE, dh_data->zfb_phys_addr_base >> 24);\n\n\t\t \n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_BOT,\n\t\t\t\tAGP_BOT, dh_data->zfb_mc_base_addr >> 24);\n\n\t\t \n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_TOP,\n\t\t\t\tAGP_TOP, (dh_data->zfb_mc_base_addr +\n\t\t\t\t\t\tdh_data->zfb_size_in_byte - 1) >> 24);\n\t\tbreak;\n\tcase FRAME_BUFFER_MODE_MIXED_ZFB_AND_LOCAL:\n\t\t \n\n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_BASE,\n\t\t\t\tAGP_BASE, dh_data->zfb_phys_addr_base >> 24);\n\n\t\t \n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_BOT,\n\t\t\t\tAGP_BOT, dh_data->zfb_mc_base_addr >> 24);\n\n\t\t \n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_TOP,\n\t\t\t\tAGP_TOP, (dh_data->zfb_mc_base_addr +\n\t\t\t\t\t\tdh_data->zfb_size_in_byte - 1) >> 24);\n\t\tbreak;\n\tcase FRAME_BUFFER_MODE_LOCAL_ONLY:\n\t\t \n\n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_BASE,\n\t\t\t\tAGP_BASE, 0);\n\n\t\t \n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_BOT,\n\t\t\t\tAGP_BOT, 0xFFFFFF);\n\n\t\t \n\t\t \n\t\tREG_UPDATE(DCN_VM_AGP_TOP,\n\t\t\t\tAGP_TOP, 0);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tdh_data->dchub_initialzied = true;\n\tdh_data->dchub_info_valid = false;\n}\n\nvoid hubbub2_wm_read_state(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_wm *wm)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\n\tstruct dcn_hubbub_wm_set *s;\n\n\tmemset(wm, 0, sizeof(struct dcn_hubbub_wm));\n\n\ts = &wm->sets[0];\n\ts->wm_set = 0;\n\ts->data_urgent = REG_READ(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A);\n\tif (REG(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A))\n\t\ts->pte_meta_urgent = REG_READ(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A);\n\tif (REG(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A)) {\n\t\ts->sr_enter = REG_READ(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A);\n\t\ts->sr_exit = REG_READ(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A);\n\t}\n\ts->dram_clk_change = REG_READ(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A);\n\n\ts = &wm->sets[1];\n\ts->wm_set = 1;\n\ts->data_urgent = REG_READ(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B);\n\tif (REG(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B))\n\t\ts->pte_meta_urgent = REG_READ(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B);\n\tif (REG(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B)) {\n\t\ts->sr_enter = REG_READ(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B);\n\t\ts->sr_exit = REG_READ(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B);\n\t}\n\ts->dram_clk_change = REG_READ(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B);\n\n\ts = &wm->sets[2];\n\ts->wm_set = 2;\n\ts->data_urgent = REG_READ(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C);\n\tif (REG(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C))\n\t\ts->pte_meta_urgent = REG_READ(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C);\n\tif (REG(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C)) {\n\t\ts->sr_enter = REG_READ(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C);\n\t\ts->sr_exit = REG_READ(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C);\n\t}\n\ts->dram_clk_change = REG_READ(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C);\n\n\ts = &wm->sets[3];\n\ts->wm_set = 3;\n\ts->data_urgent = REG_READ(DCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D);\n\tif (REG(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D))\n\t\ts->pte_meta_urgent = REG_READ(DCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D);\n\tif (REG(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D)) {\n\t\ts->sr_enter = REG_READ(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D);\n\t\ts->sr_exit = REG_READ(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D);\n\t}\n\ts->dram_clk_change = REG_READ(DCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D);\n}\n\nvoid hubbub2_get_dchub_ref_freq(struct hubbub *hubbub,\n\t\tunsigned int dccg_ref_freq_inKhz,\n\t\tunsigned int *dchub_ref_freq_inKhz)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tuint32_t ref_div = 0;\n\tuint32_t ref_en = 0;\n\n\tREG_GET_2(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, &ref_div,\n\t\t\tDCHUBBUB_GLOBAL_TIMER_ENABLE, &ref_en);\n\n\tif (ref_en) {\n\t\tif (ref_div == 2)\n\t\t\t*dchub_ref_freq_inKhz = dccg_ref_freq_inKhz / 2;\n\t\telse\n\t\t\t*dchub_ref_freq_inKhz = dccg_ref_freq_inKhz;\n\n\t\t\n\t\t\n\t\tif (*dchub_ref_freq_inKhz < 40000 || *dchub_ref_freq_inKhz > 60000)\n\t\t\tASSERT_CRITICAL(false);\n\n\t\treturn;\n\t} else {\n\t\t*dchub_ref_freq_inKhz = dccg_ref_freq_inKhz;\n\n\t\t\n\t\tASSERT_CRITICAL(false);\n\t\treturn;\n\t}\n}\n\nstatic bool hubbub2_program_watermarks(\n\t\tstruct hubbub *hubbub,\n\t\tstruct dcn_watermark_set *watermarks,\n\t\tunsigned int refclk_mhz,\n\t\tbool safe_to_lower)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\tbool wm_pending = false;\n\t \n\tif (hubbub1_program_urgent_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\tif (hubbub1_program_stutter_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower))\n\t\twm_pending = true;\n\n\t \n\tif (hubbub1->base.ctx->dc->clk_mgr->clks.prev_p_state_change_support == true &&\n\t\thubbub1->base.ctx->dc->clk_mgr->clks.p_state_change_support == false)\n\t\tsafe_to_lower = true;\n\n\thubbub1_program_pstate_watermarks(hubbub, watermarks, refclk_mhz, safe_to_lower);\n\n\tREG_SET(DCHUBBUB_ARB_SAT_LEVEL, 0,\n\t\t\tDCHUBBUB_ARB_SAT_LEVEL, 60 * refclk_mhz);\n\tREG_UPDATE(DCHUBBUB_ARB_DF_REQ_OUTSTAND, DCHUBBUB_ARB_MIN_REQ_OUTSTAND, 180);\n\n\thubbub->funcs->allow_self_refresh_control(hubbub, !hubbub->ctx->dc->debug.disable_stutter);\n\treturn wm_pending;\n}\n\nvoid hubbub2_read_state(struct hubbub *hubbub, struct dcn_hubbub_state *hubbub_state)\n{\n\tstruct dcn20_hubbub *hubbub1 = TO_DCN20_HUBBUB(hubbub);\n\n\tif (REG(DCN_VM_FAULT_ADDR_MSB))\n\t\thubbub_state->vm_fault_addr_msb = REG_READ(DCN_VM_FAULT_ADDR_MSB);\n\n\tif (REG(DCN_VM_FAULT_ADDR_LSB))\n\t\thubbub_state->vm_fault_addr_msb = REG_READ(DCN_VM_FAULT_ADDR_LSB);\n\n\tif (REG(DCN_VM_FAULT_CNTL))\n\t\tREG_GET(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_MODE, &hubbub_state->vm_error_mode);\n\n\tif (REG(DCN_VM_FAULT_STATUS)) {\n\t\t REG_GET(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_STATUS, &hubbub_state->vm_error_status);\n\t\t REG_GET(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_VMID, &hubbub_state->vm_error_vmid);\n\t\t REG_GET(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_PIPE, &hubbub_state->vm_error_pipe);\n\t}\n\n\tif (REG(DCHUBBUB_TEST_DEBUG_INDEX) && REG(DCHUBBUB_TEST_DEBUG_DATA)) {\n\t\tREG_WRITE(DCHUBBUB_TEST_DEBUG_INDEX, 0x6);\n\t\thubbub_state->test_debug_data = REG_READ(DCHUBBUB_TEST_DEBUG_DATA);\n\t}\n\n\tif (REG(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL))\n\t\thubbub_state->watermark_change_cntl = REG_READ(DCHUBBUB_ARB_WATERMARK_CHANGE_CNTL);\n\n\tif (REG(DCHUBBUB_ARB_DRAM_STATE_CNTL))\n\t\thubbub_state->dram_state_cntl = REG_READ(DCHUBBUB_ARB_DRAM_STATE_CNTL);\n}\n\nstatic const struct hubbub_funcs hubbub2_funcs = {\n\t.update_dchub = hubbub2_update_dchub,\n\t.init_dchub_sys_ctx = hubbub2_init_dchub_sys_ctx,\n\t.init_vm_ctx = hubbub2_init_vm_ctx,\n\t.dcc_support_swizzle = hubbub2_dcc_support_swizzle,\n\t.dcc_support_pixel_format = hubbub2_dcc_support_pixel_format,\n\t.get_dcc_compression_cap = hubbub2_get_dcc_compression_cap,\n\t.wm_read_state = hubbub2_wm_read_state,\n\t.get_dchub_ref_freq = hubbub2_get_dchub_ref_freq,\n\t.program_watermarks = hubbub2_program_watermarks,\n\t.is_allow_self_refresh_enabled = hubbub1_is_allow_self_refresh_enabled,\n\t.allow_self_refresh_control = hubbub1_allow_self_refresh_control,\n\t.hubbub_read_state = hubbub2_read_state,\n};\n\nvoid hubbub2_construct(struct dcn20_hubbub *hubbub,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask)\n{\n\thubbub->base.ctx = ctx;\n\n\thubbub->base.funcs = &hubbub2_funcs;\n\n\thubbub->regs = hubbub_regs;\n\thubbub->shifts = hubbub_shift;\n\thubbub->masks = hubbub_mask;\n\n\thubbub->debug_test_index_pstate = 0xB;\n\thubbub->detile_buf_size = 164 * 1024;  \n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}