{"vcs1":{"timestamp_begin":1728161656.412410615, "rt":3.96, "ut":2.17, "st":0.53}}
{"vcselab":{"timestamp_begin":1728161660.464473280, "rt":0.88, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1728161661.447315934, "rt":0.86, "ut":0.14, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728161655.593284203}
{"VCS_COMP_START_TIME": 1728161655.593284203}
{"VCS_COMP_END_TIME": 1728161662.454374581}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v par_2_ser_shift_reg.sv par_2_ser_shift_reg_tb.sv"}
{"vcs1": {"peak_mem": 2124038}}
{"stitch_vcselab": {"peak_mem": 2124108}}
