{
  "design": {
    "design_info": {
      "boundary_crc": "0xC653BD9939515AB7",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../LVDS_sandbox.gen/sources_1/bd/ILAs",
      "name": "ILAs",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "top_0": "",
      "ila_0": ""
    },
    "ports": {
      "clk_in": {
        "direction": "I"
      },
      "reset": {
        "type": "rst",
        "direction": "I"
      },
      "l_clk_in_p": {
        "direction": "I"
      },
      "l_clk_in_n": {
        "direction": "I"
      },
      "l_clk_out_p": {
        "direction": "O"
      },
      "l_clk_out_n": {
        "direction": "O"
      }
    },
    "components": {
      "top_0": {
        "vlnv": "xilinx.com:module_ref:top:1.0",
        "ip_revision": "1",
        "xci_name": "ILAs_top_0_0",
        "xci_path": "ip\\ILAs_top_0_0\\ILAs_top_0_0.xci",
        "inst_hier_path": "top_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "l_clk_in_p": {
            "direction": "I"
          },
          "l_clk_in_n": {
            "direction": "I"
          },
          "l_clk_out_p": {
            "direction": "O"
          },
          "l_clk_out_n": {
            "direction": "O"
          },
          "lvds_output": {
            "direction": "O"
          },
          "LED_OUT": {
            "direction": "O"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "16",
        "xci_name": "ILAs_ila_0_0",
        "xci_path": "ip\\ILAs_ila_0_0\\ILAs_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "clk_in_1": {
        "ports": [
          "clk_in",
          "ila_0/clk",
          "top_0/clk_in"
        ]
      },
      "l_clk_in_n_1": {
        "ports": [
          "l_clk_in_n",
          "top_0/l_clk_in_n"
        ]
      },
      "l_clk_in_p_1": {
        "ports": [
          "l_clk_in_p",
          "top_0/l_clk_in_p"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "ila_0/probe0",
          "top_0/reset"
        ]
      },
      "top_0_l_clk_out_n": {
        "ports": [
          "top_0/l_clk_out_n",
          "l_clk_out_n"
        ]
      },
      "top_0_l_clk_out_p": {
        "ports": [
          "top_0/l_clk_out_p",
          "l_clk_out_p"
        ]
      },
      "top_0_lvds_output": {
        "ports": [
          "top_0/lvds_output",
          "ila_0/probe1"
        ]
      }
    }
  }
}