#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Test */
#define Test__0__DM__MASK 0x1C0000u
#define Test__0__DM__SHIFT 18u
#define Test__0__DR CYREG_PRT2_DR
#define Test__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Test__0__HSIOM_MASK 0x0F000000u
#define Test__0__HSIOM_SHIFT 24u
#define Test__0__INTCFG CYREG_PRT2_INTCFG
#define Test__0__INTSTAT CYREG_PRT2_INTSTAT
#define Test__0__MASK 0x40u
#define Test__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Test__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Test__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Test__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Test__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Test__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Test__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Test__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Test__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Test__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Test__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Test__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Test__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Test__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Test__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Test__0__PC CYREG_PRT2_PC
#define Test__0__PC2 CYREG_PRT2_PC2
#define Test__0__PORT 2u
#define Test__0__PS CYREG_PRT2_PS
#define Test__0__SHIFT 6u
#define Test__DR CYREG_PRT2_DR
#define Test__INTCFG CYREG_PRT2_INTCFG
#define Test__INTSTAT CYREG_PRT2_INTSTAT
#define Test__MASK 0x40u
#define Test__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Test__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Test__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Test__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Test__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Test__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Test__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Test__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Test__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Test__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Test__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Test__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Test__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Test__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Test__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Test__PC CYREG_PRT2_PC
#define Test__PC2 CYREG_PRT2_PC2
#define Test__PORT 2u
#define Test__PS CYREG_PRT2_PS
#define Test__SHIFT 6u

/* LED_1 */
#define LED_1__0__DM__MASK 0x7000u
#define LED_1__0__DM__SHIFT 12u
#define LED_1__0__DR CYREG_PRT0_DR
#define LED_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_1__0__HSIOM_MASK 0x000F0000u
#define LED_1__0__HSIOM_SHIFT 16u
#define LED_1__0__INTCFG CYREG_PRT0_INTCFG
#define LED_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_1__0__MASK 0x10u
#define LED_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_1__0__PC CYREG_PRT0_PC
#define LED_1__0__PC2 CYREG_PRT0_PC2
#define LED_1__0__PORT 0u
#define LED_1__0__PS CYREG_PRT0_PS
#define LED_1__0__SHIFT 4u
#define LED_1__DR CYREG_PRT0_DR
#define LED_1__INTCFG CYREG_PRT0_INTCFG
#define LED_1__INTSTAT CYREG_PRT0_INTSTAT
#define LED_1__MASK 0x10u
#define LED_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_1__PC CYREG_PRT0_PC
#define LED_1__PC2 CYREG_PRT0_PC2
#define LED_1__PORT 0u
#define LED_1__PS CYREG_PRT0_PS
#define LED_1__SHIFT 4u

/* LED_2 */
#define LED_2__0__DM__MASK 0x38000u
#define LED_2__0__DM__SHIFT 15u
#define LED_2__0__DR CYREG_PRT0_DR
#define LED_2__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_2__0__HSIOM_MASK 0x00F00000u
#define LED_2__0__HSIOM_SHIFT 20u
#define LED_2__0__INTCFG CYREG_PRT0_INTCFG
#define LED_2__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_2__0__MASK 0x20u
#define LED_2__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_2__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_2__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_2__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_2__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_2__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_2__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_2__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_2__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_2__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_2__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_2__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_2__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_2__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_2__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_2__0__PC CYREG_PRT0_PC
#define LED_2__0__PC2 CYREG_PRT0_PC2
#define LED_2__0__PORT 0u
#define LED_2__0__PS CYREG_PRT0_PS
#define LED_2__0__SHIFT 5u
#define LED_2__DR CYREG_PRT0_DR
#define LED_2__INTCFG CYREG_PRT0_INTCFG
#define LED_2__INTSTAT CYREG_PRT0_INTSTAT
#define LED_2__MASK 0x20u
#define LED_2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_2__PC CYREG_PRT0_PC
#define LED_2__PC2 CYREG_PRT0_PC2
#define LED_2__PORT 0u
#define LED_2__PS CYREG_PRT0_PS
#define LED_2__SHIFT 5u

/* LED_3 */
#define LED_3__0__DM__MASK 0x1C0000u
#define LED_3__0__DM__SHIFT 18u
#define LED_3__0__DR CYREG_PRT0_DR
#define LED_3__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_3__0__HSIOM_MASK 0x0F000000u
#define LED_3__0__HSIOM_SHIFT 24u
#define LED_3__0__INTCFG CYREG_PRT0_INTCFG
#define LED_3__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_3__0__MASK 0x40u
#define LED_3__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_3__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_3__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_3__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_3__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_3__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_3__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_3__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_3__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_3__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_3__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_3__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_3__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_3__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_3__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_3__0__PC CYREG_PRT0_PC
#define LED_3__0__PC2 CYREG_PRT0_PC2
#define LED_3__0__PORT 0u
#define LED_3__0__PS CYREG_PRT0_PS
#define LED_3__0__SHIFT 6u
#define LED_3__DR CYREG_PRT0_DR
#define LED_3__INTCFG CYREG_PRT0_INTCFG
#define LED_3__INTSTAT CYREG_PRT0_INTSTAT
#define LED_3__MASK 0x40u
#define LED_3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_3__PC CYREG_PRT0_PC
#define LED_3__PC2 CYREG_PRT0_PC2
#define LED_3__PORT 0u
#define LED_3__PS CYREG_PRT0_PS
#define LED_3__SHIFT 6u

/* LED_4 */
#define LED_4__0__DM__MASK 0xE00000u
#define LED_4__0__DM__SHIFT 21u
#define LED_4__0__DR CYREG_PRT0_DR
#define LED_4__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_4__0__HSIOM_MASK 0xF0000000u
#define LED_4__0__HSIOM_SHIFT 28u
#define LED_4__0__INTCFG CYREG_PRT0_INTCFG
#define LED_4__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_4__0__MASK 0x80u
#define LED_4__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_4__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_4__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_4__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_4__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_4__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_4__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_4__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_4__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_4__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_4__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_4__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_4__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_4__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_4__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_4__0__PC CYREG_PRT0_PC
#define LED_4__0__PC2 CYREG_PRT0_PC2
#define LED_4__0__PORT 0u
#define LED_4__0__PS CYREG_PRT0_PS
#define LED_4__0__SHIFT 7u
#define LED_4__DR CYREG_PRT0_DR
#define LED_4__INTCFG CYREG_PRT0_INTCFG
#define LED_4__INTSTAT CYREG_PRT0_INTSTAT
#define LED_4__MASK 0x80u
#define LED_4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_4__PC CYREG_PRT0_PC
#define LED_4__PC2 CYREG_PRT0_PC2
#define LED_4__PORT 0u
#define LED_4__PS CYREG_PRT0_PS
#define LED_4__SHIFT 7u

/* LED_5 */
#define LED_5__0__DM__MASK 0x07u
#define LED_5__0__DM__SHIFT 0u
#define LED_5__0__DR CYREG_PRT2_DR
#define LED_5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_5__0__HSIOM_MASK 0x0000000Fu
#define LED_5__0__HSIOM_SHIFT 0u
#define LED_5__0__INTCFG CYREG_PRT2_INTCFG
#define LED_5__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_5__0__MASK 0x01u
#define LED_5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_5__0__PC CYREG_PRT2_PC
#define LED_5__0__PC2 CYREG_PRT2_PC2
#define LED_5__0__PORT 2u
#define LED_5__0__PS CYREG_PRT2_PS
#define LED_5__0__SHIFT 0u
#define LED_5__DR CYREG_PRT2_DR
#define LED_5__INTCFG CYREG_PRT2_INTCFG
#define LED_5__INTSTAT CYREG_PRT2_INTSTAT
#define LED_5__MASK 0x01u
#define LED_5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_5__PC CYREG_PRT2_PC
#define LED_5__PC2 CYREG_PRT2_PC2
#define LED_5__PORT 2u
#define LED_5__PS CYREG_PRT2_PS
#define LED_5__SHIFT 0u

/* LED_Hi */
#define LED_Hi__0__DM__MASK 0x38u
#define LED_Hi__0__DM__SHIFT 3u
#define LED_Hi__0__DR CYREG_PRT2_DR
#define LED_Hi__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_Hi__0__HSIOM_MASK 0x000000F0u
#define LED_Hi__0__HSIOM_SHIFT 4u
#define LED_Hi__0__INTCFG CYREG_PRT2_INTCFG
#define LED_Hi__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Hi__0__MASK 0x02u
#define LED_Hi__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Hi__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Hi__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Hi__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Hi__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Hi__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Hi__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Hi__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Hi__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Hi__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Hi__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Hi__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Hi__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Hi__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Hi__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Hi__0__PC CYREG_PRT2_PC
#define LED_Hi__0__PC2 CYREG_PRT2_PC2
#define LED_Hi__0__PORT 2u
#define LED_Hi__0__PS CYREG_PRT2_PS
#define LED_Hi__0__SHIFT 1u
#define LED_Hi__DR CYREG_PRT2_DR
#define LED_Hi__INTCFG CYREG_PRT2_INTCFG
#define LED_Hi__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Hi__MASK 0x02u
#define LED_Hi__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Hi__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Hi__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Hi__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Hi__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Hi__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Hi__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Hi__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Hi__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Hi__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Hi__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Hi__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Hi__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Hi__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Hi__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Hi__PC CYREG_PRT2_PC
#define LED_Hi__PC2 CYREG_PRT2_PC2
#define LED_Hi__PORT 2u
#define LED_Hi__PS CYREG_PRT2_PS
#define LED_Hi__SHIFT 1u

/* LED_LO */
#define LED_LO__0__DM__MASK 0xE00u
#define LED_LO__0__DM__SHIFT 9u
#define LED_LO__0__DR CYREG_PRT0_DR
#define LED_LO__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_LO__0__HSIOM_MASK 0x0000F000u
#define LED_LO__0__HSIOM_SHIFT 12u
#define LED_LO__0__INTCFG CYREG_PRT0_INTCFG
#define LED_LO__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_LO__0__MASK 0x08u
#define LED_LO__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_LO__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_LO__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_LO__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_LO__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_LO__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_LO__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_LO__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_LO__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_LO__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_LO__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_LO__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_LO__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_LO__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_LO__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_LO__0__PC CYREG_PRT0_PC
#define LED_LO__0__PC2 CYREG_PRT0_PC2
#define LED_LO__0__PORT 0u
#define LED_LO__0__PS CYREG_PRT0_PS
#define LED_LO__0__SHIFT 3u
#define LED_LO__DR CYREG_PRT0_DR
#define LED_LO__INTCFG CYREG_PRT0_INTCFG
#define LED_LO__INTSTAT CYREG_PRT0_INTSTAT
#define LED_LO__MASK 0x08u
#define LED_LO__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_LO__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_LO__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_LO__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_LO__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_LO__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_LO__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_LO__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_LO__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_LO__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_LO__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_LO__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_LO__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_LO__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_LO__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_LO__PC CYREG_PRT0_PC
#define LED_LO__PC2 CYREG_PRT0_PC2
#define LED_LO__PORT 0u
#define LED_LO__PS CYREG_PRT0_PS
#define LED_LO__SHIFT 3u

/* ZC_ISR */
#define ZC_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ZC_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ZC_ISR__INTC_MASK 0x1000000u
#define ZC_ISR__INTC_NUMBER 24u
#define ZC_ISR__INTC_PRIOR_MASK 0xC0u
#define ZC_ISR__INTC_PRIOR_NUM 0u
#define ZC_ISR__INTC_PRIOR_REG CYREG_CM0_IPR6
#define ZC_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define ZC_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ZC_Inv */
#define ZC_Inv__0__DM__MASK 0x7000u
#define ZC_Inv__0__DM__SHIFT 12u
#define ZC_Inv__0__DR CYREG_PRT1_DR
#define ZC_Inv__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ZC_Inv__0__HSIOM_MASK 0x000F0000u
#define ZC_Inv__0__HSIOM_SHIFT 16u
#define ZC_Inv__0__INTCFG CYREG_PRT1_INTCFG
#define ZC_Inv__0__INTSTAT CYREG_PRT1_INTSTAT
#define ZC_Inv__0__MASK 0x10u
#define ZC_Inv__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ZC_Inv__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ZC_Inv__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ZC_Inv__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ZC_Inv__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ZC_Inv__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ZC_Inv__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ZC_Inv__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ZC_Inv__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ZC_Inv__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ZC_Inv__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ZC_Inv__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ZC_Inv__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ZC_Inv__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ZC_Inv__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ZC_Inv__0__PC CYREG_PRT1_PC
#define ZC_Inv__0__PC2 CYREG_PRT1_PC2
#define ZC_Inv__0__PORT 1u
#define ZC_Inv__0__PS CYREG_PRT1_PS
#define ZC_Inv__0__SHIFT 4u
#define ZC_Inv__DR CYREG_PRT1_DR
#define ZC_Inv__INTCFG CYREG_PRT1_INTCFG
#define ZC_Inv__INTSTAT CYREG_PRT1_INTSTAT
#define ZC_Inv__MASK 0x10u
#define ZC_Inv__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ZC_Inv__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ZC_Inv__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ZC_Inv__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ZC_Inv__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ZC_Inv__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ZC_Inv__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ZC_Inv__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ZC_Inv__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ZC_Inv__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ZC_Inv__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ZC_Inv__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ZC_Inv__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ZC_Inv__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ZC_Inv__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ZC_Inv__PC CYREG_PRT1_PC
#define ZC_Inv__PC2 CYREG_PRT1_PC2
#define ZC_Inv__PORT 1u
#define ZC_Inv__PS CYREG_PRT1_PS
#define ZC_Inv__SHIFT 4u

/* CC_Ctrl */
#define CC_Ctrl__0__DM__MASK 0x38u
#define CC_Ctrl__0__DM__SHIFT 3u
#define CC_Ctrl__0__DR CYREG_PRT1_DR
#define CC_Ctrl__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CC_Ctrl__0__HSIOM_MASK 0x000000F0u
#define CC_Ctrl__0__HSIOM_SHIFT 4u
#define CC_Ctrl__0__INTCFG CYREG_PRT1_INTCFG
#define CC_Ctrl__0__INTSTAT CYREG_PRT1_INTSTAT
#define CC_Ctrl__0__MASK 0x02u
#define CC_Ctrl__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CC_Ctrl__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CC_Ctrl__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CC_Ctrl__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CC_Ctrl__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CC_Ctrl__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CC_Ctrl__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CC_Ctrl__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CC_Ctrl__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CC_Ctrl__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CC_Ctrl__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CC_Ctrl__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CC_Ctrl__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CC_Ctrl__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CC_Ctrl__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CC_Ctrl__0__PC CYREG_PRT1_PC
#define CC_Ctrl__0__PC2 CYREG_PRT1_PC2
#define CC_Ctrl__0__PORT 1u
#define CC_Ctrl__0__PS CYREG_PRT1_PS
#define CC_Ctrl__0__SHIFT 1u
#define CC_Ctrl__DR CYREG_PRT1_DR
#define CC_Ctrl__INTCFG CYREG_PRT1_INTCFG
#define CC_Ctrl__INTSTAT CYREG_PRT1_INTSTAT
#define CC_Ctrl__MASK 0x02u
#define CC_Ctrl__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CC_Ctrl__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CC_Ctrl__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CC_Ctrl__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CC_Ctrl__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CC_Ctrl__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CC_Ctrl__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CC_Ctrl__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CC_Ctrl__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CC_Ctrl__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CC_Ctrl__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CC_Ctrl__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CC_Ctrl__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CC_Ctrl__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CC_Ctrl__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CC_Ctrl__PC CYREG_PRT1_PC
#define CC_Ctrl__PC2 CYREG_PRT1_PC2
#define CC_Ctrl__PORT 1u
#define CC_Ctrl__PS CYREG_PRT1_PS
#define CC_Ctrl__SHIFT 1u

/* Cap_Mod */
#define Cap_Mod__0__DM__MASK 0xE00u
#define Cap_Mod__0__DM__SHIFT 9u
#define Cap_Mod__0__DR CYREG_PRT1_DR
#define Cap_Mod__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Cap_Mod__0__HSIOM_MASK 0x0000F000u
#define Cap_Mod__0__HSIOM_SHIFT 12u
#define Cap_Mod__0__INTCFG CYREG_PRT1_INTCFG
#define Cap_Mod__0__INTSTAT CYREG_PRT1_INTSTAT
#define Cap_Mod__0__MASK 0x08u
#define Cap_Mod__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Cap_Mod__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Cap_Mod__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Cap_Mod__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Cap_Mod__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Cap_Mod__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Cap_Mod__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Cap_Mod__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Cap_Mod__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Cap_Mod__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Cap_Mod__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Cap_Mod__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Cap_Mod__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Cap_Mod__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Cap_Mod__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Cap_Mod__0__PC CYREG_PRT1_PC
#define Cap_Mod__0__PC2 CYREG_PRT1_PC2
#define Cap_Mod__0__PORT 1u
#define Cap_Mod__0__PS CYREG_PRT1_PS
#define Cap_Mod__0__SHIFT 3u
#define Cap_Mod__DR CYREG_PRT1_DR
#define Cap_Mod__INTCFG CYREG_PRT1_INTCFG
#define Cap_Mod__INTSTAT CYREG_PRT1_INTSTAT
#define Cap_Mod__MASK 0x08u
#define Cap_Mod__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Cap_Mod__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Cap_Mod__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Cap_Mod__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Cap_Mod__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Cap_Mod__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Cap_Mod__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Cap_Mod__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Cap_Mod__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Cap_Mod__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Cap_Mod__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Cap_Mod__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Cap_Mod__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Cap_Mod__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Cap_Mod__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Cap_Mod__PC CYREG_PRT1_PC
#define Cap_Mod__PC2 CYREG_PRT1_PC2
#define Cap_Mod__PORT 1u
#define Cap_Mod__PS CYREG_PRT1_PS
#define Cap_Mod__SHIFT 3u

/* Dimming_cy_m0s8_tcpwm_1 */
#define Dimming_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Dimming_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Dimming_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Dimming_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Dimming_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Dimming_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Dimming_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Dimming_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Dimming_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Dimming_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Dimming_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Dimming_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Dimming_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Dimming_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Dimming_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Dimming_Reference */
#define Dimming_Reference__0__DM__MASK 0x07u
#define Dimming_Reference__0__DM__SHIFT 0u
#define Dimming_Reference__0__DR CYREG_PRT1_DR
#define Dimming_Reference__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Dimming_Reference__0__HSIOM_MASK 0x0000000Fu
#define Dimming_Reference__0__HSIOM_SHIFT 0u
#define Dimming_Reference__0__INTCFG CYREG_PRT1_INTCFG
#define Dimming_Reference__0__INTSTAT CYREG_PRT1_INTSTAT
#define Dimming_Reference__0__MASK 0x01u
#define Dimming_Reference__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Dimming_Reference__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Dimming_Reference__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Dimming_Reference__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Dimming_Reference__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Dimming_Reference__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Dimming_Reference__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Dimming_Reference__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Dimming_Reference__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Dimming_Reference__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Dimming_Reference__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Dimming_Reference__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Dimming_Reference__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Dimming_Reference__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Dimming_Reference__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Dimming_Reference__0__PC CYREG_PRT1_PC
#define Dimming_Reference__0__PC2 CYREG_PRT1_PC2
#define Dimming_Reference__0__PORT 1u
#define Dimming_Reference__0__PS CYREG_PRT1_PS
#define Dimming_Reference__0__SHIFT 0u
#define Dimming_Reference__DR CYREG_PRT1_DR
#define Dimming_Reference__INTCFG CYREG_PRT1_INTCFG
#define Dimming_Reference__INTSTAT CYREG_PRT1_INTSTAT
#define Dimming_Reference__MASK 0x01u
#define Dimming_Reference__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Dimming_Reference__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Dimming_Reference__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Dimming_Reference__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Dimming_Reference__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Dimming_Reference__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Dimming_Reference__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Dimming_Reference__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Dimming_Reference__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Dimming_Reference__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Dimming_Reference__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Dimming_Reference__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Dimming_Reference__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Dimming_Reference__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Dimming_Reference__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Dimming_Reference__PC CYREG_PRT1_PC
#define Dimming_Reference__PC2 CYREG_PRT1_PC2
#define Dimming_Reference__PORT 1u
#define Dimming_Reference__PS CYREG_PRT1_PS
#define Dimming_Reference__SHIFT 0u

/* I_Sense */
#define I_Sense__0__DM__MASK 0x1C0u
#define I_Sense__0__DM__SHIFT 6u
#define I_Sense__0__DR CYREG_PRT0_DR
#define I_Sense__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define I_Sense__0__HSIOM_MASK 0x00000F00u
#define I_Sense__0__HSIOM_SHIFT 8u
#define I_Sense__0__INTCFG CYREG_PRT0_INTCFG
#define I_Sense__0__INTSTAT CYREG_PRT0_INTSTAT
#define I_Sense__0__MASK 0x04u
#define I_Sense__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define I_Sense__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define I_Sense__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define I_Sense__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define I_Sense__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define I_Sense__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define I_Sense__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define I_Sense__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define I_Sense__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define I_Sense__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define I_Sense__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define I_Sense__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define I_Sense__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define I_Sense__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define I_Sense__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define I_Sense__0__PC CYREG_PRT0_PC
#define I_Sense__0__PC2 CYREG_PRT0_PC2
#define I_Sense__0__PORT 0u
#define I_Sense__0__PS CYREG_PRT0_PS
#define I_Sense__0__SHIFT 2u
#define I_Sense__DR CYREG_PRT0_DR
#define I_Sense__INTCFG CYREG_PRT0_INTCFG
#define I_Sense__INTSTAT CYREG_PRT0_INTSTAT
#define I_Sense__MASK 0x04u
#define I_Sense__PA__CFG0 CYREG_UDB_PA0_CFG0
#define I_Sense__PA__CFG1 CYREG_UDB_PA0_CFG1
#define I_Sense__PA__CFG10 CYREG_UDB_PA0_CFG10
#define I_Sense__PA__CFG11 CYREG_UDB_PA0_CFG11
#define I_Sense__PA__CFG12 CYREG_UDB_PA0_CFG12
#define I_Sense__PA__CFG13 CYREG_UDB_PA0_CFG13
#define I_Sense__PA__CFG14 CYREG_UDB_PA0_CFG14
#define I_Sense__PA__CFG2 CYREG_UDB_PA0_CFG2
#define I_Sense__PA__CFG3 CYREG_UDB_PA0_CFG3
#define I_Sense__PA__CFG4 CYREG_UDB_PA0_CFG4
#define I_Sense__PA__CFG5 CYREG_UDB_PA0_CFG5
#define I_Sense__PA__CFG6 CYREG_UDB_PA0_CFG6
#define I_Sense__PA__CFG7 CYREG_UDB_PA0_CFG7
#define I_Sense__PA__CFG8 CYREG_UDB_PA0_CFG8
#define I_Sense__PA__CFG9 CYREG_UDB_PA0_CFG9
#define I_Sense__PC CYREG_PRT0_PC
#define I_Sense__PC2 CYREG_PRT0_PC2
#define I_Sense__PORT 0u
#define I_Sense__PS CYREG_PRT0_PS
#define I_Sense__SHIFT 2u

/* PWM_CLK */
#define PWM_CLK__DIVIDER_MASK 0x0000FFFFu
#define PWM_CLK__ENABLE CYREG_CLK_DIVIDER_A00
#define PWM_CLK__ENABLE_MASK 0x80000000u
#define PWM_CLK__MASK 0x80000000u
#define PWM_CLK__REGISTER CYREG_CLK_DIVIDER_A00

/* PWM_ISR */
#define PWM_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PWM_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PWM_ISR__INTC_MASK 0x20000u
#define PWM_ISR__INTC_NUMBER 17u
#define PWM_ISR__INTC_PRIOR_MASK 0xC000u
#define PWM_ISR__INTC_PRIOR_NUM 1u
#define PWM_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define PWM_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define PWM_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PWM_Out */
#define PWM_Out__0__DM__MASK 0xE00000u
#define PWM_Out__0__DM__SHIFT 21u
#define PWM_Out__0__DR CYREG_PRT2_DR
#define PWM_Out__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PWM_Out__0__HSIOM_MASK 0xF0000000u
#define PWM_Out__0__HSIOM_SHIFT 28u
#define PWM_Out__0__INTCFG CYREG_PRT2_INTCFG
#define PWM_Out__0__INTSTAT CYREG_PRT2_INTSTAT
#define PWM_Out__0__MASK 0x80u
#define PWM_Out__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define PWM_Out__0__OUT_SEL_SHIFT 14u
#define PWM_Out__0__OUT_SEL_VAL 2u
#define PWM_Out__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_Out__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_Out__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_Out__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_Out__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_Out__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_Out__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_Out__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_Out__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_Out__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_Out__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_Out__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_Out__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_Out__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_Out__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_Out__0__PC CYREG_PRT2_PC
#define PWM_Out__0__PC2 CYREG_PRT2_PC2
#define PWM_Out__0__PORT 2u
#define PWM_Out__0__PS CYREG_PRT2_PS
#define PWM_Out__0__SHIFT 7u
#define PWM_Out__DR CYREG_PRT2_DR
#define PWM_Out__INTCFG CYREG_PRT2_INTCFG
#define PWM_Out__INTSTAT CYREG_PRT2_INTSTAT
#define PWM_Out__MASK 0x80u
#define PWM_Out__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PWM_Out__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PWM_Out__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PWM_Out__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PWM_Out__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PWM_Out__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PWM_Out__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PWM_Out__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PWM_Out__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PWM_Out__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PWM_Out__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PWM_Out__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PWM_Out__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PWM_Out__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PWM_Out__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PWM_Out__PC CYREG_PRT2_PC
#define PWM_Out__PC2 CYREG_PRT2_PC2
#define PWM_Out__PORT 2u
#define PWM_Out__PS CYREG_PRT2_PS
#define PWM_Out__SHIFT 7u

/* SW_Main */
#define SW_Main__0__DM__MASK 0x38000u
#define SW_Main__0__DM__SHIFT 15u
#define SW_Main__0__DR CYREG_PRT3_DR
#define SW_Main__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SW_Main__0__HSIOM_MASK 0x00F00000u
#define SW_Main__0__HSIOM_SHIFT 20u
#define SW_Main__0__INTCFG CYREG_PRT3_INTCFG
#define SW_Main__0__INTSTAT CYREG_PRT3_INTSTAT
#define SW_Main__0__MASK 0x20u
#define SW_Main__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW_Main__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW_Main__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW_Main__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW_Main__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW_Main__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW_Main__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW_Main__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW_Main__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW_Main__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW_Main__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW_Main__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW_Main__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW_Main__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW_Main__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW_Main__0__PC CYREG_PRT3_PC
#define SW_Main__0__PC2 CYREG_PRT3_PC2
#define SW_Main__0__PORT 3u
#define SW_Main__0__PS CYREG_PRT3_PS
#define SW_Main__0__SHIFT 5u
#define SW_Main__DR CYREG_PRT3_DR
#define SW_Main__INTCFG CYREG_PRT3_INTCFG
#define SW_Main__INTSTAT CYREG_PRT3_INTSTAT
#define SW_Main__MASK 0x20u
#define SW_Main__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW_Main__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW_Main__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW_Main__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW_Main__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW_Main__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW_Main__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW_Main__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW_Main__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW_Main__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW_Main__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW_Main__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW_Main__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW_Main__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW_Main__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW_Main__PC CYREG_PRT3_PC
#define SW_Main__PC2 CYREG_PRT3_PC2
#define SW_Main__PORT 3u
#define SW_Main__PS CYREG_PRT3_PS
#define SW_Main__SHIFT 5u

/* SW_Plus */
#define SW_Plus__0__DM__MASK 0x1C0000u
#define SW_Plus__0__DM__SHIFT 18u
#define SW_Plus__0__DR CYREG_PRT3_DR
#define SW_Plus__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SW_Plus__0__HSIOM_MASK 0x0F000000u
#define SW_Plus__0__HSIOM_SHIFT 24u
#define SW_Plus__0__INTCFG CYREG_PRT3_INTCFG
#define SW_Plus__0__INTSTAT CYREG_PRT3_INTSTAT
#define SW_Plus__0__MASK 0x40u
#define SW_Plus__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW_Plus__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW_Plus__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW_Plus__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW_Plus__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW_Plus__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW_Plus__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW_Plus__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW_Plus__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW_Plus__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW_Plus__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW_Plus__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW_Plus__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW_Plus__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW_Plus__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW_Plus__0__PC CYREG_PRT3_PC
#define SW_Plus__0__PC2 CYREG_PRT3_PC2
#define SW_Plus__0__PORT 3u
#define SW_Plus__0__PS CYREG_PRT3_PS
#define SW_Plus__0__SHIFT 6u
#define SW_Plus__DR CYREG_PRT3_DR
#define SW_Plus__INTCFG CYREG_PRT3_INTCFG
#define SW_Plus__INTSTAT CYREG_PRT3_INTSTAT
#define SW_Plus__MASK 0x40u
#define SW_Plus__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW_Plus__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW_Plus__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW_Plus__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW_Plus__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW_Plus__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW_Plus__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW_Plus__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW_Plus__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW_Plus__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW_Plus__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW_Plus__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW_Plus__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW_Plus__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW_Plus__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW_Plus__PC CYREG_PRT3_PC
#define SW_Plus__PC2 CYREG_PRT3_PC2
#define SW_Plus__PORT 3u
#define SW_Plus__PS CYREG_PRT3_PS
#define SW_Plus__SHIFT 6u

/* WDT_ISR */
#define WDT_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define WDT_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define WDT_ISR__INTC_MASK 0x200u
#define WDT_ISR__INTC_NUMBER 9u
#define WDT_ISR__INTC_PRIOR_MASK 0xC000u
#define WDT_ISR__INTC_PRIOR_NUM 3u
#define WDT_ISR__INTC_PRIOR_REG CYREG_CM0_IPR2
#define WDT_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define WDT_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ZC_NInv */
#define ZC_NInv__0__DM__MASK 0xE00000u
#define ZC_NInv__0__DM__SHIFT 21u
#define ZC_NInv__0__DR CYREG_PRT1_DR
#define ZC_NInv__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define ZC_NInv__0__HSIOM_MASK 0xF0000000u
#define ZC_NInv__0__HSIOM_SHIFT 28u
#define ZC_NInv__0__INTCFG CYREG_PRT1_INTCFG
#define ZC_NInv__0__INTSTAT CYREG_PRT1_INTSTAT
#define ZC_NInv__0__MASK 0x80u
#define ZC_NInv__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ZC_NInv__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ZC_NInv__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ZC_NInv__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ZC_NInv__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ZC_NInv__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ZC_NInv__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ZC_NInv__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ZC_NInv__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ZC_NInv__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ZC_NInv__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ZC_NInv__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ZC_NInv__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ZC_NInv__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ZC_NInv__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ZC_NInv__0__PC CYREG_PRT1_PC
#define ZC_NInv__0__PC2 CYREG_PRT1_PC2
#define ZC_NInv__0__PORT 1u
#define ZC_NInv__0__PS CYREG_PRT1_PS
#define ZC_NInv__0__SHIFT 7u
#define ZC_NInv__DR CYREG_PRT1_DR
#define ZC_NInv__INTCFG CYREG_PRT1_INTCFG
#define ZC_NInv__INTSTAT CYREG_PRT1_INTSTAT
#define ZC_NInv__MASK 0x80u
#define ZC_NInv__PA__CFG0 CYREG_UDB_PA1_CFG0
#define ZC_NInv__PA__CFG1 CYREG_UDB_PA1_CFG1
#define ZC_NInv__PA__CFG10 CYREG_UDB_PA1_CFG10
#define ZC_NInv__PA__CFG11 CYREG_UDB_PA1_CFG11
#define ZC_NInv__PA__CFG12 CYREG_UDB_PA1_CFG12
#define ZC_NInv__PA__CFG13 CYREG_UDB_PA1_CFG13
#define ZC_NInv__PA__CFG14 CYREG_UDB_PA1_CFG14
#define ZC_NInv__PA__CFG2 CYREG_UDB_PA1_CFG2
#define ZC_NInv__PA__CFG3 CYREG_UDB_PA1_CFG3
#define ZC_NInv__PA__CFG4 CYREG_UDB_PA1_CFG4
#define ZC_NInv__PA__CFG5 CYREG_UDB_PA1_CFG5
#define ZC_NInv__PA__CFG6 CYREG_UDB_PA1_CFG6
#define ZC_NInv__PA__CFG7 CYREG_UDB_PA1_CFG7
#define ZC_NInv__PA__CFG8 CYREG_UDB_PA1_CFG8
#define ZC_NInv__PA__CFG9 CYREG_UDB_PA1_CFG9
#define ZC_NInv__PC CYREG_PRT1_PC
#define ZC_NInv__PC2 CYREG_PRT1_PC2
#define ZC_NInv__PORT 1u
#define ZC_NInv__PS CYREG_PRT1_PS
#define ZC_NInv__SHIFT 7u

/* LED_Main */
#define LED_Main__0__DM__MASK 0x1C0u
#define LED_Main__0__DM__SHIFT 6u
#define LED_Main__0__DR CYREG_PRT2_DR
#define LED_Main__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_Main__0__HSIOM_MASK 0x00000F00u
#define LED_Main__0__HSIOM_SHIFT 8u
#define LED_Main__0__INTCFG CYREG_PRT2_INTCFG
#define LED_Main__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Main__0__MASK 0x04u
#define LED_Main__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Main__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Main__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Main__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Main__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Main__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Main__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Main__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Main__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Main__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Main__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Main__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Main__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Main__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Main__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Main__0__PC CYREG_PRT2_PC
#define LED_Main__0__PC2 CYREG_PRT2_PC2
#define LED_Main__0__PORT 2u
#define LED_Main__0__PS CYREG_PRT2_PS
#define LED_Main__0__SHIFT 2u
#define LED_Main__DR CYREG_PRT2_DR
#define LED_Main__INTCFG CYREG_PRT2_INTCFG
#define LED_Main__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Main__MASK 0x04u
#define LED_Main__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Main__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Main__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Main__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Main__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Main__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Main__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Main__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Main__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Main__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Main__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Main__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Main__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Main__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Main__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Main__PC CYREG_PRT2_PC
#define LED_Main__PC2 CYREG_PRT2_PC2
#define LED_Main__PORT 2u
#define LED_Main__PS CYREG_PRT2_PS
#define LED_Main__SHIFT 2u

/* LED_Plus */
#define LED_Plus__0__DM__MASK 0xE00u
#define LED_Plus__0__DM__SHIFT 9u
#define LED_Plus__0__DR CYREG_PRT2_DR
#define LED_Plus__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_Plus__0__HSIOM_MASK 0x0000F000u
#define LED_Plus__0__HSIOM_SHIFT 12u
#define LED_Plus__0__INTCFG CYREG_PRT2_INTCFG
#define LED_Plus__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Plus__0__MASK 0x08u
#define LED_Plus__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Plus__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Plus__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Plus__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Plus__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Plus__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Plus__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Plus__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Plus__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Plus__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Plus__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Plus__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Plus__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Plus__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Plus__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Plus__0__PC CYREG_PRT2_PC
#define LED_Plus__0__PC2 CYREG_PRT2_PC2
#define LED_Plus__0__PORT 2u
#define LED_Plus__0__PS CYREG_PRT2_PS
#define LED_Plus__0__SHIFT 3u
#define LED_Plus__DR CYREG_PRT2_DR
#define LED_Plus__INTCFG CYREG_PRT2_INTCFG
#define LED_Plus__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Plus__MASK 0x08u
#define LED_Plus__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Plus__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Plus__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Plus__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Plus__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Plus__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Plus__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Plus__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Plus__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Plus__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Plus__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Plus__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Plus__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Plus__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Plus__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Plus__PC CYREG_PRT2_PC
#define LED_Plus__PC2 CYREG_PRT2_PC2
#define LED_Plus__PORT 2u
#define LED_Plus__PS CYREG_PRT2_PS
#define LED_Plus__SHIFT 3u

/* OPTO_Drv */
#define OPTO_Drv__0__DM__MASK 0x1C0u
#define OPTO_Drv__0__DM__SHIFT 6u
#define OPTO_Drv__0__DR CYREG_PRT1_DR
#define OPTO_Drv__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OPTO_Drv__0__HSIOM_MASK 0x00000F00u
#define OPTO_Drv__0__HSIOM_SHIFT 8u
#define OPTO_Drv__0__INTCFG CYREG_PRT1_INTCFG
#define OPTO_Drv__0__INTSTAT CYREG_PRT1_INTSTAT
#define OPTO_Drv__0__MASK 0x04u
#define OPTO_Drv__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OPTO_Drv__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OPTO_Drv__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OPTO_Drv__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OPTO_Drv__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OPTO_Drv__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OPTO_Drv__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OPTO_Drv__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OPTO_Drv__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OPTO_Drv__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OPTO_Drv__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OPTO_Drv__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OPTO_Drv__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OPTO_Drv__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OPTO_Drv__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OPTO_Drv__0__PC CYREG_PRT1_PC
#define OPTO_Drv__0__PC2 CYREG_PRT1_PC2
#define OPTO_Drv__0__PORT 1u
#define OPTO_Drv__0__PS CYREG_PRT1_PS
#define OPTO_Drv__0__SHIFT 2u
#define OPTO_Drv__DR CYREG_PRT1_DR
#define OPTO_Drv__INTCFG CYREG_PRT1_INTCFG
#define OPTO_Drv__INTSTAT CYREG_PRT1_INTSTAT
#define OPTO_Drv__MASK 0x04u
#define OPTO_Drv__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OPTO_Drv__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OPTO_Drv__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OPTO_Drv__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OPTO_Drv__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OPTO_Drv__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OPTO_Drv__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OPTO_Drv__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OPTO_Drv__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OPTO_Drv__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OPTO_Drv__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OPTO_Drv__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OPTO_Drv__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OPTO_Drv__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OPTO_Drv__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OPTO_Drv__PC CYREG_PRT1_PC
#define OPTO_Drv__PC2 CYREG_PRT1_PC2
#define OPTO_Drv__PORT 1u
#define OPTO_Drv__PS CYREG_PRT1_PS
#define OPTO_Drv__SHIFT 2u

/* Opto_PWM_cy_psoc4_abuf */
#define Opto_PWM_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Opto_PWM_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define Opto_PWM_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Opto_PWM_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Opto_PWM_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Opto_PWM_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define Opto_PWM_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Opto_PWM_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define Opto_PWM_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Opto_PWM_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define Opto_PWM_cy_psoc4_abuf__INTR_SHIFT 0u
#define Opto_PWM_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA0_COMP_TRIM
#define Opto_PWM_cy_psoc4_abuf__OA_NUMBER 0u
#define Opto_PWM_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA0_OFFSET_TRIM
#define Opto_PWM_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES0_CTRL
#define Opto_PWM_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA0_SLOPE_OFFSET_TRIM
#define Opto_PWM_cy_psoc4_abuf__OA_SW CYREG_CTBM_OA0_SW
#define Opto_PWM_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM_OA0_SW_CLEAR

/* Relay_1P */
#define Relay_1P__0__DM__MASK 0x07u
#define Relay_1P__0__DM__SHIFT 0u
#define Relay_1P__0__DR CYREG_PRT0_DR
#define Relay_1P__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Relay_1P__0__HSIOM_MASK 0x0000000Fu
#define Relay_1P__0__HSIOM_SHIFT 0u
#define Relay_1P__0__INTCFG CYREG_PRT0_INTCFG
#define Relay_1P__0__INTSTAT CYREG_PRT0_INTSTAT
#define Relay_1P__0__MASK 0x01u
#define Relay_1P__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Relay_1P__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Relay_1P__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Relay_1P__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Relay_1P__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Relay_1P__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Relay_1P__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Relay_1P__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Relay_1P__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Relay_1P__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Relay_1P__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Relay_1P__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Relay_1P__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Relay_1P__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Relay_1P__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Relay_1P__0__PC CYREG_PRT0_PC
#define Relay_1P__0__PC2 CYREG_PRT0_PC2
#define Relay_1P__0__PORT 0u
#define Relay_1P__0__PS CYREG_PRT0_PS
#define Relay_1P__0__SHIFT 0u
#define Relay_1P__DR CYREG_PRT0_DR
#define Relay_1P__INTCFG CYREG_PRT0_INTCFG
#define Relay_1P__INTSTAT CYREG_PRT0_INTSTAT
#define Relay_1P__MASK 0x01u
#define Relay_1P__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Relay_1P__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Relay_1P__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Relay_1P__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Relay_1P__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Relay_1P__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Relay_1P__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Relay_1P__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Relay_1P__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Relay_1P__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Relay_1P__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Relay_1P__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Relay_1P__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Relay_1P__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Relay_1P__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Relay_1P__PC CYREG_PRT0_PC
#define Relay_1P__PC2 CYREG_PRT0_PC2
#define Relay_1P__PORT 0u
#define Relay_1P__PS CYREG_PRT0_PS
#define Relay_1P__SHIFT 0u

/* Relay_3W */
#define Relay_3W__0__DM__MASK 0x38u
#define Relay_3W__0__DM__SHIFT 3u
#define Relay_3W__0__DR CYREG_PRT0_DR
#define Relay_3W__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Relay_3W__0__HSIOM_MASK 0x000000F0u
#define Relay_3W__0__HSIOM_SHIFT 4u
#define Relay_3W__0__INTCFG CYREG_PRT0_INTCFG
#define Relay_3W__0__INTSTAT CYREG_PRT0_INTSTAT
#define Relay_3W__0__MASK 0x02u
#define Relay_3W__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Relay_3W__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Relay_3W__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Relay_3W__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Relay_3W__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Relay_3W__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Relay_3W__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Relay_3W__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Relay_3W__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Relay_3W__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Relay_3W__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Relay_3W__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Relay_3W__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Relay_3W__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Relay_3W__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Relay_3W__0__PC CYREG_PRT0_PC
#define Relay_3W__0__PC2 CYREG_PRT0_PC2
#define Relay_3W__0__PORT 0u
#define Relay_3W__0__PS CYREG_PRT0_PS
#define Relay_3W__0__SHIFT 1u
#define Relay_3W__DR CYREG_PRT0_DR
#define Relay_3W__INTCFG CYREG_PRT0_INTCFG
#define Relay_3W__INTSTAT CYREG_PRT0_INTSTAT
#define Relay_3W__MASK 0x02u
#define Relay_3W__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Relay_3W__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Relay_3W__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Relay_3W__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Relay_3W__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Relay_3W__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Relay_3W__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Relay_3W__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Relay_3W__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Relay_3W__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Relay_3W__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Relay_3W__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Relay_3W__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Relay_3W__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Relay_3W__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Relay_3W__PC CYREG_PRT0_PC
#define Relay_3W__PC2 CYREG_PRT0_PC2
#define Relay_3W__PORT 0u
#define Relay_3W__PS CYREG_PRT0_PS
#define Relay_3W__SHIFT 1u

/* SW_Minus */
#define SW_Minus__0__DM__MASK 0xE00000u
#define SW_Minus__0__DM__SHIFT 21u
#define SW_Minus__0__DR CYREG_PRT3_DR
#define SW_Minus__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SW_Minus__0__HSIOM_MASK 0xF0000000u
#define SW_Minus__0__HSIOM_SHIFT 28u
#define SW_Minus__0__INTCFG CYREG_PRT3_INTCFG
#define SW_Minus__0__INTSTAT CYREG_PRT3_INTSTAT
#define SW_Minus__0__MASK 0x80u
#define SW_Minus__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW_Minus__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW_Minus__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW_Minus__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW_Minus__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW_Minus__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW_Minus__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW_Minus__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW_Minus__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW_Minus__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW_Minus__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW_Minus__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW_Minus__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW_Minus__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW_Minus__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW_Minus__0__PC CYREG_PRT3_PC
#define SW_Minus__0__PC2 CYREG_PRT3_PC2
#define SW_Minus__0__PORT 3u
#define SW_Minus__0__PS CYREG_PRT3_PS
#define SW_Minus__0__SHIFT 7u
#define SW_Minus__DR CYREG_PRT3_DR
#define SW_Minus__INTCFG CYREG_PRT3_INTCFG
#define SW_Minus__INTSTAT CYREG_PRT3_INTSTAT
#define SW_Minus__MASK 0x80u
#define SW_Minus__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SW_Minus__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SW_Minus__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SW_Minus__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SW_Minus__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SW_Minus__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SW_Minus__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SW_Minus__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SW_Minus__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SW_Minus__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SW_Minus__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SW_Minus__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SW_Minus__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SW_Minus__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SW_Minus__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SW_Minus__PC CYREG_PRT3_PC
#define SW_Minus__PC2 CYREG_PRT3_PC2
#define SW_Minus__PORT 3u
#define SW_Minus__PS CYREG_PRT3_PS
#define SW_Minus__SHIFT 7u

/* LED_Minus */
#define LED_Minus__0__DM__MASK 0x7000u
#define LED_Minus__0__DM__SHIFT 12u
#define LED_Minus__0__DR CYREG_PRT2_DR
#define LED_Minus__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define LED_Minus__0__HSIOM_MASK 0x000F0000u
#define LED_Minus__0__HSIOM_SHIFT 16u
#define LED_Minus__0__INTCFG CYREG_PRT2_INTCFG
#define LED_Minus__0__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Minus__0__MASK 0x10u
#define LED_Minus__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Minus__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Minus__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Minus__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Minus__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Minus__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Minus__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Minus__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Minus__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Minus__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Minus__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Minus__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Minus__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Minus__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Minus__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Minus__0__PC CYREG_PRT2_PC
#define LED_Minus__0__PC2 CYREG_PRT2_PC2
#define LED_Minus__0__PORT 2u
#define LED_Minus__0__PS CYREG_PRT2_PS
#define LED_Minus__0__SHIFT 4u
#define LED_Minus__DR CYREG_PRT2_DR
#define LED_Minus__INTCFG CYREG_PRT2_INTCFG
#define LED_Minus__INTSTAT CYREG_PRT2_INTSTAT
#define LED_Minus__MASK 0x10u
#define LED_Minus__PA__CFG0 CYREG_UDB_PA2_CFG0
#define LED_Minus__PA__CFG1 CYREG_UDB_PA2_CFG1
#define LED_Minus__PA__CFG10 CYREG_UDB_PA2_CFG10
#define LED_Minus__PA__CFG11 CYREG_UDB_PA2_CFG11
#define LED_Minus__PA__CFG12 CYREG_UDB_PA2_CFG12
#define LED_Minus__PA__CFG13 CYREG_UDB_PA2_CFG13
#define LED_Minus__PA__CFG14 CYREG_UDB_PA2_CFG14
#define LED_Minus__PA__CFG2 CYREG_UDB_PA2_CFG2
#define LED_Minus__PA__CFG3 CYREG_UDB_PA2_CFG3
#define LED_Minus__PA__CFG4 CYREG_UDB_PA2_CFG4
#define LED_Minus__PA__CFG5 CYREG_UDB_PA2_CFG5
#define LED_Minus__PA__CFG6 CYREG_UDB_PA2_CFG6
#define LED_Minus__PA__CFG7 CYREG_UDB_PA2_CFG7
#define LED_Minus__PA__CFG8 CYREG_UDB_PA2_CFG8
#define LED_Minus__PA__CFG9 CYREG_UDB_PA2_CFG9
#define LED_Minus__PC CYREG_PRT2_PC
#define LED_Minus__PC2 CYREG_PRT2_PC2
#define LED_Minus__PORT 2u
#define LED_Minus__PS CYREG_PRT2_PS
#define LED_Minus__SHIFT 4u

/* Zero_Cross_cy_psoc4_abuf */
#define Zero_Cross_cy_psoc4_abuf__COMP_STAT CYREG_CTBM_COMP_STAT
#define Zero_Cross_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define Zero_Cross_cy_psoc4_abuf__CTBM_CTB_CTRL CYREG_CTBM_CTB_CTRL
#define Zero_Cross_cy_psoc4_abuf__INTR CYREG_CTBM_INTR
#define Zero_Cross_cy_psoc4_abuf__INTR_MASK CYREG_CTBM_INTR_MASK
#define Zero_Cross_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define Zero_Cross_cy_psoc4_abuf__INTR_MASKED CYREG_CTBM_INTR_MASKED
#define Zero_Cross_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define Zero_Cross_cy_psoc4_abuf__INTR_SET CYREG_CTBM_INTR_SET
#define Zero_Cross_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define Zero_Cross_cy_psoc4_abuf__INTR_SHIFT 1u
#define Zero_Cross_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTBM_OA1_COMP_TRIM
#define Zero_Cross_cy_psoc4_abuf__OA_NUMBER 1u
#define Zero_Cross_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTBM_OA1_OFFSET_TRIM
#define Zero_Cross_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTBM_OA_RES1_CTRL
#define Zero_Cross_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM
#define Zero_Cross_cy_psoc4_abuf__OA_SW CYREG_CTBM_OA1_SW
#define Zero_Cross_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTBM_OA1_SW_CLEAR

/* Relay_Offset_cy_m0s8_tcpwm_1 */
#define Relay_Offset_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Relay_Offset_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Relay_Offset_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Relay_Offset_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Relay_Offset_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Relay_Offset_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Relay_Offset_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Relay_Offset_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Relay_Offset_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Relay_Offset_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Relay_Offset_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Relay_Offset_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Relay_Offset_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Relay_Fire_ISR */
#define Relay_Fire_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Relay_Fire_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Relay_Fire_ISR__INTC_MASK 0x10000u
#define Relay_Fire_ISR__INTC_NUMBER 16u
#define Relay_Fire_ISR__INTC_PRIOR_MASK 0xC0u
#define Relay_Fire_ISR__INTC_PRIOR_NUM 2u
#define Relay_Fire_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Relay_Fire_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Relay_Fire_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "A4W_Softap"
#define CY_VERSION "PSoC Creator  3.3 CP3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x041C1193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x040
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
