digraph "CFG for '_Z4gemmPfS_S_ffS_i' function" {
	label="CFG for '_Z4gemmPfS_S_ffS_i' function";

	Node0x4d1bfd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %12 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %13 = getelementptr i8, i8 addrspace(4)* %12, i64 6\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 2, !range !5, !invariant.load !6\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %11, %16\l  %18 = add i32 %17, %9\l  %19 = getelementptr i8, i8 addrspace(4)* %12, i64 4\l  %20 = bitcast i8 addrspace(4)* %19 to i16 addrspace(4)*\l  %21 = load i16, i16 addrspace(4)* %20, align 4, !range !5, !invariant.load !6\l  %22 = zext i16 %21 to i32\l  %23 = mul i32 %10, %22\l  %24 = add i32 %23, %8\l  %25 = sdiv i32 %6, 24\l  %26 = mul nsw i32 %25, 24\l  %27 = add i32 %26, 24\l  %28 = icmp slt i32 %18, %27\l  %29 = icmp slt i32 %24, %27\l  %30 = select i1 %28, i1 %29, i1 false\l  br i1 %30, label %31, label %222\l|{<s0>T|<s1>F}}"];
	Node0x4d1bfd0:s0 -> Node0x4d1fc10;
	Node0x4d1bfd0:s1 -> Node0x4d1fca0;
	Node0x4d1fc10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%31:\l31:                                               \l  %32 = icmp slt i32 %6, -23\l  br i1 %32, label %87, label %33\l|{<s0>T|<s1>F}}"];
	Node0x4d1fc10:s0 -> Node0x4d1e720;
	Node0x4d1fc10:s1 -> Node0x4d1e770;
	Node0x4d1e770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%33:\l33:                                               \l  %34 = mul nsw i32 %18, %6\l  %35 = add i32 %34, %8\l  %36 = mul nsw i32 %6, %6\l  %37 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 %8\l  %38 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 %9, i32 %8\l  %39 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 0\l  %40 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 0, i32 %8\l  %41 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 1\l  %42 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 1, i32 %8\l  %43 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 2\l  %44 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 2, i32 %8\l  %45 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 3\l  %46 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 3, i32 %8\l  %47 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 4\l  %48 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 4, i32 %8\l  %49 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 5\l  %50 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 5, i32 %8\l  %51 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 6\l  %52 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 6, i32 %8\l  %53 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 7\l  %54 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 7, i32 %8\l  %55 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 8\l  %56 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 8, i32 %8\l  %57 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 9\l  %58 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 9, i32 %8\l  %59 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 10\l  %60 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 10, i32 %8\l  %61 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 11\l  %62 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 11, i32 %8\l  %63 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 12\l  %64 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 12, i32 %8\l  %65 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 13\l  %66 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 13, i32 %8\l  %67 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 14\l  %68 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 14, i32 %8\l  %69 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 15\l  %70 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 15, i32 %8\l  %71 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 16\l  %72 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 16, i32 %8\l  %73 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 17\l  %74 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 17, i32 %8\l  %75 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 18\l  %76 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 18, i32 %8\l  %77 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 19\l  %78 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 19, i32 %8\l  %79 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 20\l  %80 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 20, i32 %8\l  %81 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 21\l  %82 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 21, i32 %8\l  %83 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 22\l  %84 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 22, i32 %8\l  %85 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_a, i32 0, i32 %9, i32 23\l  %86 = getelementptr inbounds [24 x [24 x float]], [24 x [24 x float]]\l... addrspace(3)* @_ZZ4gemmPfS_S_ffS_iE3s_b, i32 0, i32 23, i32 %8\l  br label %92\l}"];
	Node0x4d1e770 -> Node0x4d23550;
	Node0x4d1e720 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%87:\l87:                                               \l  %88 = phi float [ 0.000000e+00, %31 ], [ %209, %112 ]\l  %89 = icmp slt i32 %18, %6\l  %90 = icmp slt i32 %24, %6\l  %91 = select i1 %89, i1 %90, i1 false\l  br i1 %91, label %212, label %222\l|{<s0>T|<s1>F}}"];
	Node0x4d1e720:s0 -> Node0x4d243a0;
	Node0x4d1e720:s1 -> Node0x4d1fca0;
	Node0x4d23550 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%92:\l92:                                               \l  %93 = phi i32 [ 0, %33 ], [ %210, %112 ]\l  %94 = phi float [ 0.000000e+00, %33 ], [ %209, %112 ]\l  %95 = mul nuw nsw i32 %93, 24\l  %96 = add i32 %35, %95\l  %97 = add nuw nsw i32 %95, %9\l  %98 = mul nsw i32 %97, %6\l  %99 = add nsw i32 %98, %24\l  %100 = icmp slt i32 %96, %36\l  br i1 %100, label %101, label %105\l|{<s0>T|<s1>F}}"];
	Node0x4d23550:s0 -> Node0x4d249d0;
	Node0x4d23550:s1 -> Node0x4d24a60;
	Node0x4d249d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%101:\l101:                                              \l  %102 = sext i32 %96 to i64\l  %103 = getelementptr inbounds float, float addrspace(1)* %0, i64 %102\l  %104 = load float, float addrspace(1)* %103, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  br label %105\l}"];
	Node0x4d249d0 -> Node0x4d24a60;
	Node0x4d24a60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%105:\l105:                                              \l  %106 = phi float [ %104, %101 ], [ 0.000000e+00, %92 ]\l  store float %106, float addrspace(3)* %37, align 4, !tbaa !7\l  %107 = icmp slt i32 %99, %36\l  br i1 %107, label %108, label %112\l|{<s0>T|<s1>F}}"];
	Node0x4d24a60:s0 -> Node0x4d256e0;
	Node0x4d24a60:s1 -> Node0x4d24090;
	Node0x4d256e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%108:\l108:                                              \l  %109 = sext i32 %99 to i64\l  %110 = getelementptr inbounds float, float addrspace(1)* %1, i64 %109\l  %111 = load float, float addrspace(1)* %110, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  br label %112\l}"];
	Node0x4d256e0 -> Node0x4d24090;
	Node0x4d24090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%112:\l112:                                              \l  %113 = phi float [ %111, %108 ], [ 0.000000e+00, %105 ]\l  store float %113, float addrspace(3)* %38, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %114 = load float, float addrspace(3)* %39, align 16, !tbaa !7\l  %115 = load float, float addrspace(3)* %40, align 4, !tbaa !7\l  %116 = fmul contract float %114, %115\l  %117 = fadd contract float %94, %116\l  %118 = load float, float addrspace(3)* %41, align 4, !tbaa !7\l  %119 = load float, float addrspace(3)* %42, align 4, !tbaa !7\l  %120 = fmul contract float %118, %119\l  %121 = fadd contract float %117, %120\l  %122 = load float, float addrspace(3)* %43, align 8, !tbaa !7\l  %123 = load float, float addrspace(3)* %44, align 4, !tbaa !7\l  %124 = fmul contract float %122, %123\l  %125 = fadd contract float %121, %124\l  %126 = load float, float addrspace(3)* %45, align 4, !tbaa !7\l  %127 = load float, float addrspace(3)* %46, align 4, !tbaa !7\l  %128 = fmul contract float %126, %127\l  %129 = fadd contract float %125, %128\l  %130 = load float, float addrspace(3)* %47, align 16, !tbaa !7\l  %131 = load float, float addrspace(3)* %48, align 4, !tbaa !7\l  %132 = fmul contract float %130, %131\l  %133 = fadd contract float %129, %132\l  %134 = load float, float addrspace(3)* %49, align 4, !tbaa !7\l  %135 = load float, float addrspace(3)* %50, align 4, !tbaa !7\l  %136 = fmul contract float %134, %135\l  %137 = fadd contract float %133, %136\l  %138 = load float, float addrspace(3)* %51, align 8, !tbaa !7\l  %139 = load float, float addrspace(3)* %52, align 4, !tbaa !7\l  %140 = fmul contract float %138, %139\l  %141 = fadd contract float %137, %140\l  %142 = load float, float addrspace(3)* %53, align 4, !tbaa !7\l  %143 = load float, float addrspace(3)* %54, align 4, !tbaa !7\l  %144 = fmul contract float %142, %143\l  %145 = fadd contract float %141, %144\l  %146 = load float, float addrspace(3)* %55, align 16, !tbaa !7\l  %147 = load float, float addrspace(3)* %56, align 4, !tbaa !7\l  %148 = fmul contract float %146, %147\l  %149 = fadd contract float %145, %148\l  %150 = load float, float addrspace(3)* %57, align 4, !tbaa !7\l  %151 = load float, float addrspace(3)* %58, align 4, !tbaa !7\l  %152 = fmul contract float %150, %151\l  %153 = fadd contract float %149, %152\l  %154 = load float, float addrspace(3)* %59, align 8, !tbaa !7\l  %155 = load float, float addrspace(3)* %60, align 4, !tbaa !7\l  %156 = fmul contract float %154, %155\l  %157 = fadd contract float %153, %156\l  %158 = load float, float addrspace(3)* %61, align 4, !tbaa !7\l  %159 = load float, float addrspace(3)* %62, align 4, !tbaa !7\l  %160 = fmul contract float %158, %159\l  %161 = fadd contract float %157, %160\l  %162 = load float, float addrspace(3)* %63, align 16, !tbaa !7\l  %163 = load float, float addrspace(3)* %64, align 4, !tbaa !7\l  %164 = fmul contract float %162, %163\l  %165 = fadd contract float %161, %164\l  %166 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %167 = load float, float addrspace(3)* %66, align 4, !tbaa !7\l  %168 = fmul contract float %166, %167\l  %169 = fadd contract float %165, %168\l  %170 = load float, float addrspace(3)* %67, align 8, !tbaa !7\l  %171 = load float, float addrspace(3)* %68, align 4, !tbaa !7\l  %172 = fmul contract float %170, %171\l  %173 = fadd contract float %169, %172\l  %174 = load float, float addrspace(3)* %69, align 4, !tbaa !7\l  %175 = load float, float addrspace(3)* %70, align 4, !tbaa !7\l  %176 = fmul contract float %174, %175\l  %177 = fadd contract float %173, %176\l  %178 = load float, float addrspace(3)* %71, align 16, !tbaa !7\l  %179 = load float, float addrspace(3)* %72, align 4, !tbaa !7\l  %180 = fmul contract float %178, %179\l  %181 = fadd contract float %177, %180\l  %182 = load float, float addrspace(3)* %73, align 4, !tbaa !7\l  %183 = load float, float addrspace(3)* %74, align 4, !tbaa !7\l  %184 = fmul contract float %182, %183\l  %185 = fadd contract float %181, %184\l  %186 = load float, float addrspace(3)* %75, align 8, !tbaa !7\l  %187 = load float, float addrspace(3)* %76, align 4, !tbaa !7\l  %188 = fmul contract float %186, %187\l  %189 = fadd contract float %185, %188\l  %190 = load float, float addrspace(3)* %77, align 4, !tbaa !7\l  %191 = load float, float addrspace(3)* %78, align 4, !tbaa !7\l  %192 = fmul contract float %190, %191\l  %193 = fadd contract float %189, %192\l  %194 = load float, float addrspace(3)* %79, align 16, !tbaa !7\l  %195 = load float, float addrspace(3)* %80, align 4, !tbaa !7\l  %196 = fmul contract float %194, %195\l  %197 = fadd contract float %193, %196\l  %198 = load float, float addrspace(3)* %81, align 4, !tbaa !7\l  %199 = load float, float addrspace(3)* %82, align 4, !tbaa !7\l  %200 = fmul contract float %198, %199\l  %201 = fadd contract float %197, %200\l  %202 = load float, float addrspace(3)* %83, align 8, !tbaa !7\l  %203 = load float, float addrspace(3)* %84, align 4, !tbaa !7\l  %204 = fmul contract float %202, %203\l  %205 = fadd contract float %201, %204\l  %206 = load float, float addrspace(3)* %85, align 4, !tbaa !7\l  %207 = load float, float addrspace(3)* %86, align 4, !tbaa !7\l  %208 = fmul contract float %206, %207\l  %209 = fadd contract float %205, %208\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %210 = add nuw nsw i32 %93, 1\l  %211 = icmp eq i32 %93, %25\l  br i1 %211, label %87, label %92, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x4d24090:s0 -> Node0x4d1e720;
	Node0x4d24090:s1 -> Node0x4d23550;
	Node0x4d243a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%212:\l212:                                              \l  %213 = fmul contract float %88, %3\l  %214 = mul nsw i32 %18, %6\l  %215 = add nsw i32 %214, %24\l  %216 = sext i32 %215 to i64\l  %217 = getelementptr inbounds float, float addrspace(1)* %2, i64 %216\l  %218 = load float, float addrspace(1)* %217, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %219 = fmul contract float %218, %4\l  %220 = fadd contract float %213, %219\l  %221 = getelementptr inbounds float, float addrspace(1)* %5, i64 %216\l  store float %220, float addrspace(1)* %221, align 4, !tbaa !7\l  br label %222\l}"];
	Node0x4d243a0 -> Node0x4d1fca0;
	Node0x4d1fca0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%222:\l222:                                              \l  ret void\l}"];
}
