=====
SETUP
-0.559
12.536
11.977
clk_ibuf
0.000
0.728
spi_master_inst/i_0_s1
1.736
2.076
spi_master_inst/n258_s3
3.045
3.640
spi_master_inst/n252_s4
3.956
4.770
spi_master_inst/n241_s4
5.146
5.910
spi_master_inst/n240_s4
6.522
6.986
spi_master_inst/n237_s6
6.994
7.759
spi_master_inst/n235_s4
8.382
9.142
spi_master_inst/n234_s3
9.452
10.227
spi_master_inst/n233_s3
10.227
10.269
spi_master_inst/n232_s3
10.269
10.311
spi_master_inst/n231_s3
10.311
10.353
spi_master_inst/n230_s2
10.353
10.396
spi_master_inst/n407_s3
11.420
12.015
spi_master_inst/recieved_data_7_s1
12.536
=====
SETUP
-0.515
12.492
11.977
clk_ibuf
0.000
0.728
spi_master_inst/i_0_s1
1.736
2.076
spi_master_inst/n258_s3
3.045
3.640
spi_master_inst/n252_s4
3.956
4.770
spi_master_inst/n241_s4
5.146
5.910
spi_master_inst/n240_s4
6.522
6.986
spi_master_inst/n237_s6
6.994
7.759
spi_master_inst/n235_s4
8.382
9.142
spi_master_inst/n234_s3
9.452
10.227
spi_master_inst/n233_s3
10.227
10.269
spi_master_inst/n232_s3
10.269
10.311
spi_master_inst/n231_s3
10.311
10.353
spi_master_inst/n230_s2
10.353
10.396
spi_master_inst/n409_s1
11.184
11.970
spi_master_inst/recieved_data_5_s1
12.492
=====
SETUP
-0.311
12.288
11.977
clk_ibuf
0.000
0.728
spi_master_inst/i_0_s1
1.736
2.076
spi_master_inst/n258_s3
3.045
3.640
spi_master_inst/n252_s4
3.956
4.770
spi_master_inst/n241_s4
5.146
5.910
spi_master_inst/n240_s4
6.522
6.986
spi_master_inst/n237_s6
6.994
7.759
spi_master_inst/n235_s4
8.382
9.142
spi_master_inst/n234_s3
9.452
10.227
spi_master_inst/n233_s3
10.227
10.269
spi_master_inst/n232_s3
10.269
10.311
spi_master_inst/n231_s3
10.311
10.353
spi_master_inst/n230_s2
10.353
10.396
spi_master_inst/n411_s1
11.420
12.015
spi_master_inst/recieved_data_3_s1
12.288
=====
SETUP
0.167
11.810
11.977
clk_ibuf
0.000
0.728
spi_master_inst/i_0_s1
1.736
2.076
spi_master_inst/n258_s3
3.045
3.640
spi_master_inst/n252_s4
3.956
4.770
spi_master_inst/n241_s4
5.146
5.910
spi_master_inst/n240_s4
6.522
6.986
spi_master_inst/n237_s6
6.994
7.759
spi_master_inst/n235_s4
8.382
9.142
spi_master_inst/n234_s3
9.452
10.227
spi_master_inst/n233_s3
10.227
10.269
spi_master_inst/n232_s3
10.269
10.311
spi_master_inst/n231_s3
10.311
10.353
spi_master_inst/n230_s2
10.353
10.393
spi_master_inst/n413_s3
11.098
11.561
spi_master_inst/recieved_data_1_s1
11.810
=====
SETUP
4.293
17.147
21.440
clk_ibuf
10.000
10.729
spi_master_inst/recieved_data_1_s1
12.009
12.349
spi_master_inst/n48_s
12.956
13.363
spi_master_inst/n47_s
13.363
13.406
spi_master_inst/n46_s
13.406
13.448
spi_master_inst/n45_s
13.448
13.490
spi_master_inst/n44_s
13.490
13.532
spi_master_inst/n43_s
13.532
13.575
spi_master_inst/n42_s
13.575
13.617
spi_master_inst/n41_s
13.617
14.034
spi_master_inst/n61_s26
14.760
15.369
spi_master_inst/n61_s25
16.683
17.147
spi_master_inst/MOSI_s0
17.147
=====
SETUP
9.014
12.426
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n902_s9
11.611
12.426
uart_rx_inst/i_9_s0
12.426
=====
SETUP
9.014
12.426
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n884_s9
11.611
12.426
uart_rx_inst/i_27_s0
12.426
=====
SETUP
9.238
12.202
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n895_s9
11.387
12.202
uart_rx_inst/i_16_s0
12.202
=====
SETUP
9.405
12.034
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n905_s9
11.270
12.034
uart_rx_inst/i_6_s0
12.034
=====
SETUP
9.419
12.020
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n899_s9
11.256
12.020
uart_rx_inst/i_12_s0
12.020
=====
SETUP
9.419
12.020
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n888_s9
11.256
12.020
uart_rx_inst/i_23_s0
12.020
=====
SETUP
9.419
12.020
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n883_s9
11.256
12.020
uart_rx_inst/i_28_s0
12.020
=====
SETUP
9.435
12.005
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n904_s9
11.241
12.005
uart_rx_inst/i_7_s0
12.005
=====
SETUP
9.533
11.907
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n907_s9
11.142
11.907
uart_rx_inst/i_4_s0
11.907
=====
SETUP
9.533
11.907
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n901_s9
11.142
11.907
uart_rx_inst/i_10_s0
11.907
=====
SETUP
9.582
11.858
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n891_s9
11.249
11.858
uart_rx_inst/i_20_s0
11.858
=====
SETUP
9.718
11.722
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n890_s9
10.907
11.722
uart_rx_inst/i_21_s0
11.722
=====
SETUP
9.834
11.606
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n908_s9
11.142
11.606
uart_rx_inst/i_3_s0
11.606
=====
SETUP
9.941
11.499
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n887_s9
10.890
11.499
uart_rx_inst/i_24_s0
11.499
=====
SETUP
9.951
11.488
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n903_s9
11.025
11.488
uart_rx_inst/i_8_s0
11.488
=====
SETUP
9.963
11.476
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n906_s9
11.013
11.476
uart_rx_inst/i_5_s0
11.476
=====
SETUP
10.013
11.427
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n896_s9
10.662
11.427
uart_rx_inst/i_15_s0
11.427
=====
SETUP
10.013
11.427
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n894_s9
10.662
11.427
uart_rx_inst/i_17_s0
11.427
=====
SETUP
10.013
11.427
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n893_s9
10.662
11.427
uart_rx_inst/i_18_s0
11.427
=====
SETUP
10.023
11.417
21.440
clk_ibuf
0.000
0.728
uart_rx_inst/count_9_s1
1.736
2.076
uart_rx_inst/n876_s30
2.688
3.453
uart_rx_inst/n876_s24
4.412
5.021
uart_rx_inst/n876_s21
5.886
6.650
uart_rx_inst/state_1_s13
8.000
8.815
uart_rx_inst/n908_s11
9.789
10.253
uart_rx_inst/n889_s9
10.652
11.417
uart_rx_inst/i_22_s0
11.417
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
led_inst/counter_0_s1
1.342
1.589
led_inst/n57_s3
1.591
1.866
led_inst/counter_0_s1
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
led_inst/flash_counter_7_s0
1.342
1.589
led_inst/n25_s2
1.591
1.866
led_inst/flash_counter_7_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_17_s0
1.342
1.589
uart_tx_inst/n62_s3
1.591
1.866
uart_tx_inst/count_17_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_20_s0
1.342
1.589
uart_tx_inst/n59_s5
1.591
1.866
uart_tx_inst/count_20_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_23_s0
1.342
1.589
uart_tx_inst/n56_s5
1.591
1.866
uart_tx_inst/count_23_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
spi_slave_inst/i_19_s0
1.342
1.589
spi_slave_inst/n158_s4
1.591
1.866
spi_slave_inst/i_19_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
spi_slave_inst/i_22_s0
1.342
1.589
spi_slave_inst/n155_s4
1.591
1.866
spi_slave_inst/i_22_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_3_s0
1.342
1.589
data_reader_inst/n134_s3
1.591
1.866
data_reader_inst/button2_counter_3_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_10_s0
1.342
1.589
data_reader_inst/n127_s3
1.591
1.866
data_reader_inst/button2_counter_10_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_12_s0
1.342
1.589
data_reader_inst/n14_s3
1.591
1.866
data_reader_inst/button1_counter_12_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_18_s0
1.342
1.589
data_reader_inst/n8_s2
1.591
1.866
data_reader_inst/button1_counter_18_s0
1.866
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
led_inst/flash_counter_5_s0
1.342
1.589
led_inst/n27_s4
1.591
1.867
led_inst/flash_counter_5_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_25_s1
1.342
1.589
uart_rx_inst/n849_s13
1.591
1.867
uart_rx_inst/count_25_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_0_s1
1.342
1.589
uart_rx_inst/n874_s13
1.591
1.867
uart_rx_inst/count_0_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_5_s1
1.342
1.589
uart_rx_inst/n869_s13
1.591
1.867
uart_rx_inst/count_5_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_7_s1
1.342
1.589
uart_rx_inst/n867_s13
1.591
1.867
uart_rx_inst/count_7_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_13_s1
1.342
1.589
uart_rx_inst/n861_s13
1.591
1.867
uart_rx_inst/count_13_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_14_s1
1.342
1.589
uart_rx_inst/n860_s13
1.591
1.867
uart_rx_inst/count_14_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_17_s1
1.342
1.589
uart_rx_inst/n857_s13
1.591
1.867
uart_rx_inst/count_17_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_21_s1
1.342
1.589
uart_rx_inst/n853_s14
1.591
1.867
uart_rx_inst/count_21_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_rx_inst/count_23_s1
1.342
1.589
uart_rx_inst/n851_s15
1.591
1.867
uart_rx_inst/count_23_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_6_s1
1.342
1.589
uart_tx_inst/n73_s8
1.591
1.867
uart_tx_inst/count_6_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_21_s1
1.342
1.589
uart_tx_inst/n58_s7
1.591
1.867
uart_tx_inst/count_21_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_2_s0
1.342
1.589
uart_tx_inst/n77_s3
1.591
1.867
uart_tx_inst/count_2_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_3_s0
1.342
1.589
uart_tx_inst/n76_s5
1.591
1.867
uart_tx_inst/count_3_s0
1.867
