{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479723461530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479723461530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:17:41 2016 " "Processing started: Mon Nov 21 11:17:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479723461530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723461530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pyramic_Array -c Pyramic_Array " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pyramic_Array -c Pyramic_Array" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723461531 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1479723468015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/Pyramic_Array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/Pyramic_Array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pyramic_Array-rtl " "Found design unit 1: Pyramic_Array-rtl" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476179 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array " "Found entity 1: Pyramic_Array" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pyramic_array_rst_controller-rtl " "Found design unit 1: pyramic_array_rst_controller-rtl" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476180 ""} { "Info" "ISGN_ENTITY_NAME" "1 pyramic_array_rst_controller " "Found entity 1: pyramic_array_rst_controller" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pyramic_array_rst_controller_001-rtl " "Found design unit 1: pyramic_array_rst_controller_001-rtl" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476181 ""} { "Info" "ISGN_ENTITY_NAME" "1 pyramic_array_rst_controller_001 " "Found entity 1: pyramic_array_rst_controller_001" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Pyramic_Array/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_avalon_st_adapter_002 " "Found entity 1: Pyramic_Array_avalon_st_adapter_002" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_avalon_st_adapter_002_timing_adapter_0 " "Found entity 1: Pyramic_Array_avalon_st_adapter_002_timing_adapter_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: Pyramic_Array_avalon_st_adapter_002_error_adapter_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_avalon_st_adapter " "Found entity 1: Pyramic_Array_avalon_st_adapter" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Pyramic_Array_avalon_st_adapter_timing_adapter_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pyramic_Array_avalon_st_adapter_error_adapter_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1 " "Found entity 1: Pyramic_Array_mm_interconnect_1" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Pyramic_Array_mm_interconnect_0_avalon_st_adapter" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1_rsp_mux " "Found entity 1: Pyramic_Array_mm_interconnect_1_rsp_mux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476191 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1_rsp_demux " "Found entity 1: Pyramic_Array_mm_interconnect_1_rsp_demux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1_cmd_mux " "Found entity 1: Pyramic_Array_mm_interconnect_1_cmd_mux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1_cmd_demux " "Found entity 1: Pyramic_Array_mm_interconnect_1_cmd_demux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476196 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476196 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476196 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476196 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Pyramic_Array/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476200 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Pyramic_Array/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476206 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pyramic_Array_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pyramic_Array_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1_router_002_default_decode " "Found entity 1: Pyramic_Array_mm_interconnect_1_router_002_default_decode" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476208 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pyramic_Array_mm_interconnect_1_router_002 " "Found entity 2: Pyramic_Array_mm_interconnect_1_router_002" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pyramic_Array_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pyramic_Array_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_1_router_default_decode " "Found entity 1: Pyramic_Array_mm_interconnect_1_router_default_decode" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476209 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pyramic_Array_mm_interconnect_1_router " "Found entity 2: Pyramic_Array_mm_interconnect_1_router" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0 " "Found entity 1: Pyramic_Array_mm_interconnect_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_rsp_mux " "Found entity 1: Pyramic_Array_mm_interconnect_0_rsp_mux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_rsp_demux " "Found entity 1: Pyramic_Array_mm_interconnect_0_rsp_demux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_cmd_mux " "Found entity 1: Pyramic_Array_mm_interconnect_0_cmd_mux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_cmd_demux " "Found entity 1: Pyramic_Array_mm_interconnect_0_cmd_demux" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pyramic_Array_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pyramic_Array_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_router_003_default_decode " "Found entity 1: Pyramic_Array_mm_interconnect_0_router_003_default_decode" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476221 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pyramic_Array_mm_interconnect_0_router_003 " "Found entity 2: Pyramic_Array_mm_interconnect_0_router_003" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Pyramic_Array_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Pyramic_Array_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Pyramic_Array_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1479723476221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_mm_interconnect_0_router_default_decode " "Found entity 1: Pyramic_Array_mm_interconnect_0_router_default_decode" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476221 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pyramic_Array_mm_interconnect_0_router " "Found entity 2: Pyramic_Array_mm_interconnect_0_router" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_sysid " "Found entity 1: Pyramic_Array_sysid" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_pll_1 " "Found entity 1: Pyramic_Array_pll_1" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_pll_0 " "Found entity 1: Pyramic_Array_pll_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_jtag_uart_0_sim_scfifo_w " "Found entity 1: Pyramic_Array_jtag_uart_0_sim_scfifo_w" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476226 ""} { "Info" "ISGN_ENTITY_NAME" "2 Pyramic_Array_jtag_uart_0_scfifo_w " "Found entity 2: Pyramic_Array_jtag_uart_0_scfifo_w" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476226 ""} { "Info" "ISGN_ENTITY_NAME" "3 Pyramic_Array_jtag_uart_0_sim_scfifo_r " "Found entity 3: Pyramic_Array_jtag_uart_0_sim_scfifo_r" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476226 ""} { "Info" "ISGN_ENTITY_NAME" "4 Pyramic_Array_jtag_uart_0_scfifo_r " "Found entity 4: Pyramic_Array_jtag_uart_0_scfifo_r" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476226 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pyramic_Array_jtag_uart_0 " "Found entity 5: Pyramic_Array_jtag_uart_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_hps_0 " "Found entity 1: Pyramic_Array_hps_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_hps_0_hps_io " "Found entity 1: Pyramic_Array_hps_0_hps_io" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_hps_0_hps_io_border " "Found entity 1: Pyramic_Array_hps_0_hps_io_border" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_hps_0_fpga_interfaces " "Found entity 1: Pyramic_Array_hps_0_fpga_interfaces" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_bit_counter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_clock_edge.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476290 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1479723476291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_audio_controller " "Found entity 1: Pyramic_Array_audio_controller" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476294 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(51) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de1_soc " "Found entity 1: altera_up_av_config_auto_init_ob_de1_soc" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_audio_and_video_config_0 " "Found entity 1: Pyramic_Array_audio_and_video_config_0" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/SPI_System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/SPI_System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_System-project " "Found design unit 1: SPI_System-project" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476304 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_System " "Found entity 1: SPI_System" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Output_Buffer_Driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Output_Buffer_Driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer_Driver-master " "Found design unit 1: Output_Buffer_Driver-master" {  } { { "Pyramic_Array/synthesis/submodules/Output_Buffer_Driver.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Output_Buffer_Driver.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer_Driver " "Found entity 1: Output_Buffer_Driver" {  } { { "Pyramic_Array/synthesis/submodules/Output_Buffer_Driver.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Output_Buffer_Driver.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Pyramic_Array/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (pyramic_array) " "Found design unit 1: dspba_library_package (pyramic_array)" {  } { { "Pyramic_Array/synthesis/submodules/dspba_library_package.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file Pyramic_Array/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "Pyramic_Array/synthesis/submodules/dspba_library.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476307 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "Pyramic_Array/synthesis/submodules/dspba_library.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476307 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "Pyramic_Array/synthesis/submodules/dspba_library.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476307 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "Pyramic_Array/synthesis/submodules/dspba_library.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (pyramic_array) " "Found design unit 1: auk_dspip_math_pkg_hpfir (pyramic_array)" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476308 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (pyramic_array) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (pyramic_array)" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476310 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476311 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476312 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476313 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pyramic_Array_FIR_LEFT_rtl_core-normal " "Found design unit 1: Pyramic_Array_FIR_LEFT_rtl_core-normal" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_FIR_LEFT_rtl_core " "Found entity 1: Pyramic_Array_FIR_LEFT_rtl_core" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pyramic_Array_FIR_LEFT_ast-struct " "Found design unit 1: Pyramic_Array_FIR_LEFT_ast-struct" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476316 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_FIR_LEFT_ast " "Found entity 1: Pyramic_Array_FIR_LEFT_ast" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pyramic_Array_FIR_LEFT-syn " "Found design unit 1: Pyramic_Array_FIR_LEFT-syn" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pyramic_Array_FIR_LEFT " "Found entity 1: Pyramic_Array_FIR_LEFT" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beamformer_Adder-rtl " "Found design unit 1: Beamformer_Adder-rtl" {  } { { "Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476317 ""} { "Info" "ISGN_ENTITY_NAME" "1 Beamformer_Adder " "Found entity 1: Beamformer_Adder" {  } { { "Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Beamformer_Adder-rtl " "Found design unit 1: Beamformer_Adder-rtl" {  } { { "../hdl/Beamformer_Adder.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476318 ""} { "Info" "ISGN_ENTITY_NAME" "1 Beamformer_Adder " "Found entity 1: Beamformer_Adder" {  } { { "../hdl/Beamformer_Adder.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Beamformer_Adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_top_level-rtl " "Found design unit 1: DE1_SoC_top_level-rtl" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476319 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_top_level " "Found entity 1: DE1_SoC_top_level" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_mic-SYN " "Found design unit 1: fifo_mic-SYN" {  } { { "../hdl/FIFO_Mic.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476319 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Mic " "Found entity 1: FIFO_Mic" {  } { { "../hdl/FIFO_Mic.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_streaming-SYN " "Found design unit 1: fifo_streaming-SYN" {  } { { "../hdl/FIFO_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476320 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Streaming " "Found entity 1: FIFO_Streaming" {  } { { "../hdl/FIFO_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Controller-comp " "Found design unit 1: SPI_Controller-comp" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476321 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Controller " "Found entity 1: SPI_Controller" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_DMA-master " "Found design unit 1: SPI_DMA-master" {  } { { "../hdl/SPI_DMA.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476321 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_DMA " "Found entity 1: SPI_DMA" {  } { { "../hdl/SPI_DMA.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_DMA.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Slave-slave " "Found design unit 1: SPI_Slave-slave" {  } { { "../hdl/SPI_Slave.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476322 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Slave " "Found entity 1: SPI_Slave" {  } { { "../hdl/SPI_Slave.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Slave.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Streaming-streaming " "Found design unit 1: SPI_Streaming-streaming" {  } { { "../hdl/SPI_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476322 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Streaming " "Found entity 1: SPI_Streaming" {  } { { "../hdl/SPI_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_System-project " "Found design unit 1: SPI_System-project" {  } { { "../hdl/SPI_System.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476323 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_System " "Found entity 1: SPI_System" {  } { { "../hdl/SPI_System.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_System.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Output_Buffer_Driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Output_Buffer_Driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer_Driver-master " "Found design unit 1: Output_Buffer_Driver-master" {  } { { "../hdl/Output_Buffer_Driver.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Output_Buffer_Driver.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476324 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer_Driver " "Found entity 1: Output_Buffer_Driver" {  } { { "../hdl/Output_Buffer_Driver.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/Output_Buffer_Driver.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476324 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_top_level " "Elaborating entity \"DE1_SoC_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479723476443 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CS_n DE1_SoC_top_level.vhd(23) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(23): used implicit default value for signal \"ADC_CS_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476444 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN DE1_SoC_top_level.vhd(24) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(24): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476445 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK DE1_SoC_top_level.vhd(26) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(26): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476445 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR DE1_SoC_top_level.vhd(75) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(75): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476445 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_DCLK DE1_SoC_top_level.vhd(137) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(137): used implicit default value for signal \"HPS_FLASH_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476445 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_FLASH_NCSO DE1_SoC_top_level.vhd(138) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(138): used implicit default value for signal \"HPS_FLASH_NCSO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476445 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_CLK DE1_SoC_top_level.vhd(151) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(151): used implicit default value for signal \"HPS_SPIM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476445 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_SPIM_MOSI DE1_SoC_top_level.vhd(153) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(153): used implicit default value for signal \"HPS_SPIM_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476446 "|DE1_SoC_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HPS_USB_STP DE1_SoC_top_level.vhd(161) " "VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(161): used implicit default value for signal \"HPS_USB_STP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476446 "|DE1_SoC_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array Pyramic_Array:u0 " "Elaborating entity \"Pyramic_Array\" for hierarchy \"Pyramic_Array:u0\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "u0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beamformer_Adder Pyramic_Array:u0\|Beamformer_Adder:beamformer_left " "Elaborating entity \"Beamformer_Adder\" for hierarchy \"Pyramic_Array:u0\|Beamformer_Adder:beamformer_left\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "beamformer_left" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476493 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 Beamformer_Adder.vhd(45) " "Verilog HDL or VHDL warning at Beamformer_Adder.vhd(45): object \"tmp1\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723476495 "|DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp2 Beamformer_Adder.vhd(46) " "Verilog HDL or VHDL warning at Beamformer_Adder.vhd(46): object \"tmp2\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Beamformer_Adder.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723476495 "|DE1_SoC_top_level|Pyramic_Array:u0|Beamformer_Adder:beamformer_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_FIR_LEFT Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left " "Elaborating entity \"Pyramic_Array_FIR_LEFT\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "fir_left" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476544 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig Pyramic_Array_FIR_LEFT.vhd(59) " "Verilog HDL or VHDL warning at Pyramic_Array_FIR_LEFT.vhd(59): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723476544 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_FIR_LEFT_ast Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst " "Elaborating entity \"Pyramic_Array_FIR_LEFT_ast\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" "Pyramic_Array_FIR_LEFT_ast_inst" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476548 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core Pyramic_Array_FIR_LEFT_ast.vhd(209) " "VHDL Signal Declaration warning at Pyramic_Array_FIR_LEFT_ast.vhd(209): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 209 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723476550 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "sink" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "source" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "intf_ctrl" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_FIR_LEFT_rtl_core Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"Pyramic_Array_FIR_LEFT_rtl_core\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476576 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u0_m0_wo0_wi0_r0_ra2_count0_i Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) " "VHDL Process Statement warning at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028): inferring latch(es) for signal or variable \"u0_m0_wo0_wi0_r0_ra2_count0_i\", which holds its previous value in one or more paths through the process" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1028 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1479723476594 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:eal_passthrough:hpfircore_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_r0_ra2_count0_i\[0\] Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) " "Inferred latch for \"u0_m0_wo0_wi0_r0_ra2_count0_i\[0\]\" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028)" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1028 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476650 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:eal_passthrough:hpfircore_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_r0_ra2_count0_i\[1\] Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) " "Inferred latch for \"u0_m0_wo0_wi0_r0_ra2_count0_i\[1\]\" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028)" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1028 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476650 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:eal_passthrough:hpfircore_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_r0_ra2_count0_i\[2\] Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) " "Inferred latch for \"u0_m0_wo0_wi0_r0_ra2_count0_i\[2\]\" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028)" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1028 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476650 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:eal_passthrough:hpfircore_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_r0_ra2_count0_i\[3\] Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028) " "Inferred latch for \"u0_m0_wo0_wi0_r0_ra2_count0_i\[3\]\" at Pyramic_Array_FIR_LEFT_rtl_core.vhd(1028)" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1028 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476650 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_FIR_LEFT:fir_left|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst|Pyramic_Array_FIR_LEFT_rtl_core:eal_passthrough:hpfircore_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_11\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_11" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_compute" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_adelay_mem_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 496 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 39 " "Parameter \"width_a\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 46 " "Parameter \"numwords_a\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 39 " "Parameter \"width_b\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 46 " "Parameter \"numwords_b\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476743 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 496 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723476743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6pu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6pu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6pu3 " "Found entity 1: altera_syncram_6pu3" {  } { { "db/altera_syncram_6pu3.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6pu3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6pu3 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\|altera_syncram_6pu3:auto_generated " "Elaborating entity \"altera_syncram_6pu3\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\|altera_syncram_6pu3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb4 " "Found entity 1: altsyncram_9tb4" {  } { { "db/altsyncram_9tb4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_9tb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\|altera_syncram_6pu3:auto_generated\|altsyncram_9tb4:altsyncram1 " "Elaborating entity \"altsyncram_9tb4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_adelay_mem_dmem\|altera_syncram_6pu3:auto_generated\|altsyncram_9tb4:altsyncram1\"" {  } { { "db/altera_syncram_6pu3.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6pu3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_bankIn_0_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_xIn_bankIn_0_14\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_xIn_bankIn_0_14" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_xIn_0_14_mem_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 760 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3 " "Parameter \"numwords_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 3 " "Parameter \"numwords_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476845 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 760 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723476845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_liu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_liu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_liu3 " "Found entity 1: altera_syncram_liu3" {  } { { "db/altera_syncram_liu3.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_liu3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_liu3 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\|altera_syncram_liu3:auto_generated " "Elaborating entity \"altera_syncram_liu3\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\|altera_syncram_liu3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_omb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_omb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_omb4 " "Found entity 1: altsyncram_omb4" {  } { { "db/altsyncram_omb4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_omb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_omb4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\|altera_syncram_liu3:auto_generated\|altsyncram_omb4:altsyncram1 " "Elaborating entity \"altsyncram_omb4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_14_mem_dmem\|altera_syncram_liu3:auto_generated\|altsyncram_omb4:altsyncram1\"" {  } { { "db/altera_syncram_liu3.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_liu3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_14\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_14" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_bank_memr0_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 839 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 144 " "Parameter \"numwords_a\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 6 " "Parameter \"width_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 144 " "Parameter \"numwords_b\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723476931 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 839 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723476931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_als3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_als3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_als3 " "Found entity 1: altera_syncram_als3" {  } { { "db/altera_syncram_als3.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_als3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_als3 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\|altera_syncram_als3:auto_generated " "Elaborating entity \"altera_syncram_als3\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\|altera_syncram_als3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dp94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dp94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dp94 " "Found entity 1: altsyncram_dp94" {  } { { "db/altsyncram_dp94.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_dp94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723476990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723476990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dp94 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\|altera_syncram_als3:auto_generated\|altsyncram_dp94:altsyncram1 " "Elaborating entity \"altsyncram_dp94\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_bank_memr0_dmem\|altera_syncram_als3:auto_generated\|altsyncram_dp94:altsyncram1\"" {  } { { "db/altera_syncram_als3.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_als3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723476991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_cm1_lutmem_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 914 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3056 " "Parameter \"numwords_a\" = \"3056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex " "Parameter \"init_file\" = \"Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm1_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477007 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 914 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723477007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_4h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_4h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_4h34 " "Found entity 1: altera_syncram_4h34" {  } { { "db/altera_syncram_4h34.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_4h34.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_4h34 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\|altera_syncram_4h34:auto_generated " "Elaborating entity \"altera_syncram_4h34\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\|altera_syncram_4h34:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6e4 " "Found entity 1: altsyncram_i6e4" {  } { { "db/altsyncram_i6e4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_i6e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i6e4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\|altera_syncram_4h34:auto_generated\|altsyncram_i6e4:altsyncram1 " "Elaborating entity \"altsyncram_i6e4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm1_lutmem_dmem\|altera_syncram_4h34:auto_generated\|altsyncram_i6e4:altsyncram1\"" {  } { { "db/altera_syncram_4h34.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_4h34.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15 " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count2_q_15\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_ra2_count2_q_15" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_ra2_count1_q_14\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_ra2_count1_q_14" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr1_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1280 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477142 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1280 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723477142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_6us3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_6us3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_6us3 " "Found entity 1: altera_syncram_6us3" {  } { { "db/altera_syncram_6us3.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6us3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_6us3 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altera_syncram_6us3:auto_generated " "Elaborating entity \"altera_syncram_6us3\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altera_syncram_6us3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92a4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92a4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92a4 " "Found entity 1: altsyncram_92a4" {  } { { "db/altsyncram_92a4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_92a4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92a4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altera_syncram_6us3:auto_generated\|altsyncram_92a4:altsyncram1 " "Elaborating entity \"altsyncram_92a4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem\|altera_syncram_6us3:auto_generated\|altsyncram_92a4:altsyncram1\"" {  } { { "db/altera_syncram_6us3.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_6us3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_cm0_lutmem_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3056 " "Parameter \"numwords_a\" = \"3056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex " "Parameter \"init_file\" = \"Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm0_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477236 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723477236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_3h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_3h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_3h34 " "Found entity 1: altera_syncram_3h34" {  } { { "db/altera_syncram_3h34.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_3h34.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_3h34 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\|altera_syncram_3h34:auto_generated " "Elaborating entity \"altera_syncram_3h34\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\|altera_syncram_3h34:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6e4 " "Found entity 1: altsyncram_h6e4" {  } { { "db/altsyncram_h6e4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_h6e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6e4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\|altera_syncram_3h34:auto_generated\|altsyncram_h6e4:altsyncram1 " "Elaborating entity \"altsyncram_h6e4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm0_lutmem_dmem\|altera_syncram_3h34:auto_generated\|altsyncram_h6e4:altsyncram1\"" {  } { { "db/altera_syncram_3h34.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_3h34.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id0_q_16\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id0_q_16" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477369 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723477369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_aus3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_aus3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_aus3 " "Found entity 1: altera_syncram_aus3" {  } { { "db/altera_syncram_aus3.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_aus3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_aus3 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_aus3:auto_generated " "Elaborating entity \"altera_syncram_aus3\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_aus3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2a4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2a4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2a4 " "Found entity 1: altsyncram_d2a4" {  } { { "db/altsyncram_d2a4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_d2a4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2a4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_aus3:auto_generated\|altsyncram_d2a4:altsyncram1 " "Elaborating entity \"altsyncram_d2a4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_aus3:auto_generated\|altsyncram_d2a4:altsyncram1\"" {  } { { "db/altera_syncram_aus3.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_aus3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_madd2_1_cma_delay\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_mtree_madd2_1_cma_delay" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_cm2_lutmem_dmem" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1453 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3056 " "Parameter \"numwords_a\" = \"3056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex " "Parameter \"init_file\" = \"Pyramic_Array_FIR_LEFT_rtl_core_u0_m0_wo0_cm2_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723477456 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1453 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723477456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_5h34.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_5h34.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_5h34 " "Found entity 1: altera_syncram_5h34" {  } { { "db/altera_syncram_5h34.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_5h34.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_5h34 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\|altera_syncram_5h34:auto_generated " "Elaborating entity \"altera_syncram_5h34\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\|altera_syncram_5h34:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6e4 " "Found entity 1: altsyncram_j6e4" {  } { { "db/altsyncram_j6e4.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j6e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723477518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723477518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6e4 Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\|altera_syncram_5h34:auto_generated\|altsyncram_j6e4:altsyncram1 " "Elaborating entity \"altsyncram_j6e4\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_cm2_lutmem_dmem\|altera_syncram_5h34:auto_generated\|altsyncram_j6e4:altsyncram1\"" {  } { { "db/altera_syncram_5h34.tdf" "altsyncram1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altera_syncram_5h34.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|Pyramic_Array_FIR_LEFT_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_cma_delay" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_rtl_core.vhd" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_FIR_LEFT:fir_left\|Pyramic_Array_FIR_LEFT_ast:Pyramic_Array_FIR_LEFT_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_FIR_LEFT_ast.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Buffer_Driver Pyramic_Array:u0\|Output_Buffer_Driver:output_switcher_0 " "Elaborating entity \"Output_Buffer_Driver\" for hierarchy \"Pyramic_Array:u0\|Output_Buffer_Driver:output_switcher_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "output_switcher_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_System Pyramic_Array:u0\|SPI_System:spi_system_0 " "Elaborating entity \"SPI_System\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "spi_system_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy SPI_System.vhd(80) " "Verilog HDL or VHDL warning at SPI_System.vhd(80): object \"busy\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723477736 "|DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Controller Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller " "Elaborating entity \"SPI_Controller\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\"" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "Controller" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723477744 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SPI_Controller.vhd(246) " "Verilog HDL or VHDL warning at the SPI_Controller.vhd(246): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 246 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1479723477764 "|DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SPI_Controller.vhd(247) " "Verilog HDL or VHDL warning at the SPI_Controller.vhd(247): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 247 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1479723477765 "|DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SPI_Controller.vhd(249) " "Verilog HDL or VHDL warning at the SPI_Controller.vhd(249): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 249 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1479723477765 "|DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SPI_Controller.vhd(250) " "Verilog HDL or VHDL warning at the SPI_Controller.vhd(250): index expression is not wide enough to address all of the elements in the array" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 250 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1479723477766 "|DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Controller:Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Mic Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst " "Elaborating entity \"FIFO_Mic\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\"" {  } { { "../hdl/SPI_Controller.vhd" "\\G1:0:FIFO_Mic_inst" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\"" {  } { { "../hdl/FIFO_Mic.vhd" "scfifo_component" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\"" {  } { { "../hdl/FIFO_Mic.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component " "Instantiated megafunction \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723478154 ""}  } { { "../hdl/FIFO_Mic.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Mic.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723478154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ii81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ii81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ii81 " "Found entity 1: scfifo_ii81" {  } { { "db/scfifo_ii81.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_ii81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723478182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723478182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ii81 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated " "Elaborating entity \"scfifo_ii81\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_po81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_po81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_po81 " "Found entity 1: a_dpfifo_po81" {  } { { "db/a_dpfifo_po81.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723478187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723478187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_po81 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo " "Elaborating entity \"a_dpfifo_po81\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\"" {  } { { "db/scfifo_ii81.tdf" "dpfifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_ii81.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_m4f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723478192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723478192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_po81.tdf" "fifo_state" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723478224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723478224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_sg7:count_usedw " "Elaborating entity \"cntr_sg7\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_sg7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_m4f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mns1 " "Found entity 1: altsyncram_mns1" {  } { { "db/altsyncram_mns1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_mns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723478259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723478259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mns1 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_mns1:FIFOram " "Elaborating entity \"altsyncram_mns1\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_mns1:FIFOram\"" {  } { { "db/a_dpfifo_po81.tdf" "FIFOram" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723478295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723478295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ggb:rd_ptr_count " "Elaborating entity \"cntr_ggb\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|FIFO_Mic:\\G1:0:FIFO_Mic_inst\|scfifo:scfifo_component\|scfifo_ii81:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ggb:rd_ptr_count\"" {  } { { "db/a_dpfifo_po81.tdf" "rd_ptr_count" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_po81.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723478296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_DMA Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_DMA:DMA " "Elaborating entity \"SPI_DMA\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_DMA:DMA\"" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "DMA" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Slave Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Slave:Slave " "Elaborating entity \"SPI_Slave\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Slave:Slave\"" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "Slave" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Streaming Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming " "Elaborating entity \"SPI_Streaming\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\"" {  } { { "Pyramic_Array/synthesis/submodules/SPI_System.vhd" "Streaming" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/SPI_System.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrempty SPI_Streaming.vhd(46) " "Verilog HDL or VHDL warning at SPI_Streaming.vhd(46): object \"wrempty\" assigned a value but never read" {  } { { "../hdl/SPI_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723484635 "|DE1_SoC_top_level|Pyramic_Array:u0|SPI_System:spi_system_0|SPI_Streaming:Streaming"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Streaming Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst " "Elaborating entity \"FIFO_Streaming\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\"" {  } { { "../hdl/SPI_Streaming.vhd" "FIFO_Streaming_inst" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Streaming.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../hdl/FIFO_Streaming.vhd" "dcfifo_mixed_widths_component" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../hdl/FIFO_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 7 " "Parameter \"lpm_widthu_r\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723484848 ""}  } { { "../hdl/FIFO_Streaming.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/FIFO_Streaming.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723484848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_ucm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_ucm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ucm1 " "Found entity 1: dcfifo_ucm1" {  } { { "db/dcfifo_ucm1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723484877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723484877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ucm1 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated " "Elaborating entity \"dcfifo_ucm1\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_e9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_e9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_e9b " "Found entity 1: a_gray2bin_e9b" {  } { { "db/a_gray2bin_e9b.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_gray2bin_e9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723484884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723484884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_e9b Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|a_gray2bin_e9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_e9b\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|a_gray2bin_e9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_ucm1.tdf" "wrptr_g_gray2bin" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ag6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ag6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ag6 " "Found entity 1: a_graycounter_ag6" {  } { { "db/a_graycounter_ag6.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_ag6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723484917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723484917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ag6 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|a_graycounter_ag6:rdptr_g1p " "Elaborating entity \"a_graycounter_ag6\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|a_graycounter_ag6:rdptr_g1p\"" {  } { { "db/dcfifo_ucm1.tdf" "rdptr_g1p" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7ub " "Found entity 1: a_graycounter_7ub" {  } { { "db/a_graycounter_7ub.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_graycounter_7ub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723484952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723484952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7ub Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|a_graycounter_7ub:wrptr_g1p " "Elaborating entity \"a_graycounter_7ub\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|a_graycounter_7ub:wrptr_g1p\"" {  } { { "db/dcfifo_ucm1.tdf" "wrptr_g1p" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j671 " "Found entity 1: altsyncram_j671" {  } { { "db/altsyncram_j671.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_j671.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723484987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723484987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j671 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|altsyncram_j671:fifo_ram " "Elaborating entity \"altsyncram_j671\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|altsyncram_j671:fifo_ram\"" {  } { { "db/dcfifo_ucm1.tdf" "fifo_ram" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723484988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_f9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723484999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723484999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp\"" {  } { { "db/dcfifo_ucm1.tdf" "rs_dgwp" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp\|dffpipe_0v8:dffpipe12 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp\|dffpipe_0v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe12" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_f9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dffpipe_vu8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|dffpipe_vu8:ws_brp " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|dffpipe_vu8:ws_brp\"" {  } { { "db/dcfifo_ucm1.tdf" "ws_brp" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\"" {  } { { "db/dcfifo_ucm1.tdf" "ws_dgrp" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|alt_synch_pipe_g9l:ws_dgrp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe16" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|cmpr_vu5:rdempty_eq_comp " "Elaborating entity \"cmpr_vu5\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|cmpr_vu5:rdempty_eq_comp\"" {  } { { "db/dcfifo_ucm1.tdf" "rdempty_eq_comp" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aed " "Found entity 1: cntr_aed" {  } { { "db/cntr_aed.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_aed.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aed Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|cntr_aed:cntr_b " "Elaborating entity \"cntr_aed\" for hierarchy \"Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Streaming:Streaming\|FIFO_Streaming:FIFO_Streaming_inst\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_ucm1:auto_generated\|cntr_aed:cntr_b\"" {  } { { "db/dcfifo_ucm1.tdf" "cntr_b" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/dcfifo_ucm1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_audio_and_video_config_0 Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"Pyramic_Array_audio_and_video_config_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "audio_and_video_config_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(137) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6)" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723485114 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de1_soc Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de1_soc\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Audio_ROM" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7180 Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7180\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" "Auto_Init_Video_ROM" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_and_video_config_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(241) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5)" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723485134 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(109) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11)" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_slow_clock_generator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723485146 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_audio_controller Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller " "Elaborating entity \"Pyramic_Array_audio_controller\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "audio_controller" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "Bit_Clock_Edges" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "Audio_In_Deserializer" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723485301 ""}  } { { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723485301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723485515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723485515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "Audio_Out_Serializer" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_hps_0 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0 " "Elaborating entity \"Pyramic_Array_hps_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "hps_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_hps_0_fpga_interfaces Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Pyramic_Array_hps_0_fpga_interfaces\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" "fpga_interfaces" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_hps_0_hps_io Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io " "Elaborating entity \"Pyramic_Array_hps_0_hps_io\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" "hps_io" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_hps_0_hps_io_border Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border " "Elaborating entity \"Pyramic_Array_hps_0_hps_io_border\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v" "border" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723485995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723486033 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479723486034 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486037 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723486039 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486067 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1479723486069 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486070 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1479723486075 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479723486075 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723486130 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723486130 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486134 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479723486141 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479723486141 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479723486141 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1479723486141 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486272 ""}  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723486272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723486300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723486300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486469 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1479723486470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486500 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486500 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486500 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486500 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486500 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723486501 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_hps_0:hps_0|Pyramic_Array_hps_0_hps_io:hps_io|Pyramic_Array_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Pyramic_Array/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_jtag_uart_0 Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"Pyramic_Array_jtag_uart_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "jtag_uart_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_jtag_uart_0_scfifo_w Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w " "Elaborating entity \"Pyramic_Array_jtag_uart_0_scfifo_w\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "the_Pyramic_Array_jtag_uart_0_scfifo_w" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "wfifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723486963 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723486963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723486991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723486991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723486995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723486995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723486996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723487000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723487000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723487031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723487031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723487069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723487069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723487103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723487103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_jtag_uart_0_scfifo_r Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r " "Elaborating entity \"Pyramic_Array_jtag_uart_0_scfifo_r\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "the_Pyramic_Array_jtag_uart_0_scfifo_r" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "Pyramic_Array_jtag_uart_0_alt_jtag_atlantic" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487355 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723487355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487391 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:Pyramic_Array_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_pll_0 Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0 " "Elaborating entity \"Pyramic_Array_pll_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "pll_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "altera_pll_i" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487425 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1479723487446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 100.000000 MHz " "Parameter \"output_clock_frequency2\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 -3750 ps " "Parameter \"phase_shift2\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 12.500000 MHz " "Parameter \"output_clock_frequency3\" = \"12.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487455 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723487455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_pll_1 Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1 " "Elaborating entity \"Pyramic_Array_pll_1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "pll_1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" "altera_pll_i" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487461 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1479723487472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.5 MHz " "Parameter \"reference_clock_frequency\" = \"12.5 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479723487475 ""}  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_1.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479723487475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_sysid Pyramic_Array:u0\|Pyramic_Array_sysid:sysid " "Elaborating entity \"Pyramic_Array_sysid\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_sysid:sysid\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "sysid" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0 Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Pyramic_Array_mm_interconnect_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "mm_interconnect_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:output_switcher_0_dma_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:output_switcher_0_dma_translator\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "output_switcher_0_dma_translator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_system_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_system_0_avalon_master_translator\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "spi_system_0_avalon_master_translator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:output_switcher_0_dma_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:output_switcher_0_dma_agent\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "output_switcher_0_dma_agent" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:output_switcher_1_dma_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:output_switcher_1_dma_agent\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "output_switcher_1_dma_agent" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_system_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_system_0_avalon_master_agent\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "spi_system_0_avalon_master_agent" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_agent" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_router Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router:router " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_router\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router:router\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "router" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_router_default_decode Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router:router\|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_router_default_decode\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router:router\|Pyramic_Array_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_router_003 Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_router_003\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router_003:router_003\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "router_003" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_router_003_default_decode Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router_003:router_003\|Pyramic_Array_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_router_003:router_003\|Pyramic_Array_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_cmd_demux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_cmd_demux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "cmd_demux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_cmd_mux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_cmd_mux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "cmd_mux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_rsp_demux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_rsp_demux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "rsp_demux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_rsp_mux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_rsp_mux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "rsp_mux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_avalon_st_adapter Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_0:mm_interconnect_0\|Pyramic_Array_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Pyramic_Array_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1 Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Pyramic_Array_mm_interconnect_1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "mm_interconnect_1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "audio_and_video_config_0_avalon_av_config_slave_translator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:spi_system_0_avalon_slave_translator\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "spi_system_0_avalon_slave_translator" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723487978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "audio_and_video_config_0_avalon_av_config_slave_agent" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:audio_and_video_config_0_avalon_av_config_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "audio_and_video_config_0_avalon_av_config_slave_agent_rsp_fifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "audio_and_video_config_0_avalon_av_config_slave_agent_rdata_fifo" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_router Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router:router " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_router\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router:router\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "router" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_router_default_decode Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router:router\|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_router_default_decode\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router:router\|Pyramic_Array_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_router_002 Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_router_002\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router_002:router_002\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "router_002" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_router_002_default_decode Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router_002:router_002\|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_router_002:router_002\|Pyramic_Array_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "audio_and_video_config_0_avalon_av_config_slave_burst_adapter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:audio_and_video_config_0_avalon_av_config_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_cmd_demux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_cmd_demux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "cmd_demux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_cmd_mux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_cmd_mux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "cmd_mux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_rsp_demux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_rsp_demux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "rsp_demux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_mm_interconnect_1_rsp_mux Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Pyramic_Array_mm_interconnect_1_rsp_mux\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" "rsp_mux" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_mm_interconnect_1:mm_interconnect_1\|Pyramic_Array_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_avalon_st_adapter Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Pyramic_Array_avalon_st_adapter\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "avalon_st_adapter" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_avalon_st_adapter_error_adapter_0 Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter:avalon_st_adapter\|Pyramic_Array_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pyramic_Array_avalon_st_adapter_error_adapter_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter:avalon_st_adapter\|Pyramic_Array_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_avalon_st_adapter_timing_adapter_0 Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter:avalon_st_adapter\|Pyramic_Array_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Pyramic_Array_avalon_st_adapter_timing_adapter_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter:avalon_st_adapter\|Pyramic_Array_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" "timing_adapter_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_avalon_st_adapter_002 Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"Pyramic_Array_avalon_st_adapter_002\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "avalon_st_adapter_002" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_avalon_st_adapter_002_error_adapter_0 Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002\|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"Pyramic_Array_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002\|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" "error_adapter_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv(88) " "Verilog HDL or VHDL warning at Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv(88): object \"out_error\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723488290 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv(108) " "Verilog HDL assignment warning at Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv(108): truncated value with size 2 to match size of target (1)" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_error_adapter_0.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479723488290 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pyramic_Array_avalon_st_adapter_002_timing_adapter_0 Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002\|Pyramic_Array_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"Pyramic_Array_avalon_st_adapter_002_timing_adapter_0\" for hierarchy \"Pyramic_Array:u0\|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002\|Pyramic_Array_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0\"" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" "timing_adapter_0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv(88) " "Verilog HDL or VHDL warning at Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv(88): object \"in_ready\" assigned a value but never read" {  } { { "Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_avalon_st_adapter_002_timing_adapter_0.sv" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479723488293 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_avalon_st_adapter_002:avalon_st_adapter_002|Pyramic_Array_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pyramic_array_rst_controller Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller " "Elaborating entity \"pyramic_array_rst_controller\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "rst_controller" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488299 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req pyramic_array_rst_controller.vhd(55) " "VHDL Signal Declaration warning at pyramic_array_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723488300 "|DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" "rst_controller" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Pyramic_Array/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pyramic_array_rst_controller_001 Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_001 " "Elaborating entity \"pyramic_array_rst_controller_001\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_001\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "rst_controller_001" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488314 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req pyramic_array_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at pyramic_array_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723488315 "|DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" "rst_controller_001" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pyramic_array_rst_controller_001 Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_002 " "Elaborating entity \"pyramic_array_rst_controller_001\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_002\"" {  } { { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "rst_controller_002" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req pyramic_array_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at pyramic_array_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723488328 "|DE1_SoC_top_level|Pyramic_Array:u0|pyramic_array_rst_controller_001:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Pyramic_Array:u0\|pyramic_array_rst_controller_001:rst_controller_002\|altera_reset_controller:rst_controller_001\"" {  } { { "Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" "rst_controller_001" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/pyramic_array_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723488332 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479723490845 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.21.11:18:14 Progress: Loading sld2238b668/alt_sld_fab_wrapper_hw.tcl " "2016.11.21.11:18:14 Progress: Loading sld2238b668/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723494266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723495751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723495851 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723496476 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723496561 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723496646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723496748 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723496753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723496753 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1479723497494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2238b668/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2238b668/alt_sld_fab.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723497689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723497760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723497761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723497819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497893 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723497893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/ip/sld2238b668/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479723497951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723497951 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 40 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 70 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 100 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 130 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 160 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 190 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 220 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 250 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 302 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 429 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_r:the_Pyramic_Array_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 225 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 38 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 68 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 98 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 128 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 158 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 188 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 218 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 248 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 278 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 308 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 338 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 368 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 398 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 428 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 458 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 488 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 518 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 548 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 578 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 608 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 638 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 668 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 698 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 728 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 758 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 788 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 818 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 848 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 878 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 908 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 938 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_audio_controller:audio_controller\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_n3i1.tdf" 968 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_q2a1.tdf" 46 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_7ba1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_audio_in_deserializer.v" 201 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_audio_controller.v" 245 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1003 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_audio_controller:audio_controller|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1479723499261 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 94 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1137 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 94 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1137 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_pll_0.v" 94 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1137 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723499261 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_pll_0:pll_0|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1479723499261 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1479723499261 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0 " "RAM logic \"Pyramic_Array:u0\|Pyramic_Array_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "Ram0" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 142 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1479723500969 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1479723500969 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "42 " "42 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479723504592 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[13\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[17\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[18\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[19\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[20\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[24\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[25\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[27\]\" and its non-tri-state driver." {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1479723504796 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1479723504796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 110 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[0\] " "bidirectional pin \"HPS_FLASH_DATA\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[1\] " "bidirectional pin \"HPS_FLASH_DATA\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[2\] " "bidirectional pin \"HPS_FLASH_DATA\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_FLASH_DATA\[3\] " "bidirectional pin \"HPS_FLASH_DATA\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[0\] " "bidirectional pin \"HPS_GPIO\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GPIO\[1\] " "bidirectional pin \"HPS_GPIO\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 139 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_GSENSOR_INT " "bidirectional pin \"HPS_GSENSOR_INT\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C_CONTROL " "bidirectional pin \"HPS_I2C_CONTROL\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 141 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SCLK " "bidirectional pin \"HPS_I2C1_SCLK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 142 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C1_SDAT " "bidirectional pin \"HPS_I2C1_SDAT\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 143 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SCLK " "bidirectional pin \"HPS_I2C2_SCLK\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 144 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_I2C2_SDAT " "bidirectional pin \"HPS_I2C2_SDAT\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 145 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_SPIM_SS " "bidirectional pin \"HPS_SPIM_SS\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 154 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[0\] " "bidirectional pin \"HPS_USB_DATA\[0\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[1\] " "bidirectional pin \"HPS_USB_DATA\[1\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[2\] " "bidirectional pin \"HPS_USB_DATA\[2\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[3\] " "bidirectional pin \"HPS_USB_DATA\[3\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[4\] " "bidirectional pin \"HPS_USB_DATA\[4\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[5\] " "bidirectional pin \"HPS_USB_DATA\[5\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[6\] " "bidirectional pin \"HPS_USB_DATA\[6\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_USB_DATA\[7\] " "bidirectional pin \"HPS_USB_DATA\[7\]\" has no driver" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1479723504796 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1479723504796 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[13\]~synth " "Node \"GPIO_0\[13\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[17\]~synth " "Node \"GPIO_0\[17\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[18\]~synth " "Node \"GPIO_0\[18\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[19\]~synth " "Node \"GPIO_0\[19\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[20\]~synth " "Node \"GPIO_0\[20\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[24\]~synth " "Node \"GPIO_0\[24\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[25\]~synth " "Node \"GPIO_0\[25\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[27\]~synth " "Node \"GPIO_0\[27\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY_N~synth " "Node \"HPS_KEY_N~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723509503 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1479723509503 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_n GND " "Pin \"ADC_CS_n\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|ADC_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_DCLK GND " "Pin \"HPS_FLASH_DCLK\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|HPS_FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_FLASH_NCSO GND " "Pin \"HPS_FLASH_NCSO\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|HPS_FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_CLK GND " "Pin \"HPS_SPIM_CLK\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|HPS_SPIM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_SPIM_MOSI GND " "Pin \"HPS_SPIM_MOSI\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|HPS_SPIM_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_USB_STP GND " "Pin \"HPS_USB_STP\" is stuck at GND" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1479723509505 "|DE1_SoC_top_level|HPS_USB_STP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1479723509505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723510009 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntChannel\[2\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntChannel\[2\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[3\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[3\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[2\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[2\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[1\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[1\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[0\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntBit\[0\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntChannel\[1\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntChannel\[1\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntChannel\[0\] High " "Register Pyramic_Array:u0\|SPI_System:spi_system_0\|SPI_Controller:Controller\|CntChannel\[0\] will power up to High" {  } { { "../hdl/SPI_Controller.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/SPI_Controller.vhd" 183 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479723510189 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1479723510189 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "407 " "407 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479723511379 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/altsyncram_7pu1.tdf" 36 2 0 } } { "db/a_dpfifo_5771.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 137 0 0 } } { "Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_jtag_uart_0.v" 415 0 0 } } { "Pyramic_Array/synthesis/Pyramic_Array.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/Pyramic_Array.vhd" 1123 0 0 } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 250 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723511427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Pyramic_Array_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Pyramic_Array_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723511872 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723512407 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.map.smsg " "Generated suppressed messages file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723512997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "23 0 2 0 0 " "Adding 23 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479723793140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479723793140 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1479723793501 ""}  } { { "altera_pll.v" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1479723793501 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[0\] " "No output dependent on input pin \"KEY_N\[0\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|KEY_N[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_SPIM_MISO " "No output dependent on input pin \"HPS_SPIM_MISO\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|HPS_SPIM_MISO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_CLKOUT " "No output dependent on input pin \"HPS_USB_CLKOUT\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 157 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|HPS_USB_CLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_DIR " "No output dependent on input pin \"HPS_USB_DIR\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|HPS_USB_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HPS_USB_NXT " "No output dependent on input pin \"HPS_USB_NXT\"" {  } { { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479723794195 "|DE1_SoC_top_level|HPS_USB_NXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1479723794195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7688 " "Implemented 7688 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "111 " "Implemented 111 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5661 " "Implemented 5661 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_RAMS" "1170 " "Implemented 1170 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1479723794212 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1479723794212 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479723794212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 305 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 305 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1807 " "Peak virtual memory: 1807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479723794325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 11:23:14 2016 " "Processing ended: Mon Nov 21 11:23:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479723794325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:33 " "Elapsed time: 00:05:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479723794325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:59 " "Total CPU time (on all processors): 00:05:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479723794325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479723794325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1479723797640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479723797641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:23:15 2016 " "Processing started: Mon Nov 21 11:23:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479723797641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1479723797641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pyramic_Array -c Pyramic_Array " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pyramic_Array -c Pyramic_Array" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1479723797641 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1479723797673 ""}
{ "Info" "0" "" "Project  = Pyramic_Array" {  } {  } 0 0 "Project  = Pyramic_Array" 0 0 "Fitter" 0 0 1479723797673 ""}
{ "Info" "0" "" "Revision = Pyramic_Array" {  } {  } 0 0 "Revision = Pyramic_Array" 0 0 "Fitter" 0 0 1479723797673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1479723797973 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pyramic_Array 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Pyramic_Array\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1479723798038 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479723798069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1479723798069 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1479723798141 ""}  } { { "altera_pll.v" "" { Text "/opt/altera/16.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1479723798141 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1479723798154 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1479723798191 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|ram_block1a7 " "Atom \"Pyramic_Array:u0\|Pyramic_Array_jtag_uart_0:jtag_uart_0\|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1479723798207 "|DE1_SoC_top_level|Pyramic_Array:u0|Pyramic_Array_jtag_uart_0:jtag_uart_0|Pyramic_Array_jtag_uart_0_scfifo_w:the_Pyramic_Array_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ram_block1a7"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1479723798207 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1479723798690 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1479723798708 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1479723802687 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1479723803249 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "103 201 " "No exact pin location assignment(s) for 103 pins of 201 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1479723803571 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 125 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1083 14046 14942 0 0 ""}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1479723803595 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1479723803595 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1479723820148 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1479723821923 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1479723821923 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 7 global CLKCTRL_G10 " "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 7 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1479723822396 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 6093 global CLKCTRL_G4 " "Pyramic_Array:u0\|Pyramic_Array_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 6093 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1479723822396 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G5 " "Pyramic_Array:u0\|Pyramic_Array_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1479723822396 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1479723822396 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479723822397 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ucm1 " "Entity dcfifo_ucm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479723827677 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1479723827677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827783 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|read register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|read1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827804 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827804 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827804 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|read_req register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827809 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827809 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827809 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827835 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827835 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827835 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827841 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827845 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827845 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827845 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827846 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827846 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827846 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827846 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827846 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827846 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827846 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723827874 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723827874 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723827874 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479723827906 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479723827930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1479723827933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828530 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828530 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828530 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828538 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828538 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828538 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479723828559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828559 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828559 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828559 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828559 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828560 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828560 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828560 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828560 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828560 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828561 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828561 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828561 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828561 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828561 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828562 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828562 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828562 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828562 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828562 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828563 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828563 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828563 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828563 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828563 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828563 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828564 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828564 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828564 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828564 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828564 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828564 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828565 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828565 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828565 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 28 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828565 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 29 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(29): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828565 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828565 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828566 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 31 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(31): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828566 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828566 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 33 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828566 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828566 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828566 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1479723828567 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828577 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828577 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828582 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828582 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828582 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828588 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828588 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828588 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828598 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828598 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828598 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828604 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828604 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828609 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828609 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828609 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828619 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828619 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828619 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828624 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828624 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828624 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828629 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828629 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828657 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828663 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828667 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828672 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828672 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828678 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828687 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828693 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828693 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828693 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828704 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828704 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828709 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828709 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828709 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828719 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828724 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828729 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828734 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828739 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828749 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828749 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828754 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828759 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828760 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828760 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828770 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828770 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828775 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828780 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828780 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828780 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828790 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828790 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828795 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828795 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828805 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828806 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828811 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828811 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828811 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828817 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828817 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828817 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828822 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828822 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828822 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828827 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828827 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828827 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828833 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828833 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828842 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828847 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828853 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828853 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828862 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828873 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828873 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828873 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828878 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828878 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828888 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828888 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828888 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828893 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828893 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828893 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828898 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828908 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828914 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828919 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828925 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828930 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828935 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828940 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828946 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828951 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828956 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828961 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828961 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828990 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828990 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828990 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723828995 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723828995 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723828995 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829000 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829010 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829010 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829015 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829020 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829020 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829030 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829030 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829035 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1479723829040 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723829040 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1479723829040 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479723829068 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1479723829068 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723829071 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1479723829071 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1479723829180 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1479723829180 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000 " "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723829209 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723829209 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1479723829209 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723829212 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1479723829212 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1479723829214 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1479723829214 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1479723829214 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479723829696 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1479723829697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1479723829702 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479723829717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1479723829751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1479723829785 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1479723829792 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1479723829807 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1479723831844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "322 DSP block " "Packed 322 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1479723831861 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 MLAB cell " "Packed 32 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1479723831861 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1479723831861 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_0 " "Node \"DRAM_ADDR_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_1 " "Node \"DRAM_ADDR_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_10 " "Node \"DRAM_ADDR_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_11 " "Node \"DRAM_ADDR_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_12 " "Node \"DRAM_ADDR_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_2 " "Node \"DRAM_ADDR_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_3 " "Node \"DRAM_ADDR_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_4 " "Node \"DRAM_ADDR_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_5 " "Node \"DRAM_ADDR_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_6 " "Node \"DRAM_ADDR_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_7 " "Node \"DRAM_ADDR_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_8 " "Node \"DRAM_ADDR_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR_9 " "Node \"DRAM_ADDR_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_0 " "Node \"DRAM_DQ_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_1 " "Node \"DRAM_DQ_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_10 " "Node \"DRAM_DQ_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_11 " "Node \"DRAM_DQ_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_12 " "Node \"DRAM_DQ_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_13 " "Node \"DRAM_DQ_13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_14 " "Node \"DRAM_DQ_14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_15 " "Node \"DRAM_DQ_15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_2 " "Node \"DRAM_DQ_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_3 " "Node \"DRAM_DQ_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_4 " "Node \"DRAM_DQ_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_5 " "Node \"DRAM_DQ_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_6 " "Node \"DRAM_DQ_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_7 " "Node \"DRAM_DQ_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_8 " "Node \"DRAM_DQ_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ_9 " "Node \"DRAM_DQ_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_0 " "Node \"GPIO_0_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_1 " "Node \"GPIO_0_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_10 " "Node \"GPIO_0_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_11 " "Node \"GPIO_0_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_12 " "Node \"GPIO_0_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_13 " "Node \"GPIO_0_13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_14 " "Node \"GPIO_0_14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_15 " "Node \"GPIO_0_15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_16 " "Node \"GPIO_0_16\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_17 " "Node \"GPIO_0_17\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_18 " "Node \"GPIO_0_18\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_19 " "Node \"GPIO_0_19\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_2 " "Node \"GPIO_0_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_20 " "Node \"GPIO_0_20\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_21 " "Node \"GPIO_0_21\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_22 " "Node \"GPIO_0_22\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_23 " "Node \"GPIO_0_23\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_24 " "Node \"GPIO_0_24\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_25 " "Node \"GPIO_0_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_26 " "Node \"GPIO_0_26\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_27 " "Node \"GPIO_0_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_28 " "Node \"GPIO_0_28\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_29 " "Node \"GPIO_0_29\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_3 " "Node \"GPIO_0_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_30 " "Node \"GPIO_0_30\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_31 " "Node \"GPIO_0_31\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_32 " "Node \"GPIO_0_32\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_33 " "Node \"GPIO_0_33\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_34 " "Node \"GPIO_0_34\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_35 " "Node \"GPIO_0_35\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_4 " "Node \"GPIO_0_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_5 " "Node \"GPIO_0_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_6 " "Node \"GPIO_0_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_7 " "Node \"GPIO_0_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_8 " "Node \"GPIO_0_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0_9 " "Node \"GPIO_0_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_0 " "Node \"GPIO_1_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_1 " "Node \"GPIO_1_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_10 " "Node \"GPIO_1_10\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_11 " "Node \"GPIO_1_11\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_12 " "Node \"GPIO_1_12\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_13 " "Node \"GPIO_1_13\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_14 " "Node \"GPIO_1_14\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_15 " "Node \"GPIO_1_15\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_16 " "Node \"GPIO_1_16\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_17 " "Node \"GPIO_1_17\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_18 " "Node \"GPIO_1_18\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_19 " "Node \"GPIO_1_19\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_2 " "Node \"GPIO_1_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_20 " "Node \"GPIO_1_20\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_21 " "Node \"GPIO_1_21\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_22 " "Node \"GPIO_1_22\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_23 " "Node \"GPIO_1_23\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_24 " "Node \"GPIO_1_24\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_25 " "Node \"GPIO_1_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_26 " "Node \"GPIO_1_26\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_27 " "Node \"GPIO_1_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_28 " "Node \"GPIO_1_28\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_29 " "Node \"GPIO_1_29\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_3 " "Node \"GPIO_1_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_30 " "Node \"GPIO_1_30\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_31 " "Node \"GPIO_1_31\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_32 " "Node \"GPIO_1_32\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_33 " "Node \"GPIO_1_33\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_34 " "Node \"GPIO_1_34\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_35 " "Node \"GPIO_1_35\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_4 " "Node \"GPIO_1_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_5 " "Node \"GPIO_1_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_6 " "Node \"GPIO_1_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_7 " "Node \"GPIO_1_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_8 " "Node \"GPIO_1_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1_9 " "Node \"GPIO_1_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[0\] " "Node \"HEX0_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[1\] " "Node \"HEX0_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[2\] " "Node \"HEX0_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[3\] " "Node \"HEX0_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[4\] " "Node \"HEX0_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[5\] " "Node \"HEX0_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N\[6\] " "Node \"HEX0_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_0 " "Node \"HEX0_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_1 " "Node \"HEX0_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_2 " "Node \"HEX0_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_3 " "Node \"HEX0_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_4 " "Node \"HEX0_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_5 " "Node \"HEX0_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_N_6 " "Node \"HEX0_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[0\] " "Node \"HEX1_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[1\] " "Node \"HEX1_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[2\] " "Node \"HEX1_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[3\] " "Node \"HEX1_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[4\] " "Node \"HEX1_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[5\] " "Node \"HEX1_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N\[6\] " "Node \"HEX1_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_0 " "Node \"HEX1_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_1 " "Node \"HEX1_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_2 " "Node \"HEX1_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_3 " "Node \"HEX1_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_4 " "Node \"HEX1_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_5 " "Node \"HEX1_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_N_6 " "Node \"HEX1_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[0\] " "Node \"HEX2_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[1\] " "Node \"HEX2_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[2\] " "Node \"HEX2_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[3\] " "Node \"HEX2_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[4\] " "Node \"HEX2_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[5\] " "Node \"HEX2_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N\[6\] " "Node \"HEX2_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_0 " "Node \"HEX2_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_1 " "Node \"HEX2_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_2 " "Node \"HEX2_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_3 " "Node \"HEX2_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_4 " "Node \"HEX2_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_5 " "Node \"HEX2_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_N_6 " "Node \"HEX2_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[0\] " "Node \"HEX3_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[1\] " "Node \"HEX3_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[2\] " "Node \"HEX3_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[3\] " "Node \"HEX3_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[4\] " "Node \"HEX3_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[5\] " "Node \"HEX3_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N\[6\] " "Node \"HEX3_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_0 " "Node \"HEX3_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_1 " "Node \"HEX3_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_2 " "Node \"HEX3_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_3 " "Node \"HEX3_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_4 " "Node \"HEX3_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_5 " "Node \"HEX3_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_N_6 " "Node \"HEX3_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[0\] " "Node \"HEX4_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[1\] " "Node \"HEX4_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[2\] " "Node \"HEX4_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[3\] " "Node \"HEX4_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[4\] " "Node \"HEX4_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[5\] " "Node \"HEX4_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N\[6\] " "Node \"HEX4_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_0 " "Node \"HEX4_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_1 " "Node \"HEX4_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_2 " "Node \"HEX4_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_3 " "Node \"HEX4_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_4 " "Node \"HEX4_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_5 " "Node \"HEX4_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4_N_6 " "Node \"HEX4_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[0\] " "Node \"HEX5_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[1\] " "Node \"HEX5_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[2\] " "Node \"HEX5_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[3\] " "Node \"HEX5_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[4\] " "Node \"HEX5_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[5\] " "Node \"HEX5_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N\[6\] " "Node \"HEX5_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_0 " "Node \"HEX5_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_1 " "Node \"HEX5_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_2 " "Node \"HEX5_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_3 " "Node \"HEX5_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_4 " "Node \"HEX5_N_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_5 " "Node \"HEX5_N_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5_N_6 " "Node \"HEX5_N_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5_N_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_0 " "Node \"KEY_N_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_1 " "Node \"KEY_N_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_2 " "Node \"KEY_N_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_N_3 " "Node \"KEY_N_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_N_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_0 " "Node \"LEDR_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_1 " "Node \"LEDR_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_2 " "Node \"LEDR_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_3 " "Node \"LEDR_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_4 " "Node \"LEDR_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_5 " "Node \"LEDR_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_6 " "Node \"LEDR_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_7 " "Node \"LEDR_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_8 " "Node \"LEDR_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR_9 " "Node \"LEDR_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_0 " "Node \"SW_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_1 " "Node \"SW_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_2 " "Node \"SW_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_3 " "Node \"SW_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_4 " "Node \"SW_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_5 " "Node \"SW_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_6 " "Node \"SW_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_7 " "Node \"SW_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_8 " "Node \"SW_8\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW_9 " "Node \"SW_9\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_0 " "Node \"TD_DATA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_1 " "Node \"TD_DATA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_2 " "Node \"TD_DATA_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_3 " "Node \"TD_DATA_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_4 " "Node \"TD_DATA_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_5 " "Node \"TD_DATA_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_6 " "Node \"TD_DATA_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA_7 " "Node \"TD_DATA_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_0 " "Node \"VGA_B_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_1 " "Node \"VGA_B_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_2 " "Node \"VGA_B_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_3 " "Node \"VGA_B_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_4 " "Node \"VGA_B_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_5 " "Node \"VGA_B_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_6 " "Node \"VGA_B_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B_7 " "Node \"VGA_B_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_0 " "Node \"VGA_G_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_1 " "Node \"VGA_G_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_2 " "Node \"VGA_G_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_3 " "Node \"VGA_G_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_4 " "Node \"VGA_G_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_5 " "Node \"VGA_G_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_6 " "Node \"VGA_G_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G_7 " "Node \"VGA_G_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_0 " "Node \"VGA_R_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_1 " "Node \"VGA_R_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_2 " "Node \"VGA_R_2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_3 " "Node \"VGA_R_3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_4 " "Node \"VGA_R_4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_5 " "Node \"VGA_R_5\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_6 " "Node \"VGA_R_6\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R_7 " "Node \"VGA_R_7\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1479723833006 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1479723833006 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479723833014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1479723838792 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1479723841870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479723855556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1479723864681 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1479723872997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479723872997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1479723879216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 12 { 0 ""} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1479723892561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1479723892561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1479723896348 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1479723896348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479723896350 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.80 " "Total time spent on timing analysis during the Fitter is 4.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1479723901857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479723902093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479723910046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1479723910051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1479723917615 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1479723934635 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1479723935149 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "61 " "Following 61 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 958 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 959 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 960 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 961 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 962 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 963 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 964 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 965 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 966 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 967 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 968 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 969 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 970 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 971 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 972 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1074 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[0\] a permanently disabled " "Pin HPS_FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1043 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[1\] a permanently disabled " "Pin HPS_FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1044 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[2\] a permanently disabled " "Pin HPS_FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[2] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1045 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_FLASH_DATA\[3\] a permanently disabled " "Pin HPS_FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_FLASH_DATA[3] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_FLASH_DATA\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 136 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1046 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[0\] a permanently disabled " "Pin HPS_GPIO\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_GPIO[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GPIO\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1047 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GPIO\[1\] a permanently disabled " "Pin HPS_GPIO\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_GPIO[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GPIO\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 139 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1048 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 140 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1094 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C_CONTROL a permanently disabled " "Pin HPS_I2C_CONTROL has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_I2C_CONTROL } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C_CONTROL" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 141 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1095 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1096 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 143 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1097 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SCLK a permanently disabled " "Pin HPS_I2C2_SCLK has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SCLK } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SCLK" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 144 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1098 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C2_SDAT a permanently disabled " "Pin HPS_I2C2_SDAT has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_I2C2_SDAT } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_I2C2_SDAT" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 145 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1099 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1107 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1053 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1054 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1055 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1056 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1057 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1058 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1059 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 158 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1060 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1063 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1062 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1061 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 913 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 925 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 928 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 922 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 914 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 915 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 916 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 926 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 932 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 929 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 923 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 917 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 918 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 919 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 927 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 933 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 930 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 924 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 920 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 921 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1479723935186 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1479723935186 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1034 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1033 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1032 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 121 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1031 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1030 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1029 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1028 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1027 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1026 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1025 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1024 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1023 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1022 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1021 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1020 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1019 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1018 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1017 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1004 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1003 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1002 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1001 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1000 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 999 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 998 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 997 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 996 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 995 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1005 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1006 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1007 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1008 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1009 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1010 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1011 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1012 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1013 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1014 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1015 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/16.0/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "../hdl/DE1_SoC_top_level.vhd" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/hdl/DE1_SoC_top_level.vhd" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/" { { 0 { 0 ""} 0 1016 14046 14942 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1479723935188 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1479723935188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.fit.smsg " "Generated suppressed messages file /home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/output_files/Pyramic_Array.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1479723935889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 605 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 605 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3778 " "Peak virtual memory: 3778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479723938343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 11:25:38 2016 " "Processing ended: Mon Nov 21 11:25:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479723938343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:23 " "Elapsed time: 00:02:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479723938343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479723938343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1479723938343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1479723940153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479723940154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:25:40 2016 " "Processing started: Mon Nov 21 11:25:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479723940154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1479723940154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pyramic_Array -c Pyramic_Array " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pyramic_Array -c Pyramic_Array" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1479723940154 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1479723949837 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1479723951089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1412 " "Peak virtual memory: 1412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479723951258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 11:25:51 2016 " "Processing ended: Mon Nov 21 11:25:51 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479723951258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479723951258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479723951258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1479723951258 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1479723951530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1479723954073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479723954074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 11:25:51 2016 " "Processing started: Mon Nov 21 11:25:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479723954074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723954074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pyramic_Array -c Pyramic_Array " "Command: quartus_sta Pyramic_Array -c Pyramic_Array" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723954074 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723954115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723955585 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723955614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723955614 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ucm1 " "Entity dcfifo_ucm1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1479723956951 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723956951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957041 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957042 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is an empty collection" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|read register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|read1* register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957060 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957061 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957061 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is an empty collection" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957061 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|read_req register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957065 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957066 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957066 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957089 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957094 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957097 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957097 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957097 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957097 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957097 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957098 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957098 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957098 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957098 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1333 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qsta_default_script.tcl(1333): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1333 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957121 ""}  } { { "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "/opt/altera/16.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1333 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957121 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957146 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957171 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957194 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723957194 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723957687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957837 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957838 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957838 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957844 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957844 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957844 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723957861 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957862 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957862 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957863 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957863 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957863 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957863 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957864 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957864 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957864 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957864 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957864 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957865 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957865 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957865 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957865 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957865 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957866 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957866 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957866 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957866 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957866 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957867 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957867 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957867 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957867 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957867 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 27 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 28 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 29 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(29): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 31 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(31): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957868 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_hps_io_border.sdc 33 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Pyramic_Array_hps_0_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957869 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957869 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957869 ""}
{ "Info" "ISTA_SDC_FOUND" "Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957877 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957877 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957882 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957882 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957886 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957886 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957894 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957894 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957894 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957898 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957903 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957911 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957916 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957920 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957946 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957950 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957954 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957959 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957963 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957963 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957963 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957971 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957971 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957975 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957983 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957983 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957983 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957987 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957987 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957987 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957996 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723957996 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723957996 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958000 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958005 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958009 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958009 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958013 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958013 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958021 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958025 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958029 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958029 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958029 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958038 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958042 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958042 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958046 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958046 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958046 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958054 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958054 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958058 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958067 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958071 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958075 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958080 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958084 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958088 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958097 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958097 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958101 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958101 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958105 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958105 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958105 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958113 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958113 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958117 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958117 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958122 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958126 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958126 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958126 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958134 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958134 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958134 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958138 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958138 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958138 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958142 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958142 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958142 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958150 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958150 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958150 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958154 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958154 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958154 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958158 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958158 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958158 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958162 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958162 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958162 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958167 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958171 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958171 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958176 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958180 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958185 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958190 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958190 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958195 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958195 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958220 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958220 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958224 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958224 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958228 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958228 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958236 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958240 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958245 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958253 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958257 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Pyramic_Array_hps_0_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at Pyramic_Array_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Pyramic_Array_hps_0_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at Pyramic_Array_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1479723958261 ""}  } { { "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" "" { Text "/home/ferry/Pyramic/fpga/Altera Project/Project/MIC_ARRAY/hw/quartus/Pyramic_Array/synthesis/submodules/Pyramic_Array_hps_0_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958261 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479723958279 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958279 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723958283 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958283 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958343 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958343 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000 " "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723958366 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723958366 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958366 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723958367 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958367 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723958370 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723958391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.730 " "Worst-case setup slack is 1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.100               0.000 altera_reserved_tck  " "   13.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 altera_reserved_tck  " "    0.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.352               0.000 altera_reserved_tck  " "   14.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.153               0.000 altera_reserved_tck  " "    1.153               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.629               0.000 altera_reserved_tck  " "   15.629               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723958419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723958419 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723958593 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959804 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959804 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723959804 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959832 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959832 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723959832 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959861 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723959861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723959894 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723959894 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959948 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959948 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|   0.61  0.603" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.333     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.627  0.314" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.233  0.186" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723959949 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723960084 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723960135 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971194 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479723971799 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971799 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723971803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971823 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971823 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000 " "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723971845 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723971845 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971845 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723971846 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.727 " "Worst-case setup slack is 1.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.155               0.000 altera_reserved_tck  " "   13.155               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 altera_reserved_tck  " "    0.553               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.492               0.000 altera_reserved_tck  " "   14.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 altera_reserved_tck  " "    1.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723971976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723971976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723972000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723972000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723972000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723972000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.612               0.000 altera_reserved_tck  " "   15.612               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723972000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723972000 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723972198 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723972616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973385 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723973385 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973437 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973437 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723973437 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973488 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723973488 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723973543 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723973543 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973606 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973606 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.598  0.602" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973606 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.36     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.633  0.353" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.249  0.202" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.254  0.254" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973607 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723973788 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723974019 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985081 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479723985685 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985685 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723985689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985711 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985711 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000 " "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723985734 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723985734 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985734 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723985735 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.820               0.000 altera_reserved_tck  " "   14.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 altera_reserved_tck  " "    0.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.529               0.000 altera_reserved_tck  " "   15.529               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.497 " "Worst-case removal slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 altera_reserved_tck  " "    0.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.524               0.000 altera_reserved_tck  " "   15.524               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723985972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723985972 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723986239 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723986637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987609 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723987609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987685 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987685 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723987685 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987763 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987763 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723987763 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723987840 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723987840 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987931 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987931 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.651" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987931 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.469     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987931 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987932 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987932 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.69   0.45" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987932 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987932 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|   0.37  0.322" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987932 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.312  0.312" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723987932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723988165 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 CLOCK_50 " "Register Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3764 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1479723988837 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988837 "|DE1_SoC_top_level|CLOCK_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1479723988841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988841 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988861 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988861 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000 " "Node: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 80.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723988884 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1479723988884 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988884 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1479723988885 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.110 " "Worst-case setup slack is 2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723988959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723988959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723988959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.091               0.000 altera_reserved_tck  " "   15.091               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723988959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723988959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 altera_reserved_tck  " "    0.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723989033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.773               0.000 altera_reserved_tck  " "   15.773               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723989101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.473 " "Worst-case removal slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 altera_reserved_tck  " "    0.518               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723989171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 Pyramic_Array:u0\|Pyramic_Array_hps_0:hps_0\|Pyramic_Array_hps_0_hps_io:hps_io\|Pyramic_Array_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.495               0.000 altera_reserved_tck  " "   15.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1479723989243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723989243 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723989607 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723990019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991317 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723991317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991411 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991411 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723991411 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991505 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723991505 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1479723991607 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723991607 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991722 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991722 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.605  0.681" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991722 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.482     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991722 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991723 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991723 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.687  0.478" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991723 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991723 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|   0.37  0.323" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991723 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1479723991723 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723994674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723994676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 237 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2335 " "Peak virtual memory: 2335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479723995435 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 11:26:35 2016 " "Processing ended: Mon Nov 21 11:26:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479723995435 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479723995435 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479723995435 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723995435 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1147 s " "Quartus Prime Full Compilation was successful. 0 errors, 1147 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1479723996289 ""}
