<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › rtl8712 › rtl871x_mp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>rtl871x_mp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2007 - 2010 Realtek Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * Modifications for inclusion into the Linux staging tree are</span>
<span class="cm"> * Copyright(c) 2010 Larry Finger. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact information:</span>
<span class="cm"> * WLAN FAE &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> ******************************************************************************/</span>
<span class="cp">#define _RTL871X_MP_C_</span>

<span class="cp">#include &quot;osdep_service.h&quot;</span>
<span class="cp">#include &quot;drv_types.h&quot;</span>
<span class="cp">#include &quot;rtl871x_mp_phy_regdef.h&quot;</span>
<span class="cp">#include &quot;rtl8712_cmd.h&quot;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_init_mp_priv_</span><span class="p">(</span><span class="k">struct</span> <span class="n">mp_priv</span> <span class="o">*</span><span class="n">pmp_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="n">_LOOPBOOK_MODE_</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">curr_ch</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">curr_modem</span> <span class="o">=</span> <span class="n">MIXED_PHY</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">curr_rateidx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">curr_txpoweridx</span> <span class="o">=</span> <span class="mh">0x14</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">antenna_tx</span> <span class="o">=</span> <span class="n">ANTENNA_A</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">antenna_rx</span> <span class="o">=</span> <span class="n">ANTENNA_AB</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">check_mp_pkt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">tx_pktcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">rx_pktcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">rx_crcerrpktcount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_mp_priv</span><span class="p">(</span><span class="k">struct</span> <span class="n">mp_priv</span> <span class="o">*</span><span class="n">pmp_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mp_xmit_frame</span> <span class="o">*</span><span class="n">pmp_xmitframe</span><span class="p">;</span>

	<span class="n">_init_mp_priv_</span><span class="p">(</span><span class="n">pmp_priv</span><span class="p">);</span>
	<span class="n">_init_queue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">free_mp_xmitqueue</span><span class="p">);</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pallocated_mp_xmitframe_buf</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pallocated_mp_xmitframe_buf</span> <span class="o">=</span> <span class="n">_malloc</span><span class="p">(</span><span class="n">NR_MP_XMITFRAME</span> <span class="o">*</span>
					 <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mp_xmit_frame</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pallocated_mp_xmitframe_buf</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">res</span> <span class="o">=</span> <span class="n">_FAIL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">_exit_init_mp_priv</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pmp_xmtframe_buf</span> <span class="o">=</span> <span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pallocated_mp_xmitframe_buf</span> <span class="o">+</span>
			 <span class="mi">4</span> <span class="o">-</span>
			 <span class="p">((</span><span class="n">addr_t</span><span class="p">)(</span><span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pallocated_mp_xmitframe_buf</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">pmp_xmitframe</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">mp_xmit_frame</span> <span class="o">*</span><span class="p">)</span><span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pmp_xmtframe_buf</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_MP_XMITFRAME</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_init_listhead</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">pmp_xmitframe</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">));</span>
		<span class="n">list_insert_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">pmp_xmitframe</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">),</span>
				 <span class="o">&amp;</span><span class="p">(</span><span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">free_mp_xmitqueue</span><span class="p">.</span><span class="n">queue</span><span class="p">));</span>
		<span class="n">pmp_xmitframe</span><span class="o">-&gt;</span><span class="n">pkt</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">pmp_xmitframe</span><span class="o">-&gt;</span><span class="n">frame_tag</span> <span class="o">=</span> <span class="n">MP_FRAMETAG</span><span class="p">;</span>
		<span class="n">pmp_xmitframe</span><span class="o">-&gt;</span><span class="n">padapter</span> <span class="o">=</span> <span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">papdater</span><span class="p">;</span>
		<span class="n">pmp_xmitframe</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">free_mp_xmitframe_cnt</span> <span class="o">=</span> <span class="n">NR_MP_XMITFRAME</span><span class="p">;</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">_SUCCESS</span><span class="p">;</span>
<span class="nl">_exit_init_mp_priv:</span>
	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">free_mp_priv</span><span class="p">(</span><span class="k">struct</span> <span class="n">mp_priv</span> <span class="o">*</span><span class="n">pmp_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">res</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">pmp_priv</span><span class="o">-&gt;</span><span class="n">pallocated_mp_xmitframe_buf</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">res</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mp871xinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">padapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mp_priv</span> <span class="o">*</span><span class="n">pmppriv</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">padapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">;</span>

	<span class="n">pmppriv</span><span class="o">-&gt;</span><span class="n">papdater</span> <span class="o">=</span> <span class="n">padapter</span><span class="p">;</span>
	<span class="n">init_mp_priv</span><span class="p">(</span><span class="n">pmppriv</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mp871xdeinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">padapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mp_priv</span> <span class="o">*</span><span class="n">pmppriv</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">padapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">;</span>

	<span class="n">free_mp_priv</span><span class="p">(</span><span class="n">pmppriv</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Special for bb and rf reg read/write</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">fw_iocmd_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="k">struct</span> <span class="n">IOCMD_STRUCT</span> <span class="n">iocmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cmd32</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">val32</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iocmd_class</span>	<span class="o">=</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">cmdclass</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">iocmd_value</span>	<span class="o">=</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iocmd_idx</span>	<span class="o">=</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">index</span><span class="p">;</span>

	<span class="n">cmd32</span> <span class="o">=</span> <span class="p">(</span><span class="n">iocmd_class</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">iocmd_value</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">iocmd_idx</span> <span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r8712_fw_cmd</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">cmd32</span><span class="p">))</span>
		<span class="n">r8712_fw_cmd_data</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val32</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">val32</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">val32</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">fw_iocmd_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">IOCMD_STRUCT</span> <span class="n">iocmd</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cmd32</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iocmd_class</span>	<span class="o">=</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">cmdclass</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">iocmd_value</span>	<span class="o">=</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">value</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">iocmd_idx</span>	<span class="o">=</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">index</span><span class="p">;</span>

	<span class="n">r8712_fw_cmd_data</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">value</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="n">cmd32</span> <span class="o">=</span> <span class="p">(</span><span class="n">iocmd_class</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">iocmd_value</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">iocmd_idx</span> <span class="p">;</span>
	<span class="k">return</span> <span class="n">r8712_fw_cmd</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">cmd32</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* offset : 0X800~0XFFF */</span>
<span class="n">u32</span> <span class="nf">r8712_bb_reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0x0003</span><span class="p">;</span>	<span class="cm">/* 4 byte access */</span>
	<span class="n">u16</span> <span class="n">bb_addr</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0x0FFC</span><span class="p">;</span>	<span class="cm">/* 4 byte access */</span>
	<span class="n">u32</span> <span class="n">bb_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">IOCMD_STRUCT</span> <span class="n">iocmd</span><span class="p">;</span>

	<span class="n">iocmd</span><span class="p">.</span><span class="n">cmdclass</span>	<span class="o">=</span> <span class="n">IOCMD_CLASS_BB_RF</span><span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">value</span>	<span class="o">=</span> <span class="n">bb_addr</span><span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">index</span>	<span class="o">=</span> <span class="n">IOCMD_BB_READ_IDX</span><span class="p">;</span>
	<span class="n">bb_val</span> <span class="o">=</span> <span class="n">fw_iocmd_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">shift</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">bb_val2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">bb_val</span> <span class="o">&gt;&gt;=</span> <span class="p">(</span><span class="n">shift</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">iocmd</span><span class="p">.</span><span class="n">value</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">bb_val2</span> <span class="o">=</span> <span class="n">fw_iocmd_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">);</span>
		<span class="n">bb_val2</span> <span class="o">&lt;&lt;=</span> <span class="p">((</span><span class="mi">4</span> <span class="o">-</span> <span class="n">shift</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">bb_val</span> <span class="o">|=</span> <span class="n">bb_val2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">bb_val</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* offset : 0X800~0XFFF */</span>
<span class="n">u8</span> <span class="nf">r8712_bb_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0x0003</span><span class="p">;</span>	<span class="cm">/* 4 byte access */</span>
	<span class="n">u16</span> <span class="n">bb_addr</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0x0FFC</span><span class="p">;</span>	<span class="cm">/* 4 byte access */</span>
	<span class="k">struct</span> <span class="n">IOCMD_STRUCT</span> <span class="n">iocmd</span><span class="p">;</span>

	<span class="n">iocmd</span><span class="p">.</span><span class="n">cmdclass</span>	<span class="o">=</span> <span class="n">IOCMD_CLASS_BB_RF</span><span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">value</span>	<span class="o">=</span> <span class="n">bb_addr</span><span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">index</span>	<span class="o">=</span> <span class="n">IOCMD_BB_WRITE_IDX</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">shift</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">oldValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">newValue</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>

		<span class="n">oldValue</span> <span class="o">=</span> <span class="n">r8712_bb_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">value</span><span class="p">);</span>
		<span class="n">oldValue</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0xFFFFFFFF</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="mi">4</span> <span class="o">-</span> <span class="n">shift</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">oldValue</span> <span class="o">|</span> <span class="p">(</span><span class="n">newValue</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">shift</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fw_iocmd_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">,</span> <span class="n">value</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
			<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">iocmd</span><span class="p">.</span><span class="n">value</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">oldValue</span> <span class="o">=</span> <span class="n">r8712_bb_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">.</span><span class="n">value</span><span class="p">);</span>
		<span class="n">oldValue</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="mh">0xFFFFFFFF</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">shift</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">oldValue</span> <span class="o">|</span> <span class="p">(</span><span class="n">newValue</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="mi">4</span> <span class="o">-</span> <span class="n">shift</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">fw_iocmd_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* offset : 0x00 ~ 0xFF */</span>
<span class="n">u32</span> <span class="nf">r8712_rf_reg_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">path</span><span class="p">,</span> <span class="n">u8</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">rf_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">path</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rf_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">IOCMD_STRUCT</span> <span class="n">iocmd</span><span class="p">;</span>

	<span class="n">iocmd</span><span class="p">.</span><span class="n">cmdclass</span>	<span class="o">=</span> <span class="n">IOCMD_CLASS_BB_RF</span> <span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">value</span>	<span class="o">=</span> <span class="n">rf_addr</span> <span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">index</span>	<span class="o">=</span> <span class="n">IOCMD_RF_READ_IDX</span><span class="p">;</span>
	<span class="n">rf_data</span> <span class="o">=</span> <span class="n">fw_iocmd_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rf_data</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u8</span> <span class="nf">r8712_rf_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">path</span><span class="p">,</span> <span class="n">u8</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">rf_addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">path</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">IOCMD_STRUCT</span> <span class="n">iocmd</span><span class="p">;</span>

	<span class="n">iocmd</span><span class="p">.</span><span class="n">cmdclass</span>	<span class="o">=</span> <span class="n">IOCMD_CLASS_BB_RF</span><span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">value</span>	<span class="o">=</span> <span class="n">rf_addr</span><span class="p">;</span>
	<span class="n">iocmd</span><span class="p">.</span><span class="n">index</span>	<span class="o">=</span> <span class="n">IOCMD_RF_WRIT_IDX</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">fw_iocmd_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">iocmd</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">bitshift</span><span class="p">(</span><span class="n">u32</span> <span class="n">bitmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">31</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">bitmask</span><span class="o">&gt;&gt;</span><span class="n">i</span><span class="p">)</span> <span class="o">&amp;</span>  <span class="mh">0x1</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">get_bb_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">org_value</span><span class="p">,</span> <span class="n">bit_shift</span><span class="p">,</span> <span class="n">new_value</span><span class="p">;</span>

	<span class="n">org_value</span> <span class="o">=</span> <span class="n">r8712_bb_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bit_shift</span> <span class="o">=</span> <span class="n">bitshift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
	<span class="n">new_value</span> <span class="o">=</span> <span class="p">(</span><span class="n">org_value</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">bit_shift</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">new_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">set_bb_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span>
		     <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">bitmask</span><span class="p">,</span>
		     <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">org_value</span><span class="p">,</span> <span class="n">bit_shift</span><span class="p">,</span> <span class="n">new_value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bitmask</span> <span class="o">!=</span> <span class="n">bMaskDWord</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">org_value</span> <span class="o">=</span> <span class="n">r8712_bb_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="n">bit_shift</span> <span class="o">=</span> <span class="n">bitshift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
		<span class="n">new_value</span> <span class="o">=</span> <span class="p">((</span><span class="n">org_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">bitmask</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="n">bit_shift</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">new_value</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">r8712_bb_reg_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">new_value</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">get_rf_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">path</span><span class="p">,</span> <span class="n">u8</span> <span class="n">offset</span><span class="p">,</span>
		      <span class="n">u32</span> <span class="n">bitmask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">org_value</span><span class="p">,</span> <span class="n">bit_shift</span><span class="p">,</span> <span class="n">new_value</span><span class="p">;</span>

	<span class="n">org_value</span> <span class="o">=</span> <span class="n">r8712_rf_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bit_shift</span> <span class="o">=</span> <span class="n">bitshift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
	<span class="n">new_value</span> <span class="o">=</span> <span class="p">(</span><span class="n">org_value</span> <span class="o">&amp;</span> <span class="n">bitmask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">bit_shift</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">new_value</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">set_rf_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">path</span><span class="p">,</span> <span class="n">u8</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">bitmask</span><span class="p">,</span>
	      <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">org_value</span><span class="p">,</span> <span class="n">bit_shift</span><span class="p">,</span> <span class="n">new_value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bitmask</span> <span class="o">!=</span> <span class="n">bMaskDWord</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">org_value</span> <span class="o">=</span> <span class="n">r8712_rf_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
		<span class="n">bit_shift</span> <span class="o">=</span> <span class="n">bitshift</span><span class="p">(</span><span class="n">bitmask</span><span class="p">);</span>
		<span class="n">new_value</span> <span class="o">=</span> <span class="p">((</span><span class="n">org_value</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">bitmask</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">value</span> <span class="o">&lt;&lt;</span> <span class="n">bit_shift</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">new_value</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">r8712_rf_reg_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">new_value</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SetChannel</span>
<span class="cm"> * Description</span>
<span class="cm"> *	Use H2C command to change channel,</span>
<span class="cm"> *	not only modify rf register, but also other setting need to be done.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r8712_SetChannel</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">cmd_priv</span> <span class="o">*</span><span class="n">pcmdpriv</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">cmdpriv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cmd_obj</span> <span class="o">*</span><span class="n">pcmd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">SetChannel_parm</span> <span class="o">*</span><span class="n">pparm</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">code</span> <span class="o">=</span> <span class="n">GEN_CMD_CODE</span><span class="p">(</span><span class="n">_SetChannel</span><span class="p">);</span>

	<span class="n">pcmd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">cmd_obj</span> <span class="o">*</span><span class="p">)</span><span class="n">_malloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">cmd_obj</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pcmd</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">pparm</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">SetChannel_parm</span> <span class="o">*</span><span class="p">)</span><span class="n">_malloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span>
					 <span class="n">SetChannel_parm</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pparm</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">pcmd</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pparm</span><span class="o">-&gt;</span><span class="n">curr_ch</span> <span class="o">=</span> <span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_ch</span><span class="p">;</span>
	<span class="n">init_h2fwcmd_w_parm_no_rsp</span><span class="p">(</span><span class="n">pcmd</span><span class="p">,</span> <span class="n">pparm</span><span class="p">,</span> <span class="n">code</span><span class="p">);</span>
	<span class="n">r8712_enqueue_cmd</span><span class="p">(</span><span class="n">pcmdpriv</span><span class="p">,</span> <span class="n">pcmd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">SetCCKTxPower</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">TxPower</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u16</span> <span class="n">TxAGC</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">TxAGC</span> <span class="o">=</span> <span class="n">TxPower</span><span class="p">;</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_CCK_Mcs32</span><span class="p">,</span> <span class="n">bTxAGCRateCCK</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">SetOFDMTxPower</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">TxPower</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">TxAGC</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">TxAGC</span> <span class="o">|=</span> <span class="p">((</span><span class="n">TxPower</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">)</span><span class="o">|</span><span class="p">(</span><span class="n">TxPower</span><span class="o">&lt;&lt;</span><span class="mi">16</span><span class="p">)</span><span class="o">|</span><span class="p">(</span><span class="n">TxPower</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">)</span><span class="o">|</span><span class="n">TxPower</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_Rate18_06</span><span class="p">,</span> <span class="n">bTxAGCRate18_06</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_Rate54_24</span><span class="p">,</span> <span class="n">bTxAGCRate54_24</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_Mcs03_Mcs00</span><span class="p">,</span> <span class="n">bTxAGCRateMCS3_MCS0</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_Mcs07_Mcs04</span><span class="p">,</span> <span class="n">bTxAGCRateMCS7_MCS4</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_Mcs11_Mcs08</span><span class="p">,</span> <span class="n">bTxAGCRateMCS11_MCS8</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rTxAGC_Mcs15_Mcs12</span><span class="p">,</span> <span class="n">bTxAGCRateMCS15_MCS12</span><span class="p">,</span> <span class="n">TxAGC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetTxPower</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">TxPower</span> <span class="o">=</span> <span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_txpoweridx</span><span class="p">;</span>
	<span class="n">SetCCKTxPower</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">TxPower</span><span class="p">);</span>
	<span class="n">SetOFDMTxPower</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">TxPower</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetTxAGCOffset</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ulTxAGCOffset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">TxAGCOffset_B</span><span class="p">,</span> <span class="n">TxAGCOffset_C</span><span class="p">,</span> <span class="n">TxAGCOffset_D</span><span class="p">,</span> <span class="n">tmpAGC</span><span class="p">;</span>

	<span class="n">TxAGCOffset_B</span> <span class="o">=</span> <span class="p">(</span><span class="n">ulTxAGCOffset</span><span class="o">&amp;</span><span class="mh">0x000000ff</span><span class="p">);</span>
	<span class="n">TxAGCOffset_C</span> <span class="o">=</span> <span class="p">((</span><span class="n">ulTxAGCOffset</span><span class="o">&amp;</span><span class="mh">0x0000ff00</span><span class="p">)</span><span class="o">&gt;&gt;</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">TxAGCOffset_D</span> <span class="o">=</span> <span class="p">((</span><span class="n">ulTxAGCOffset</span><span class="o">&amp;</span><span class="mh">0x00ff0000</span><span class="p">)</span><span class="o">&gt;&gt;</span><span class="mi">16</span><span class="p">);</span>
	<span class="n">tmpAGC</span> <span class="o">=</span> <span class="p">(</span><span class="n">TxAGCOffset_D</span><span class="o">&lt;&lt;</span><span class="mi">8</span> <span class="o">|</span> <span class="n">TxAGCOffset_C</span><span class="o">&lt;&lt;</span><span class="mi">4</span> <span class="o">|</span> <span class="n">TxAGCOffset_B</span><span class="p">);</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_TxGainStage</span><span class="p">,</span>
			<span class="p">(</span><span class="n">bXBTxAGC</span><span class="o">|</span><span class="n">bXCTxAGC</span><span class="o">|</span><span class="n">bXDTxAGC</span><span class="p">),</span> <span class="n">tmpAGC</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetDataRate</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">path</span> <span class="o">=</span> <span class="n">RF_PATH_A</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">RF_SYN_G2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">?</span> <span class="mh">0x4440</span> <span class="o">:</span> <span class="mh">0xF200</span><span class="p">;</span>
	<span class="n">r8712_rf_reg_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">path</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SwitchBandwidth</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* 3 1.Set MAC register : BWOPMODE  bit2:1 20MhzBW */</span>
	<span class="n">u8</span> <span class="n">regBwOpMode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">Bandwidth</span> <span class="o">=</span> <span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_bandwidth</span><span class="p">;</span>

	<span class="n">regBwOpMode</span> <span class="o">=</span> <span class="n">r8712_read8</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="mh">0x10250203</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">Bandwidth</span> <span class="o">==</span> <span class="n">HT_CHANNEL_WIDTH_20</span><span class="p">)</span>
		<span class="n">regBwOpMode</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">regBwOpMode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">2</span><span class="p">));</span>
	<span class="n">r8712_write8</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="mh">0x10250203</span><span class="p">,</span> <span class="n">regBwOpMode</span><span class="p">);</span>
	<span class="cm">/* 3 2.Set PHY related register */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">Bandwidth</span><span class="p">)</span> <span class="p">{</span>
	<span class="cm">/* 20 MHz channel*/</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20</span>:
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bRFMOD</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA1_RFMOD</span><span class="p">,</span> <span class="n">bRFMOD</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="cm">/* Use PHY_REG.txt default value. Do not need to change.</span>
<span class="cm">		 * Correct the tx power for CCK rate in 40M.</span>
<span class="cm">		 * It is set in Tx descriptor for 8192x series</span>
<span class="cm">		 */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_AnalogParameter2</span><span class="p">,</span> <span class="n">bMaskDWord</span><span class="p">,</span> <span class="mh">0x58</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="cm">/* 40 MHz channel*/</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_40</span>:
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bRFMOD</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA1_RFMOD</span><span class="p">,</span> <span class="n">bRFMOD</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="cm">/* Use PHY_REG.txt default value. Do not need to change.</span>
<span class="cm">		 * Correct the tx power for CCK rate in 40M.</span>
<span class="cm">		 * Set Control channel to upper or lower. These settings are</span>
<span class="cm">		 * required only for 40MHz */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKSideBand</span><span class="p">,</span>
			   <span class="p">(</span><span class="n">HAL_PRIME_CHNL_OFFSET_DONT_CARE</span><span class="o">&gt;&gt;</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="mh">0xC00</span><span class="p">,</span>
			   <span class="n">HAL_PRIME_CHNL_OFFSET_DONT_CARE</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_AnalogParameter2</span><span class="p">,</span> <span class="n">bMaskDWord</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* 3 3.Set RF related register */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">Bandwidth</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_20</span>:
		<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RF_PATH_A</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span>
			   <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HT_CHANNEL_WIDTH_40</span>:
		<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RF_PATH_A</span><span class="p">,</span> <span class="n">RF_CHNLBW</span><span class="p">,</span>
			   <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="mh">0x00</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cm">/*------------------------------Define structure----------------------------*/</span>
<span class="k">struct</span> <span class="n">R_ANTENNA_SELECT_OFDM</span> <span class="p">{</span>
	<span class="n">u32</span>	<span class="n">r_tx_antenna</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">r_ant_l</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">r_ant_non_ht</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">r_ant_ht1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">r_ant_ht2</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">r_ant_ht_s1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">r_ant_non_ht_s1</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">OFDM_TXSC</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">Reserved</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">R_ANTENNA_SELECT_CCK</span> <span class="p">{</span>
	<span class="n">u8</span>	<span class="n">r_cckrx_enable_2</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">r_cckrx_enable</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">r_ccktx_enable</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="nf">r8712_SwitchAntenna</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span>	<span class="n">ofdm_tx_en_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ofdm_tx_ant_sel_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">ofdm_rx_ant_sel_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span>	<span class="n">cck_ant_select_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">cck_ant_sel_val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">R_ANTENNA_SELECT_CCK</span> <span class="o">*</span><span class="n">p_cck_txrx</span><span class="p">;</span>

	<span class="n">p_cck_txrx</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">R_ANTENNA_SELECT_CCK</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cck_ant_select_val</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">antenna_tx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="cm">/* From SD3 Willis suggestion !!! Set RF A=TX and B as standby*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_XA_HSSIParameter2</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_XB_HSSIParameter2</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">ofdm_tx_en_val</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">ofdm_tx_ant_sel_val</span> <span class="o">=</span> <span class="mh">0x11111111</span><span class="p">;</span><span class="cm">/* Power save */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_ccktx_enable</span> <span class="o">=</span> <span class="mh">0x8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_XA_HSSIParameter2</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_XB_HSSIParameter2</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">ofdm_tx_en_val</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">ofdm_tx_ant_sel_val</span> <span class="o">=</span> <span class="mh">0x22222222</span><span class="p">;</span><span class="cm">/* Power save */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_ccktx_enable</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_AB</span>:	<span class="cm">/* For 8192S */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_XA_HSSIParameter2</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_XB_HSSIParameter2</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">ofdm_tx_en_val</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span>
		<span class="n">ofdm_tx_ant_sel_val</span> <span class="o">=</span> <span class="mh">0x3321333</span><span class="p">;</span> <span class="cm">/* Disable Power save */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_ccktx_enable</span> <span class="o">=</span> <span class="mh">0xC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*OFDM Tx*/</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA1_TxInfo</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">,</span> <span class="n">ofdm_tx_ant_sel_val</span><span class="p">);</span>
	<span class="cm">/*OFDM Tx*/</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_TxInfo</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">,</span> <span class="n">ofdm_tx_en_val</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">antenna_rx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
		<span class="n">ofdm_rx_ant_sel_val</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span>	<span class="cm">/* A */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_cckrx_enable</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span> <span class="cm">/* default: A */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_cckrx_enable_2</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span> <span class="cm">/* option: A */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
		<span class="n">ofdm_rx_ant_sel_val</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">;</span>	<span class="cm">/* B */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_cckrx_enable</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/* default: B */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_cckrx_enable_2</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/* option: B */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_AB</span>:
		<span class="n">ofdm_rx_ant_sel_val</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">;</span> <span class="cm">/* AB */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_cckrx_enable</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span> <span class="cm">/* default:A */</span>
		<span class="n">p_cck_txrx</span><span class="o">-&gt;</span><span class="n">r_cckrx_enable_2</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">;</span> <span class="cm">/* option:B */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/*OFDM Rx*/</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM0_TRxPathEnable</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">,</span>
		   <span class="n">ofdm_rx_ant_sel_val</span><span class="p">);</span>
	<span class="cm">/*OFDM Rx*/</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_TRxPathEnable</span><span class="p">,</span> <span class="mh">0x0000000f</span><span class="p">,</span>
		   <span class="n">ofdm_rx_ant_sel_val</span><span class="p">);</span>

	<span class="n">cck_ant_sel_val</span> <span class="o">=</span> <span class="n">cck_ant_select_val</span><span class="p">;</span>
	<span class="cm">/*CCK TxRx*/</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_AFESetting</span><span class="p">,</span> <span class="n">bMaskByte3</span><span class="p">,</span> <span class="n">cck_ant_sel_val</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetCrystalCap</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_AnalogParameter1</span><span class="p">,</span> <span class="n">bXtalCap</span><span class="p">,</span>
		   <span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_crystalcap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">TriggerRFThermalMeter</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* 0x24: RF Reg[6:5] */</span>
	<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RF_PATH_A</span><span class="p">,</span> <span class="n">RF_T_METER</span><span class="p">,</span> <span class="n">bRFRegOffsetMask</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">ReadRFThermalMeter</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ThermalValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* 0x24: RF Reg[4:0] */</span>
	<span class="n">ThermalValue</span> <span class="o">=</span> <span class="n">get_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RF_PATH_A</span><span class="p">,</span> <span class="n">RF_T_METER</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ThermalValue</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_GetThermalMeter</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">TriggerRFThermalMeter</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
	<span class="o">*</span><span class="n">value</span> <span class="o">=</span> <span class="n">ReadRFThermalMeter</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetSingleCarrierTx</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bStart</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bStart</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Start Single Carrier. */</span>
		<span class="cm">/* 1. if OFDM block on? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">get_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bOFDMEn</span><span class="p">))</span>
			<span class="cm">/*set OFDM block on*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bOFDMEn</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="cm">/* 2. set CCK test mode off, set to CCK normal mode */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKBBMode</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="cm">/* 3. turn on scramble setting */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKScramble</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="cm">/* 4. Turn On Single Carrier Tx and off the other test modes. */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMContinueTx</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleCarrier</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleTone</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* Stop Single Carrier.*/</span>
		<span class="cm">/* Turn off all test modes.*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMContinueTx</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleCarrier</span><span class="p">,</span>
			   <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleTone</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="cm">/*BB Reset*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetSingleToneTx</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bStart</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">rfPath</span> <span class="o">=</span> <span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rfpath</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">antenna_tx</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ANTENNA_B</span>:
		<span class="n">rfPath</span> <span class="o">=</span> <span class="n">RF_PATH_B</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">ANTENNA_A</span>:
	<span class="nl">default:</span>
		<span class="n">rfPath</span> <span class="o">=</span> <span class="n">RF_PATH_A</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bStart</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Start Single Tone.*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bCCKEn</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bOFDMEn</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rfPath</span><span class="p">,</span> <span class="n">RF_TX_G2</span><span class="p">,</span> <span class="n">bRFRegOffsetMask</span><span class="p">,</span>
			   <span class="mh">0xd4000</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="cm">/* PAD all on.*/</span>
		<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rfPath</span><span class="p">,</span> <span class="n">RF_AC</span><span class="p">,</span> <span class="n">bRFRegOffsetMask</span><span class="p">,</span> <span class="mh">0x2001f</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* Stop Single Tone.*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bCCKEn</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bOFDMEn</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rfPath</span><span class="p">,</span> <span class="n">RF_TX_G2</span><span class="p">,</span> <span class="n">bRFRegOffsetMask</span><span class="p">,</span>
			   <span class="mh">0x54000</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
		<span class="cm">/* PAD all on.*/</span>
		<span class="n">set_rf_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rfPath</span><span class="p">,</span> <span class="n">RF_AC</span><span class="p">,</span> <span class="n">bRFRegOffsetMask</span><span class="p">,</span> <span class="mh">0x30000</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_SetCarrierSuppressionTx</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bStart</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bStart</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* Start Carrier Suppression.*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span> <span class="o">&lt;=</span> <span class="n">MPT_RATE_11M</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* 1. if CCK block on? */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">get_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bCCKEn</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/*set CCK block on*/</span>
				<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bCCKEn</span><span class="p">,</span>
					   <span class="n">bEnable</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="cm">/* Turn Off All Test Mode */</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMContinueTx</span><span class="p">,</span>
				   <span class="n">bDisable</span><span class="p">);</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleCarrier</span><span class="p">,</span>
				   <span class="n">bDisable</span><span class="p">);</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleTone</span><span class="p">,</span>
				   <span class="n">bDisable</span><span class="p">);</span>
			<span class="cm">/*transmit mode*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKBBMode</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
			<span class="cm">/*turn off scramble setting*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKScramble</span><span class="p">,</span>
				   <span class="n">bDisable</span><span class="p">);</span>
			<span class="cm">/*Set CCK Tx Test Rate*/</span>
			<span class="cm">/*Set FTxRate to 1Mbps*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKTxRate</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* Stop Carrier Suppression. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span> <span class="o">&lt;=</span> <span class="n">MPT_RATE_11M</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*normal mode*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKBBMode</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
			<span class="cm">/*turn on scramble setting*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKScramble</span><span class="p">,</span>
				   <span class="n">bEnable</span><span class="p">);</span>
			<span class="cm">/*BB Reset*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">SetCCKContinuousTx</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bStart</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">cckrate</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bStart</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 1. if CCK block on? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">get_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bCCKEn</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*set CCK block on*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bCCKEn</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* Turn Off All Test Mode */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMContinueTx</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleCarrier</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleTone</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="cm">/*Set CCK Tx Test Rate*/</span>
		<span class="n">cckrate</span>  <span class="o">=</span> <span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span><span class="p">;</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKTxRate</span><span class="p">,</span> <span class="n">cckrate</span><span class="p">);</span>
		<span class="cm">/*transmit mode*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKBBMode</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
		<span class="cm">/*turn on scramble setting*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKScramble</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*normal mode*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKBBMode</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="cm">/*turn on scramble setting*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKScramble</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="cm">/*BB Reset*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span> <span class="cm">/* mpt_StartCckContTx */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">SetOFDMContinuousTx</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bStart</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bStart</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 1. if OFDM block on? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">get_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bOFDMEn</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/*set OFDM block on*/</span>
			<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rFPGA0_RFMOD</span><span class="p">,</span> <span class="n">bOFDMEn</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* 2. set CCK test mode off, set to CCK normal mode*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKBBMode</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="cm">/* 3. turn on scramble setting */</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rCCK0_System</span><span class="p">,</span> <span class="n">bCCKScramble</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="cm">/* 4. Turn On Continue Tx and turn off the other test modes.*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMContinueTx</span><span class="p">,</span> <span class="n">bEnable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleCarrier</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleTone</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMContinueTx</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleCarrier</span><span class="p">,</span>
			   <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rOFDM1_LSTF</span><span class="p">,</span> <span class="n">bOFDMSingleTone</span><span class="p">,</span> <span class="n">bDisable</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
		<span class="cm">/*BB Reset*/</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
		<span class="n">set_bb_reg</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rPMAC_Reset</span><span class="p">,</span> <span class="n">bBBResetB</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span> <span class="cm">/* mpt_StartOfdmContTx */</span>

<span class="kt">void</span> <span class="nf">r8712_SetContinuousTx</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u8</span> <span class="n">bStart</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* ADC turn off [bit24-21] adc port0 ~ port1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bStart</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r8712_bb_reg_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rRx_Wait_CCCA</span><span class="p">,</span>
				   <span class="n">r8712_bb_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span>
				   <span class="n">rRx_Wait_CCCA</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFE1FFFFF</span><span class="p">);</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span> <span class="o">&lt;=</span> <span class="n">MPT_RATE_11M</span><span class="p">)</span>
		<span class="n">SetCCKContinuousTx</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">bStart</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span> <span class="o">&gt;=</span> <span class="n">MPT_RATE_6M</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		 <span class="p">(</span><span class="n">pAdapter</span><span class="o">-&gt;</span><span class="n">mppriv</span><span class="p">.</span><span class="n">curr_rateidx</span> <span class="o">&lt;=</span> <span class="n">MPT_RATE_MCS15</span><span class="p">))</span>
		<span class="n">SetOFDMContinuousTx</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">bStart</span><span class="p">);</span>
	<span class="cm">/* ADC turn on [bit24-21] adc port0 ~ port1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bStart</span><span class="p">)</span>
		<span class="n">r8712_bb_reg_write</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">rRx_Wait_CCCA</span><span class="p">,</span>
				   <span class="n">r8712_bb_reg_read</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span>
				   <span class="n">rRx_Wait_CCCA</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x01E00000</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r8712_ResetPhyRxPktCount</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">,</span> <span class="n">phyrx_set</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">OFDM_PPDU_BIT</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">HT_MPDU_FAIL_BIT</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">phyrx_set</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">phyrx_set</span> <span class="o">|=</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>		<span class="cm">/*select*/</span>
		<span class="n">phyrx_set</span> <span class="o">|=</span> <span class="mh">0x08000000</span><span class="p">;</span>	<span class="cm">/* set counter to zero*/</span>
		<span class="n">r8712_write32</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RXERR_RPT</span><span class="p">,</span> <span class="n">phyrx_set</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">GetPhyRxPktCounts</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">selbit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*selection*/</span>
	<span class="n">u32</span> <span class="n">phyrx_set</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">SelectBit</span><span class="p">;</span>

	<span class="n">SelectBit</span> <span class="o">=</span> <span class="n">selbit</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">;</span>
	<span class="n">phyrx_set</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SelectBit</span> <span class="o">&amp;</span> <span class="mh">0xF0000000</span><span class="p">);</span>
	<span class="n">r8712_write32</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RXERR_RPT</span><span class="p">,</span> <span class="n">phyrx_set</span><span class="p">);</span>
	<span class="cm">/*Read packet count*/</span>
	<span class="n">count</span> <span class="o">=</span> <span class="n">r8712_read32</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">RXERR_RPT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RPTMaxCount</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">r8712_GetPhyRxPktReceived</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">OFDM_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CCK_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">HT_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">OFDM_cnt</span> <span class="o">=</span> <span class="n">GetPhyRxPktCounts</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">OFDM_MPDU_OK_BIT</span><span class="p">);</span>
	<span class="n">CCK_cnt</span> <span class="o">=</span> <span class="n">GetPhyRxPktCounts</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">CCK_MPDU_OK_BIT</span><span class="p">);</span>
	<span class="n">HT_cnt</span> <span class="o">=</span> <span class="n">GetPhyRxPktCounts</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">HT_MPDU_OK_BIT</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">OFDM_cnt</span> <span class="o">+</span> <span class="n">CCK_cnt</span> <span class="o">+</span> <span class="n">HT_cnt</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">r8712_GetPhyRxPktCRC32Error</span><span class="p">(</span><span class="k">struct</span> <span class="n">_adapter</span> <span class="o">*</span><span class="n">pAdapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">OFDM_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">CCK_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">HT_cnt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">OFDM_cnt</span> <span class="o">=</span> <span class="n">GetPhyRxPktCounts</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">OFDM_MPDU_FAIL_BIT</span><span class="p">);</span>
	<span class="n">CCK_cnt</span> <span class="o">=</span> <span class="n">GetPhyRxPktCounts</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">CCK_MPDU_FAIL_BIT</span><span class="p">);</span>
	<span class="n">HT_cnt</span> <span class="o">=</span> <span class="n">GetPhyRxPktCounts</span><span class="p">(</span><span class="n">pAdapter</span><span class="p">,</span> <span class="n">HT_MPDU_FAIL_BIT</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">OFDM_cnt</span> <span class="o">+</span> <span class="n">CCK_cnt</span> <span class="o">+</span> <span class="n">HT_cnt</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
