QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 07:34:12 on Jun 09,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module M1
-- Loading module M2
-- Loading interface I
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 5, found 0.
Incremental compilation check found no design-units (out of 7) may be reused.
Optimizing 7 design-units (inlining 9/12 module instances):
-- Optimizing package alwayslatch_arrayofSVI_port_noUnusedSignals_sv_unit(fast)
-- Optimizing module M1(fast)
-- Optimizing module M2(fast)
-- Inlining interface I(fast__1)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface I(fast)
Optimized design name is design_unit
End time: 07:34:13 on Jun 09,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 1
