Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Mar 15 15:12:39 2016
| Host         : RAFAELFERRE2C9F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopTrivial_control_sets_placed.rpt
| Design       : TopTrivial
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     4 |
| Minimum Number of register sites lost to control set restrictions |     8 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                | binTO_BCD/c_s_reg_n_0_[1] |                4 |             14 |
|  clk_IBUF_BUFG | binTO_BCD/BCD0[3]_i_2_n_0      | binTO_BCD/BCD0[3]_i_1_n_0 |                4 |             14 |
|  clk_IBUF_BUFG | binTO_BCD/int_rg_c[15]_i_1_n_0 |                           |                7 |             16 |
|  clk_IBUF_BUFG |                                |                           |               11 |             36 |
+----------------+--------------------------------+---------------------------+------------------+----------------+


