Timing Analyzer report for TLSM
Sun Oct 15 13:30:40 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock_50M'
 14. Slow 1200mV 85C Model Setup: 'counter:counter_1|clock_slow'
 15. Slow 1200mV 85C Model Hold: 'counter:counter_1|clock_slow'
 16. Slow 1200mV 85C Model Hold: 'clock_50M'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clock_50M'
 25. Slow 1200mV 0C Model Setup: 'counter:counter_1|clock_slow'
 26. Slow 1200mV 0C Model Hold: 'counter:counter_1|clock_slow'
 27. Slow 1200mV 0C Model Hold: 'clock_50M'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clock_50M'
 35. Fast 1200mV 0C Model Setup: 'counter:counter_1|clock_slow'
 36. Fast 1200mV 0C Model Hold: 'counter:counter_1|clock_slow'
 37. Fast 1200mV 0C Model Hold: 'clock_50M'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; TLSM                                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; TLSM.sdc      ; OK     ; Sun Oct 15 13:30:40 2023 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; clock_50M                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50M }                    ;
; counter:counter_1|clock_slow ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:counter_1|clock_slow } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 149.45 MHz ; 149.45 MHz      ; clock_50M                    ;                                                ;
; 575.37 MHz ; 437.64 MHz      ; counter:counter_1|clock_slow ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_50M                    ; -5.691 ; -87.828       ;
; counter:counter_1|clock_slow ; -0.738 ; -1.394        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; counter:counter_1|clock_slow ; 0.407 ; 0.000         ;
; clock_50M                    ; 1.142 ; 0.000         ;
+------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_50M                    ; -3.000 ; -29.985       ;
; counter:counter_1|clock_slow ; -1.285 ; -10.280       ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50M'                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.691 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 6.606      ;
; -5.625 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.541      ;
; -5.603 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 6.518      ;
; -5.436 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.352      ;
; -5.413 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.329      ;
; -5.399 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 6.314      ;
; -5.352 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 6.267      ;
; -5.336 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.252      ;
; -5.237 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.153      ;
; -5.213 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.129      ;
; -5.211 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.127      ;
; -5.205 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 6.120      ;
; -5.115 ; counter:counter_1|\counter_p:count[13] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 6.031      ;
; -4.905 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 5.821      ;
; -4.869 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 5.786      ;
; -4.806 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 5.722      ;
; -4.664 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.080     ; 5.582      ;
; -4.536 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.080     ; 5.454      ;
; -4.475 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 5.391      ;
; -4.394 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 5.309      ;
; -4.328 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 5.244      ;
; -4.306 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 5.221      ;
; -4.213 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.084     ; 5.127      ;
; -4.211 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.084     ; 5.125      ;
; -4.211 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.084     ; 5.125      ;
; -4.147 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 5.062      ;
; -4.145 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 5.060      ;
; -4.145 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 5.060      ;
; -4.139 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 5.055      ;
; -4.125 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.084     ; 5.039      ;
; -4.123 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.084     ; 5.037      ;
; -4.123 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.084     ; 5.037      ;
; -4.116 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 5.032      ;
; -4.102 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 5.017      ;
; -4.075 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.991      ;
; -4.074 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.990      ;
; -4.074 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.990      ;
; -4.073 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.989      ;
; -4.073 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.989      ;
; -4.072 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.988      ;
; -4.072 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.988      ;
; -4.072 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.988      ;
; -4.071 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.987      ;
; -4.071 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.987      ;
; -4.070 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.986      ;
; -4.070 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.986      ;
; -4.069 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.985      ;
; -4.068 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.984      ;
; -4.068 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.984      ;
; -4.067 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.983      ;
; -4.067 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.983      ;
; -4.067 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.983      ;
; -4.066 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.982      ;
; -4.066 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.982      ;
; -4.066 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.982      ;
; -4.064 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.980      ;
; -4.064 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.980      ;
; -4.064 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.980      ;
; -4.062 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.979      ;
; -4.061 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.977      ;
; -4.061 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.977      ;
; -4.061 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.978      ;
; -4.060 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.976      ;
; -4.060 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.977      ;
; -4.060 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.977      ;
; -4.059 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.975      ;
; -4.059 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.975      ;
; -4.059 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.976      ;
; -4.059 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.976      ;
; -4.058 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.974      ;
; -4.058 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.974      ;
; -4.058 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.975      ;
; -4.057 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.973      ;
; -4.057 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.974      ;
; -4.055 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.083     ; 4.970      ;
; -4.055 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.972      ;
; -4.054 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.971      ;
; -4.054 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.971      ;
; -4.053 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.970      ;
; -4.053 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.970      ;
; -4.053 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.970      ;
; -4.051 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.968      ;
; -4.051 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.968      ;
; -4.039 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.082     ; 4.955      ;
; -3.981 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.898      ;
; -3.980 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.897      ;
; -3.979 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.896      ;
; -3.979 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.896      ;
; -3.978 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.895      ;
; -3.978 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.895      ;
; -3.977 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.894      ;
; -3.976 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.893      ;
; -3.974 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.891      ;
; -3.973 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.890      ;
; -3.973 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.890      ;
; -3.972 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.889      ;
; -3.972 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.889      ;
; -3.972 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.889      ;
; -3.970 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.887      ;
; -3.970 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.081     ; 4.887      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:counter_1|clock_slow'                                                                                                                                      ;
+--------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.738 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.655      ;
; -0.520 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.437      ;
; -0.416 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.333      ;
; -0.380 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.297      ;
; -0.285 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.202      ;
; -0.251 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.right_one   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.168      ;
; -0.250 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.right_two   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 1.167      ;
; -0.069 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.right_three ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 0.986      ;
; -0.049 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.left_two    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 0.966      ;
; -0.037 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.left_one    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 0.954      ;
; 0.080  ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.left_three  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 0.837      ;
; 0.152  ; tailLight:tailLight_1|state.hazard_one ; tailLight:tailLight_1|state.hazard_one  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.081     ; 0.765      ;
+--------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:counter_1|clock_slow'                                                                                                                                      ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.407 ; tailLight:tailLight_1|state.hazard_one ; tailLight:tailLight_1|state.hazard_one  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 0.674      ;
; 0.466 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.left_three  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 0.733      ;
; 0.564 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.left_one    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 0.831      ;
; 0.584 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.right_three ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 0.851      ;
; 0.620 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.left_two    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 0.887      ;
; 0.765 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.right_one   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.032      ;
; 0.794 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.right_two   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.061      ;
; 0.810 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.077      ;
; 0.919 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.186      ;
; 0.937 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.204      ;
; 1.042 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.309      ;
; 1.052 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.081      ; 1.319      ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50M'                                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 1.142 ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow ; clock_50M   ; 0.000        ; 3.084      ; 4.674      ;
; 1.268 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.536      ;
; 1.268 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.536      ;
; 1.278 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.545      ;
; 1.296 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.564      ;
; 1.427 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.695      ;
; 1.559 ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow ; clock_50M   ; -0.500       ; 3.084      ; 4.591      ;
; 1.581 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.848      ;
; 1.610 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.877      ;
; 1.628 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.895      ;
; 1.633 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.900      ;
; 1.640 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.907      ;
; 1.646 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.913      ;
; 1.661 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.928      ;
; 1.666 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 1.933      ;
; 1.683 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.951      ;
; 1.711 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.979      ;
; 1.718 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 1.984      ;
; 1.728 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 1.996      ;
; 1.739 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.006      ;
; 1.750 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.017      ;
; 1.764 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.032      ;
; 1.765 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.033      ;
; 1.778 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.045      ;
; 1.780 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.048      ;
; 1.792 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.058      ;
; 1.799 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.067      ;
; 1.810 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.077      ;
; 1.813 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.079      ;
; 1.834 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.102      ;
; 1.838 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.106      ;
; 1.840 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.107      ;
; 1.844 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.110      ;
; 1.853 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.121      ;
; 1.854 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.122      ;
; 1.856 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.123      ;
; 1.863 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.131      ;
; 1.865 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.132      ;
; 1.875 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.142      ;
; 1.891 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.159      ;
; 1.897 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.164      ;
; 1.910 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.177      ;
; 1.915 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.182      ;
; 1.916 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.183      ;
; 1.921 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.188      ;
; 1.933 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.199      ;
; 1.935 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.202      ;
; 1.954 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.221      ;
; 1.958 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.225      ;
; 1.960 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.228      ;
; 1.976 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.243      ;
; 1.977 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.245      ;
; 1.978 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.245      ;
; 1.979 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.247      ;
; 1.987 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.253      ;
; 1.989 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.257      ;
; 1.995 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.263      ;
; 2.005 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.272      ;
; 2.008 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.275      ;
; 2.014 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.282      ;
; 2.024 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.290      ;
; 2.027 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.294      ;
; 2.034 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.301      ;
; 2.036 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.303      ;
; 2.038 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.304      ;
; 2.045 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.312      ;
; 2.046 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.313      ;
; 2.054 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.319      ;
; 2.068 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.335      ;
; 2.071 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.338      ;
; 2.076 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.344      ;
; 2.093 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.359      ;
; 2.112 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.378      ;
; 2.114 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.381      ;
; 2.124 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.391      ;
; 2.133 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.400      ;
; 2.134 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.400      ;
; 2.155 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.422      ;
; 2.179 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.446      ;
; 2.197 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.463      ;
; 2.202 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.468      ;
; 2.216 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.483      ;
; 2.218 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[14] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.486      ;
; 2.236 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|\counter_p:count[14] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.503      ;
; 2.258 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.525      ;
; 2.262 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.527      ;
; 2.266 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[11] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.082      ; 2.534      ;
; 2.272 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.537      ;
; 2.285 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.552      ;
; 2.303 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.568      ;
; 2.304 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.571      ;
; 2.307 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.572      ;
; 2.310 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.577      ;
; 2.314 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.081      ; 2.581      ;
; 2.319 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.584      ;
; 2.323 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.080      ; 2.589      ;
; 2.329 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.079      ; 2.594      ;
; 2.340 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.084      ; 2.610      ;
; 2.341 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[0]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.084      ; 2.611      ;
; 2.342 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.084      ; 2.612      ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 161.97 MHz ; 161.97 MHz      ; clock_50M                    ;                                                ;
; 636.94 MHz ; 437.64 MHz      ; counter:counter_1|clock_slow ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_50M                    ; -5.174 ; -78.412       ;
; counter:counter_1|clock_slow ; -0.570 ; -0.815        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; counter:counter_1|clock_slow ; 0.365 ; 0.000         ;
; clock_50M                    ; 1.115 ; 0.000         ;
+------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_50M                    ; -3.000 ; -29.985       ;
; counter:counter_1|clock_slow ; -1.285 ; -10.280       ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50M'                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.174 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 6.100      ;
; -5.103 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 6.030      ;
; -5.098 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 6.024      ;
; -4.977 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.904      ;
; -4.927 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 5.853      ;
; -4.898 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.825      ;
; -4.869 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.796      ;
; -4.866 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 5.792      ;
; -4.762 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.689      ;
; -4.759 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.686      ;
; -4.738 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.665      ;
; -4.713 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 5.639      ;
; -4.623 ; counter:counter_1|\counter_p:count[13] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.550      ;
; -4.441 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.368      ;
; -4.439 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.366      ;
; -4.353 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.280      ;
; -4.223 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.150      ;
; -4.110 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.037      ;
; -4.083 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 5.010      ;
; -3.941 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.867      ;
; -3.870 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.797      ;
; -3.865 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.791      ;
; -3.767 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.692      ;
; -3.765 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.690      ;
; -3.765 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.690      ;
; -3.744 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.671      ;
; -3.696 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.622      ;
; -3.694 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.620      ;
; -3.694 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.620      ;
; -3.694 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.620      ;
; -3.691 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.616      ;
; -3.689 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.614      ;
; -3.689 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.614      ;
; -3.665 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.592      ;
; -3.636 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.563      ;
; -3.633 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.559      ;
; -3.631 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.556      ;
; -3.630 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.556      ;
; -3.629 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.555      ;
; -3.629 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.554      ;
; -3.628 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.553      ;
; -3.628 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.554      ;
; -3.627 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.553      ;
; -3.627 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.552      ;
; -3.626 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.552      ;
; -3.626 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.551      ;
; -3.625 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.550      ;
; -3.624 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.549      ;
; -3.621 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.546      ;
; -3.618 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.543      ;
; -3.616 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.541      ;
; -3.615 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.540      ;
; -3.570 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.496      ;
; -3.568 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.494      ;
; -3.568 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.494      ;
; -3.560 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.486      ;
; -3.559 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.486      ;
; -3.558 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.485      ;
; -3.558 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.484      ;
; -3.557 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.483      ;
; -3.557 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.483      ;
; -3.557 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.484      ;
; -3.556 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.482      ;
; -3.556 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.483      ;
; -3.556 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.482      ;
; -3.555 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.480      ;
; -3.555 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.481      ;
; -3.555 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.482      ;
; -3.555 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.481      ;
; -3.554 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.480      ;
; -3.554 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.480      ;
; -3.554 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.480      ;
; -3.553 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.478      ;
; -3.553 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.479      ;
; -3.552 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.477      ;
; -3.551 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.476      ;
; -3.550 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.475      ;
; -3.550 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.476      ;
; -3.549 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.474      ;
; -3.548 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.473      ;
; -3.547 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.473      ;
; -3.545 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.470      ;
; -3.545 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.471      ;
; -3.544 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.470      ;
; -3.542 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.467      ;
; -3.540 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.465      ;
; -3.539 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.464      ;
; -3.529 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.456      ;
; -3.526 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.453      ;
; -3.520 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.445      ;
; -3.518 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.443      ;
; -3.518 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.074     ; 4.443      ;
; -3.505 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.432      ;
; -3.491 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.417      ;
; -3.491 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.418      ;
; -3.490 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.417      ;
; -3.489 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.415      ;
; -3.489 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.073     ; 4.415      ;
; -3.489 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.416      ;
; -3.488 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.072     ; 4.415      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:counter_1|clock_slow'                                                                                                                                       ;
+--------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.570 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.497      ;
; -0.378 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.305      ;
; -0.280 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.207      ;
; -0.251 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.178      ;
; -0.159 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.086      ;
; -0.127 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.right_one   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.054      ;
; -0.118 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.right_two   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 1.045      ;
; 0.038  ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.right_three ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 0.889      ;
; 0.055  ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.left_one    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 0.872      ;
; 0.062  ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.left_two    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 0.865      ;
; 0.175  ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.left_three  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 0.752      ;
; 0.244  ; tailLight:tailLight_1|state.hazard_one ; tailLight:tailLight_1|state.hazard_one  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:counter_1|clock_slow'                                                                                                                                       ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.365 ; tailLight:tailLight_1|state.hazard_one ; tailLight:tailLight_1|state.hazard_one  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.608      ;
; 0.430 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.left_three  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.673      ;
; 0.514 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.left_one    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.757      ;
; 0.536 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.right_three ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.779      ;
; 0.573 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.left_two    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.816      ;
; 0.695 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.right_one   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.938      ;
; 0.737 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.980      ;
; 0.739 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.right_two   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 0.982      ;
; 0.837 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 1.080      ;
; 0.854 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 1.097      ;
; 0.951 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 1.194      ;
; 0.957 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.072      ; 1.200      ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50M'                                                                                                                                        ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 1.115 ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow ; clock_50M   ; 0.000        ; 2.801      ; 4.330      ;
; 1.160 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.404      ;
; 1.160 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.404      ;
; 1.169 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.412      ;
; 1.183 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.427      ;
; 1.315 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.559      ;
; 1.395 ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow ; clock_50M   ; -0.500       ; 2.801      ; 4.110      ;
; 1.467 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.711      ;
; 1.475 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.719      ;
; 1.501 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.745      ;
; 1.502 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.746      ;
; 1.508 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.752      ;
; 1.511 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.755      ;
; 1.520 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.764      ;
; 1.527 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.771      ;
; 1.532 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.776      ;
; 1.557 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.801      ;
; 1.563 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.806      ;
; 1.570 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.814      ;
; 1.597 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.841      ;
; 1.599 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.842      ;
; 1.600 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.074      ; 1.845      ;
; 1.608 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.851      ;
; 1.619 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.074      ; 1.864      ;
; 1.622 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.865      ;
; 1.627 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.870      ;
; 1.636 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.880      ;
; 1.644 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.888      ;
; 1.661 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.905      ;
; 1.663 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.907      ;
; 1.673 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.916      ;
; 1.674 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.074      ; 1.919      ;
; 1.679 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.923      ;
; 1.680 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.924      ;
; 1.685 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.929      ;
; 1.699 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.942      ;
; 1.703 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.947      ;
; 1.709 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.952      ;
; 1.710 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.074      ; 1.955      ;
; 1.713 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.956      ;
; 1.717 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.960      ;
; 1.721 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.964      ;
; 1.731 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.974      ;
; 1.750 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 1.993      ;
; 1.755 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 1.999      ;
; 1.768 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.012      ;
; 1.768 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.012      ;
; 1.771 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.015      ;
; 1.784 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.074      ; 2.029      ;
; 1.789 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.033      ;
; 1.796 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.039      ;
; 1.798 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.042      ;
; 1.803 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.047      ;
; 1.804 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.048      ;
; 1.809 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.053      ;
; 1.821 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.065      ;
; 1.821 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.065      ;
; 1.823 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.066      ;
; 1.826 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.070      ;
; 1.827 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.071      ;
; 1.831 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.074      ;
; 1.832 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.075      ;
; 1.841 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.084      ;
; 1.844 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.088      ;
; 1.851 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.095      ;
; 1.859 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.102      ;
; 1.869 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.113      ;
; 1.875 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.119      ;
; 1.880 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.124      ;
; 1.887 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.130      ;
; 1.897 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.141      ;
; 1.905 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.148      ;
; 1.909 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.152      ;
; 1.921 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.165      ;
; 1.923 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.166      ;
; 1.941 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.184      ;
; 1.943 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.187      ;
; 1.954 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.197      ;
; 1.966 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.209      ;
; 1.979 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.223      ;
; 2.002 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.246      ;
; 2.021 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[14] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.264      ;
; 2.022 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.266      ;
; 2.028 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.271      ;
; 2.035 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|\counter_p:count[14] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.279      ;
; 2.036 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[11] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.279      ;
; 2.043 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.287      ;
; 2.045 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.288      ;
; 2.063 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.307      ;
; 2.063 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.306      ;
; 2.074 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.317      ;
; 2.080 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.324      ;
; 2.082 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.326      ;
; 2.086 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.330      ;
; 2.103 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.347      ;
; 2.110 ; counter:counter_1|\counter_p:count[13] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.354      ;
; 2.114 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.357      ;
; 2.123 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.367      ;
; 2.128 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.073      ; 2.372      ;
; 2.138 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.072      ; 2.381      ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_50M                    ; -2.290 ; -33.062       ;
; counter:counter_1|clock_slow ; 0.163  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; counter:counter_1|clock_slow ; 0.188 ; 0.000         ;
; clock_50M                    ; 0.328 ; 0.000         ;
+------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; clock_50M                    ; -3.000 ; -25.265       ;
; counter:counter_1|clock_slow ; -1.000 ; -8.000        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50M'                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.290 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.235      ;
; -2.276 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.221      ;
; -2.231 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.176      ;
; -2.199 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.144      ;
; -2.173 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.118      ;
; -2.166 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.111      ;
; -2.146 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.091      ;
; -2.116 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.061      ;
; -2.096 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.041      ;
; -2.083 ; counter:counter_1|\counter_p:count[13] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.028      ;
; -2.079 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.024      ;
; -2.057 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.002      ;
; -2.056 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 3.001      ;
; -1.970 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.915      ;
; -1.919 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.864      ;
; -1.896 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.841      ;
; -1.838 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.783      ;
; -1.771 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.716      ;
; -1.676 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|clock_slow           ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.621      ;
; -1.613 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.558      ;
; -1.599 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.544      ;
; -1.554 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.499      ;
; -1.545 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.490      ;
; -1.544 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.489      ;
; -1.543 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.488      ;
; -1.542 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.487      ;
; -1.542 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.487      ;
; -1.541 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.486      ;
; -1.541 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.486      ;
; -1.539 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.484      ;
; -1.537 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.482      ;
; -1.536 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.481      ;
; -1.536 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.481      ;
; -1.531 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.476      ;
; -1.530 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.475      ;
; -1.530 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.475      ;
; -1.529 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.474      ;
; -1.528 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.473      ;
; -1.528 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.473      ;
; -1.527 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.472      ;
; -1.527 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.472      ;
; -1.527 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.472      ;
; -1.527 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.472      ;
; -1.527 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.472      ;
; -1.527 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.472      ;
; -1.526 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.471      ;
; -1.525 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.470      ;
; -1.525 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.470      ;
; -1.524 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.469      ;
; -1.523 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.468      ;
; -1.522 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.467      ;
; -1.522 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.467      ;
; -1.522 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.467      ;
; -1.521 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.466      ;
; -1.520 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.465      ;
; -1.519 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.464      ;
; -1.518 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.463      ;
; -1.518 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.463      ;
; -1.517 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.462      ;
; -1.517 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.462      ;
; -1.516 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.461      ;
; -1.515 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.460      ;
; -1.513 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[12] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.458      ;
; -1.513 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.458      ;
; -1.513 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.458      ;
; -1.513 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.458      ;
; -1.513 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.458      ;
; -1.512 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.457      ;
; -1.512 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[13] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.457      ;
; -1.512 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.457      ;
; -1.511 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.456      ;
; -1.510 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.455      ;
; -1.503 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.448      ;
; -1.503 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.448      ;
; -1.502 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.447      ;
; -1.501 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.446      ;
; -1.500 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.445      ;
; -1.496 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.441      ;
; -1.489 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.434      ;
; -1.471 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[17] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.416      ;
; -1.469 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[10] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.414      ;
; -1.468 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[19] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.413      ;
; -1.468 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[15] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.413      ;
; -1.456 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.401      ;
; -1.455 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.400      ;
; -1.455 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.400      ;
; -1.454 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[18] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.399      ;
; -1.454 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.399      ;
; -1.454 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.399      ;
; -1.453 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[16] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.398      ;
; -1.453 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.398      ;
; -1.453 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.398      ;
; -1.453 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.398      ;
; -1.452 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[3]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.397      ;
; -1.452 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.397      ;
; -1.452 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.397      ;
; -1.452 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.397      ;
; -1.452 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[14] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.397      ;
; -1.451 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[9]  ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.396      ;
; -1.451 ; counter:counter_1|\counter_p:count[11] ; counter:counter_1|\counter_p:count[11] ; clock_50M    ; clock_50M   ; 1.000        ; -0.042     ; 2.396      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:counter_1|clock_slow'                                                                                                                                      ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.163 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.782      ;
; 0.278 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.667      ;
; 0.322 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.623      ;
; 0.344 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.601      ;
; 0.383 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.right_one   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.562      ;
; 0.384 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.right_two   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.561      ;
; 0.384 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.561      ;
; 0.478 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.left_two    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.467      ;
; 0.481 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.right_three ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.464      ;
; 0.504 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.left_one    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.441      ;
; 0.546 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.left_three  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.399      ;
; 0.586 ; tailLight:tailLight_1|state.hazard_one ; tailLight:tailLight_1|state.hazard_one  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 1.000        ; -0.042     ; 0.359      ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:counter_1|clock_slow'                                                                                                                                       ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                 ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.188 ; tailLight:tailLight_1|state.hazard_one ; tailLight:tailLight_1|state.hazard_one  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.314      ;
; 0.209 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.left_three  ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.335      ;
; 0.260 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.left_one    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.386      ;
; 0.263 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.right_three ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.389      ;
; 0.269 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.left_two    ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.395      ;
; 0.349 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.right_two   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.475      ;
; 0.356 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.right_one   ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.482      ;
; 0.378 ; tailLight:tailLight_1|state.left_two   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.504      ;
; 0.425 ; tailLight:tailLight_1|state.left_one   ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.551      ;
; 0.436 ; tailLight:tailLight_1|state.right_one  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.562      ;
; 0.481 ; tailLight:tailLight_1|state.right_two  ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.607      ;
; 0.488 ; tailLight:tailLight_1|state.off        ; tailLight:tailLight_1|state.off         ; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 0.000        ; 0.042      ; 0.614      ;
+-------+----------------------------------------+-----------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50M'                                                                                                                                        ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.328 ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow ; clock_50M   ; 0.000        ; 1.653      ; 2.200      ;
; 0.585 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.711      ;
; 0.585 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.711      ;
; 0.589 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.715      ;
; 0.596 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[0]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.722      ;
; 0.649 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.775      ;
; 0.712 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.838      ;
; 0.722 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.848      ;
; 0.732 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.858      ;
; 0.735 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.861      ;
; 0.735 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.861      ;
; 0.737 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.863      ;
; 0.739 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.865      ;
; 0.747 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.873      ;
; 0.764 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.890      ;
; 0.797 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.923      ;
; 0.797 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.923      ;
; 0.802 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.928      ;
; 0.808 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.934      ;
; 0.809 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.935      ;
; 0.809 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.935      ;
; 0.810 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.936      ;
; 0.810 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.936      ;
; 0.811 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.937      ;
; 0.816 ; counter:counter_1|\counter_p:count[9]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.942      ;
; 0.821 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.947      ;
; 0.826 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.952      ;
; 0.828 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.954      ;
; 0.832 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.958      ;
; 0.836 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.962      ;
; 0.858 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.984      ;
; 0.860 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.986      ;
; 0.861 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.987      ;
; 0.863 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.989      ;
; 0.865 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.991      ;
; 0.868 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.994      ;
; 0.872 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[4]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 0.998      ;
; 0.874 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.000      ;
; 0.875 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.001      ;
; 0.876 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.002      ;
; 0.878 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.004      ;
; 0.879 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.005      ;
; 0.887 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.013      ;
; 0.888 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.014      ;
; 0.889 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.015      ;
; 0.892 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.018      ;
; 0.892 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[3]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.018      ;
; 0.894 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.020      ;
; 0.896 ; counter:counter_1|\counter_p:count[15] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.022      ;
; 0.906 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.032      ;
; 0.909 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.035      ;
; 0.909 ; counter:counter_1|\counter_p:count[8]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.035      ;
; 0.919 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.045      ;
; 0.920 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.046      ;
; 0.923 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.049      ;
; 0.926 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.052      ;
; 0.929 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.055      ;
; 0.939 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.065      ;
; 0.940 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.066      ;
; 0.941 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.067      ;
; 0.942 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.068      ;
; 0.942 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.068      ;
; 0.945 ; counter:counter_1|\counter_p:count[5]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.071      ;
; 0.946 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.072      ;
; 0.947 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.073      ;
; 0.951 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.077      ;
; 0.951 ; counter:counter_1|\counter_p:count[17] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.077      ;
; 0.953 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.079      ;
; 0.963 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.089      ;
; 0.969 ; counter:counter_1|\counter_p:count[6]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.095      ;
; 0.992 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.118      ;
; 0.995 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.121      ;
; 0.997 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.123      ;
; 1.000 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.126      ;
; 1.005 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.131      ;
; 1.006 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[8]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.132      ;
; 1.011 ; counter:counter_1|\counter_p:count[0]  ; counter:counter_1|\counter_p:count[10] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.137      ;
; 1.020 ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow           ; counter:counter_1|clock_slow ; clock_50M   ; -0.500       ; 1.653      ; 2.392      ;
; 1.022 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|\counter_p:count[14] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.148      ;
; 1.023 ; counter:counter_1|\counter_p:count[4]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.149      ;
; 1.024 ; counter:counter_1|\counter_p:count[2]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.150      ;
; 1.029 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.155      ;
; 1.029 ; counter:counter_1|\counter_p:count[12] ; counter:counter_1|\counter_p:count[12] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.155      ;
; 1.033 ; counter:counter_1|\counter_p:count[14] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.159      ;
; 1.035 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[14] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.161      ;
; 1.043 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.169      ;
; 1.049 ; counter:counter_1|\counter_p:count[10] ; counter:counter_1|\counter_p:count[11] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.175      ;
; 1.050 ; counter:counter_1|\counter_p:count[18] ; counter:counter_1|\counter_p:count[19] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.176      ;
; 1.058 ; counter:counter_1|\counter_p:count[16] ; counter:counter_1|\counter_p:count[17] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.184      ;
; 1.063 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[1]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.189      ;
; 1.064 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[0]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.190      ;
; 1.065 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[7]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.191      ;
; 1.066 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[5]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.192      ;
; 1.067 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[2]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.193      ;
; 1.069 ; counter:counter_1|\counter_p:count[7]  ; counter:counter_1|\counter_p:count[15] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.195      ;
; 1.073 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[13] ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.199      ;
; 1.074 ; counter:counter_1|\counter_p:count[19] ; counter:counter_1|\counter_p:count[6]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.200      ;
; 1.074 ; counter:counter_1|\counter_p:count[1]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.200      ;
; 1.077 ; counter:counter_1|\counter_p:count[3]  ; counter:counter_1|\counter_p:count[9]  ; clock_50M                    ; clock_50M   ; 0.000        ; 0.042      ; 1.203      ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Clock                         ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack              ; -5.691  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
;  clock_50M                    ; -5.691  ; 0.328 ; N/A      ; N/A     ; -3.000              ;
;  counter:counter_1|clock_slow ; -0.738  ; 0.188 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS               ; -89.222 ; 0.0   ; 0.0      ; 0.0     ; -40.265             ;
;  clock_50M                    ; -87.828 ; 0.000 ; N/A      ; N/A     ; -29.985             ;
;  counter:counter_1|clock_slow ; -1.394  ; 0.000 ; N/A      ; N/A     ; -10.280             ;
+-------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lights[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lights[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lights[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lights[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lights[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lights[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50M               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lights[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lights[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lights[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lights[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lights[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; lights[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lights[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; lights[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; lights[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; lights[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; lights[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; lights[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lights[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lights[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lights[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lights[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lights[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lights[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_50M                    ; clock_50M                    ; 6578     ; 0        ; 0        ; 0        ;
; counter:counter_1|clock_slow ; clock_50M                    ; 1        ; 1        ; 0        ; 0        ;
; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 13       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; clock_50M                    ; clock_50M                    ; 6578     ; 0        ; 0        ; 0        ;
; counter:counter_1|clock_slow ; clock_50M                    ; 1        ; 1        ; 0        ; 0        ;
; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; 13       ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 54    ; 54   ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; clock_50M                    ; clock_50M                    ; Base ; Constrained ;
; counter:counter_1|clock_slow ; counter:counter_1|clock_slow ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lights[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY3       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; lights[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; lights[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Sun Oct 15 13:30:39 2023
Info: Command: quartus_sta TLSM -c TLSM
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'TLSM.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_50M clock_50M
    Info (332105): create_clock -period 1.000 -name counter:counter_1|clock_slow counter:counter_1|clock_slow
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.691             -87.828 clock_50M 
    Info (332119):    -0.738              -1.394 counter:counter_1|clock_slow 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 counter:counter_1|clock_slow 
    Info (332119):     1.142               0.000 clock_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.985 clock_50M 
    Info (332119):    -1.285             -10.280 counter:counter_1|clock_slow 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.174             -78.412 clock_50M 
    Info (332119):    -0.570              -0.815 counter:counter_1|clock_slow 
Info (332146): Worst-case hold slack is 0.365
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.365               0.000 counter:counter_1|clock_slow 
    Info (332119):     1.115               0.000 clock_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.985 clock_50M 
    Info (332119):    -1.285             -10.280 counter:counter_1|clock_slow 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.290             -33.062 clock_50M 
    Info (332119):     0.163               0.000 counter:counter_1|clock_slow 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 counter:counter_1|clock_slow 
    Info (332119):     0.328               0.000 clock_50M 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -25.265 clock_50M 
    Info (332119):    -1.000              -8.000 counter:counter_1|clock_slow 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Sun Oct 15 13:30:40 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


