GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v'
Analyzing Verilog file 'C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Init.v'
Analyzing Verilog file 'C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Top.v'
Compiling module 'lcd_top'("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Top.v":4)
Compiling module 'lcd_draw'("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":3)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":47)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":101)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":102)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":103)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":104)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":105)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":106)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":107)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":109)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":110)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":111)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":112)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":113)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":114)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Draw.v":115)
Compiling module 'lcd_init'("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Init.v":3)
NOTE  (EX0101) : Current top module is "lcd_top"
WARN  (EX0211) : The output port "ser_tx" of module "lcd_top" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Top.v":8)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ser_rx is unused("C:\Softs\Gowin\Projects\LCD_fpga_project\src\LCD_Top.v":9)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Softs\Gowin\Projects\LCD_fpga_project\impl\gwsynthesis\LCD_fpga_project.vg" completed
[100%] Generate report file "C:\Softs\Gowin\Projects\LCD_fpga_project\impl\gwsynthesis\LCD_fpga_project_syn.rpt.html" completed
GowinSynthesis finish
