INFO: [VRFC 10-2263] Analyzing Verilog file "/home/justin/github/2018_fall_hardware_software_codesign_lab/button_led_test/button_led_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/justin/github/2018_fall_hardware_software_codesign_lab/button_led_test/button_led_test.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
