

================================================================
== Vivado HLS Report for 'G'
================================================================
* Date:           Sat Jul 27 13:52:52 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        accelerating_blake2s
* Solution:       solution1
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.783 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15| 0.150 us | 0.150 us |   15|   15|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     334|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     203|    -|
|Register         |        -|      -|     256|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     256|     537|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln209_3_fu_220_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln209_fu_135_p2    |     +    |      0|  0|  32|          32|          32|
    |rhs_V_1_fu_186_p2      |     +    |      0|  0|  39|          32|          32|
    |rhs_V_2_fu_225_p2      |     +    |      0|  0|  32|          32|          32|
    |rhs_V_3_fu_260_p2      |     +    |      0|  0|  39|          32|          32|
    |rhs_V_fu_141_p2        |     +    |      0|  0|  32|          32|          32|
    |ret_V_2_fu_192_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_4_fu_232_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_6_fu_266_p2      |    xor   |      0|  0|  32|          32|          32|
    |ret_V_fu_153_p2        |    xor   |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 334|         320|         320|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  85|         17|    1|         17|
    |v_V_address0  |  33|          6|    4|         24|
    |v_V_address1  |  41|          8|    4|         32|
    |v_V_d0        |  44|          9|   32|        288|
    +--------------+----+-----------+-----+-----------+
    |Total         | 203|         40|   41|        361|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |  16|   0|   16|          0|
    |ret_V_1_reg_317     |  32|   0|   32|          0|
    |ret_V_3_reg_333     |  32|   0|   32|          0|
    |ret_V_5_reg_343     |  32|   0|   32|          0|
    |rhs_V_1_reg_328     |  32|   0|   32|          0|
    |rhs_V_2_reg_338     |  32|   0|   32|          0|
    |rhs_V_3_reg_348     |  32|   0|   32|          0|
    |rhs_V_reg_306       |  32|   0|   32|          0|
    |v_V_addr_5_reg_300  |   4|   0|    4|          0|
    |v_V_addr_6_reg_311  |   4|   0|    4|          0|
    |v_V_addr_7_reg_322  |   4|   0|    4|          0|
    |v_V_addr_reg_294    |   4|   0|    4|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 256|   0|  256|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |       G      | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |       G      | return value |
|ap_start      |  in |    1| ap_ctrl_hs |       G      | return value |
|ap_done       | out |    1| ap_ctrl_hs |       G      | return value |
|ap_idle       | out |    1| ap_ctrl_hs |       G      | return value |
|ap_ready      | out |    1| ap_ctrl_hs |       G      | return value |
|v_V_address0  | out |    4|  ap_memory |      v_V     |     array    |
|v_V_ce0       | out |    1|  ap_memory |      v_V     |     array    |
|v_V_we0       | out |    1|  ap_memory |      v_V     |     array    |
|v_V_d0        | out |   32|  ap_memory |      v_V     |     array    |
|v_V_q0        |  in |   32|  ap_memory |      v_V     |     array    |
|v_V_address1  | out |    4|  ap_memory |      v_V     |     array    |
|v_V_ce1       | out |    1|  ap_memory |      v_V     |     array    |
|v_V_q1        |  in |   32|  ap_memory |      v_V     |     array    |
|a             |  in |    4|   ap_none  |       a      |    scalar    |
|b             |  in |    4|   ap_none  |       b      |    scalar    |
|c             |  in |    5|   ap_none  |       c      |    scalar    |
|d             |  in |    5|   ap_none  |       d      |    scalar    |
|x_V           |  in |   32|   ap_none  |      x_V     |    scalar    |
|y_V           |  in |   32|   ap_none  |      y_V     |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

