[2025-09-16 22:28:42] START suite=cs trace=nutch_phase1_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2532909 heartbeat IPC: 3.948 cumulative IPC: 3.948 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4923038 heartbeat IPC: 4.184 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4923038 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4923038 cumulative IPC: 4.063 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15167977 heartbeat IPC: 0.9761 cumulative IPC: 0.9761 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 28627446 heartbeat IPC: 0.743 cumulative IPC: 0.8437 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 42588423 heartbeat IPC: 0.7163 cumulative IPC: 0.7965 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 55969026 heartbeat IPC: 0.7474 cumulative IPC: 0.7836 (Simulation time: 00 hr 06 min 15 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 70236955 heartbeat IPC: 0.7009 cumulative IPC: 0.7655 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 80000007 cycles: 86280079 heartbeat IPC: 0.6233 cumulative IPC: 0.7375 (Simulation time: 00 hr 09 min 09 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 102786836 heartbeat IPC: 0.6058 cumulative IPC: 0.7153 (Simulation time: 00 hr 10 min 41 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000008 cycles: 117743301 heartbeat IPC: 0.6686 cumulative IPC: 0.7091 (Simulation time: 00 hr 12 min 11 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 132108871 heartbeat IPC: 0.6961 cumulative IPC: 0.7076 (Simulation time: 00 hr 13 min 33 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 141865891 cumulative IPC: 0.7049 (Simulation time: 00 hr 14 min 51 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 141865891 cumulative IPC: 0.7049 (Simulation time: 00 hr 14 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase1_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7049 instructions: 100000000 cycles: 141865891
CPU 0 Branch Prediction Accuracy: 96.75% MPKI: 0.3297 Average ROB Occupancy at Mispredict: 4122
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00854
BRANCH_INDIRECT: 0.3102
BRANCH_CONDITIONAL: 0.01091
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1100115
LQ_STALL: 49474
SQ_STALL: 755040


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 166.89993
REPLAY_LOAD: 120.66978
NON_REPLAY_LOAD: 13.997364

== Total ==
ADDR_TRANS: 235162
REPLAY_LOAD: 323395
NON_REPLAY_LOAD: 541558

== Counts ==
ADDR_TRANS: 1409
REPLAY_LOAD: 2680
NON_REPLAY_LOAD: 38690

cpu0->cpu0_STLB TOTAL        ACCESS:     207693 HIT:     197634 MISS:      10059 MSHR_MERGE:         10
cpu0->cpu0_STLB LOAD         ACCESS:     207693 HIT:     197634 MISS:      10059 MSHR_MERGE:         10
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 412.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1291619 HIT:     892119 MISS:     399500 MSHR_MERGE:          6
cpu0->cpu0_L2C LOAD         ACCESS:     879116 HIT:     538668 MISS:     340448 MSHR_MERGE:          3
cpu0->cpu0_L2C RFO          ACCESS:      96058 HIT:      54461 MISS:      41597 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     298676 HIT:     297954 MISS:        722 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      17769 HIT:       1036 MISS:      16733 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 104.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7915601 HIT:    7211429 MISS:     704172 MSHR_MERGE:     188691
cpu0->cpu0_L1I LOAD         ACCESS:    7915601 HIT:    7211429 MISS:     704172 MSHR_MERGE:     188691
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 20.48 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24776536 HIT:   23769165 MISS:    1007371 MSHR_MERGE:     529902
cpu0->cpu0_L1D LOAD         ACCESS:   15055171 HIT:   14534306 MISS:     520865 MSHR_MERGE:     157229
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9699003 HIT:    9230536 MISS:     468467 MSHR_MERGE:     372403
cpu0->cpu0_L1D TRANSLATION  ACCESS:      22362 HIT:       4323 MISS:      18039 MSHR_MERGE:        270
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6616329 HIT:    6473450 MISS:     142879 MSHR_MERGE:      65641
cpu0->cpu0_ITLB LOAD         ACCESS:    6616329 HIT:    6473450 MISS:     142879 MSHR_MERGE:      65641
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.12 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23970545 HIT:   23779582 MISS:     190963 MSHR_MERGE:      60508
cpu0->cpu0_DTLB LOAD         ACCESS:   23970545 HIT:   23779582 MISS:     190963 MSHR_MERGE:      60508
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.39 cycles
cpu0->LLC TOTAL        ACCESS:     632496 HIT:     321599 MISS:     310897 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     340445 HIT:      78508 MISS:     261937 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      41594 HIT:       7791 MISS:      33803 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     233724 HIT:     233567 MISS:        157 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      16733 HIT:       1733 MISS:      15000 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 96.36 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10830
  ROW_BUFFER_MISS:     299897
  AVG DBUS CONGESTED CYCLE: 4.319
Channel 0 WQ ROW_BUFFER_HIT:      17323
  ROW_BUFFER_MISS:     206049
  FULL:          0
Channel 0 REFRESHES ISSUED:      11822

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       103162        17922         7633         8910
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16          109          239         7256
  STLB miss resolved @ L2C                0           16          115          211         1079
  STLB miss resolved @ LLC                0           36          125          493         1207
  STLB miss resolved @ MEM                0           24          311          940        10559

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              26960         3598        80929         7275         3504
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            7           65          132          513
  STLB miss resolved @ L2C                0            6           43          111          269
  STLB miss resolved @ LLC                1            4           44          286          248
  STLB miss resolved @ MEM                1            9           97          561         2620
[2025-09-16 22:43:34] END   suite=cs trace=nutch_phase1_core3 (rc=0)
