This project defines a 5 stage pipelined ARM CPU which can run these instructions: ADDI, ADDS, SUBS,
	B.LT, CBZ, B, LDUR, STUR, LSL, LSR, MUL.
	
	This project was completed by: Bjorn Olsen, Tanya Prihar
