{
    "for/generate_for_int/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "for/generate_for_int/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_for_int.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 103.2,
        "synthesis_time(ms)": 12.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_int/k6_N10_40nm": {
        "test_name": "for/generate_for_int/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_for_int.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 22.6,
        "exec_time(ms)": 20,
        "synthesis_time(ms)": 11.8,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_int/k6_N10_mem32K_40nm": {
        "test_name": "for/generate_for_int/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_for_int.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 88.2,
        "synthesis_time(ms)": 10.5,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_int/no_arch": {
        "test_name": "for/generate_for_int/no_arch",
        "architecture": "n/a",
        "verilog": "generate_for_int.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 14.4,
        "synthesis_time(ms)": 12.9,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "for/generate_for_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_for_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 1540,
        "exec_time(ms)": 7029.5,
        "synthesis_time(ms)": 6949.9,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_ultra_wide/k6_N10_40nm": {
        "test_name": "for/generate_for_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_for_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 1523.4,
        "exec_time(ms)": 7045.6,
        "synthesis_time(ms)": 7039.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "for/generate_for_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_for_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 1539.6,
        "exec_time(ms)": 7025.1,
        "synthesis_time(ms)": 6943.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_ultra_wide/no_arch": {
        "test_name": "for/generate_for_ultra_wide/no_arch",
        "architecture": "n/a",
        "verilog": "generate_for_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 1521.5,
        "exec_time(ms)": 7026.5,
        "synthesis_time(ms)": 7025.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "for/generate_for_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_for_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 79.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_wide/k6_N10_40nm": {
        "test_name": "for/generate_for_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_for_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 2.4,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_wide/k6_N10_mem32K_40nm": {
        "test_name": "for/generate_for_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_for_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 78.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "for/generate_for_wide/no_arch": {
        "test_name": "for/generate_for_wide/no_arch",
        "architecture": "n/a",
        "verilog": "generate_for_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
