// Seed: 3031516856
`define pp_1 0
`timescale 1 ps / 1ps
module module_0 (
    id_1
);
  output id_1;
  logic id_2 = id_1;
  assign id_1 = 1'b0;
endmodule
`define pp_2 0
