<html><head><title>Icestorm: STP (post-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STP (post-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stp d0, d1, [x6], #0x10
  nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 7 nops): 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>9006</td><td>4278</td><td>3043</td><td>1015</td><td>1014</td><td>1014</td><td>1014</td><td>1014</td><td>1000</td><td>3000</td><td>8765</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2422</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8755</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2302</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8757</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2302</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8756</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2303</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8759</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2302</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8757</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2302</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8757</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2302</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8756</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2303</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8756</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>9004</td><td>2303</td><td>3001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>3000</td><td>8755</td><td>4000</td><td>3000</td><td>1000</td><td>1000</td><td>2000</td><td>2000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 3->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  stp d0, d1, [x6], #0x10</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1298</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20224</td><td>14292</td><td>30900</td><td>10412</td><td>10308</td><td>10180</td><td>10413</td><td>10310</td><td>10003</td><td>36892</td><td>192309</td><td>40030</td><td>30117</td><td>200</td><td>10007</td><td>10007</td><td>200</td><td>20014</td><td>20014</td><td>10006</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11311</td><td>30111</td><td>10106</td><td>10005</td><td>10000</td><td>10107</td><td>10007</td><td>10000</td><td>35690</td><td>192948</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11315</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35692</td><td>192858</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11328</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35695</td><td>191544</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11240</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35692</td><td>192876</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11291</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35692</td><td>192318</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11444</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10002</td><td>35690</td><td>194302</td><td>40026</td><td>30114</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11318</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35689</td><td>191454</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11245</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35689</td><td>192120</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr><tr><td>20204</td><td>11277</td><td>30109</td><td>10105</td><td>10004</td><td>10000</td><td>10106</td><td>10006</td><td>10000</td><td>35696</td><td>191598</td><td>40026</td><td>30112</td><td>200</td><td>10006</td><td>10006</td><td>200</td><td>20012</td><td>20012</td><td>10005</td><td>10000</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1330</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>20044</td><td>15713</td><td>30819</td><td>10325</td><td>10314</td><td>10180</td><td>10326</td><td>10316</td><td>10000</td><td>35432</td><td>191494</td><td>40018</td><td>30018</td><td>20</td><td>10006</td><td>10006</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11240</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35629</td><td>190911</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11232</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35629</td><td>190983</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11213</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35627</td><td>191181</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11234</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35629</td><td>190965</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11252</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35626</td><td>191255</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11231</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35628</td><td>191705</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11200</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35627</td><td>191253</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11231</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35628</td><td>191543</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr><tr><td>20024</td><td>11241</td><td>30011</td><td>10011</td><td>10000</td><td>10000</td><td>10010</td><td>10000</td><td>10000</td><td>35628</td><td>191813</td><td>40000</td><td>30010</td><td>20</td><td>10000</td><td>10000</td><td>20</td><td>20000</td><td>20000</td><td>10001</td><td>10000</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  stp d0, d1, [x6], #0x10
  stp d0, d1, [x7], #0x10
  stp d0, d1, [x8], #0x10
  stp d0, d1, [x9], #0x10
  stp d0, d1, [x10], #0x10
  stp d0, d1, [x11], #0x10
  stp d0, d1, [x12], #0x10
  stp d0, d1, [x13], #0x10</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160224</td><td>82362</td><td>240893</td><td>80407</td><td>80306</td><td>80180</td><td>80408</td><td>80308</td><td>80002</td><td>240318</td><td>1360162</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360113</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160205</td><td>80142</td><td>240187</td><td>80135</td><td>80034</td><td>80018</td><td>80136</td><td>80036</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160205</td><td>80142</td><td>240187</td><td>80135</td><td>80034</td><td>80018</td><td>80136</td><td>80036</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>80053</td><td>240109</td><td>80105</td><td>80004</td><td>80000</td><td>80106</td><td>80006</td><td>80002</td><td>240318</td><td>1360211</td><td>320026</td><td>240114</td><td>200</td><td>80006</td><td>80006</td><td>200</td><td>160012</td><td>160012</td><td>80005</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160044</td><td>82113</td><td>240817</td><td>80324</td><td>80313</td><td>80180</td><td>80325</td><td>80315</td><td>80002</td><td>240048</td><td>1360489</td><td>320026</td><td>240024</td><td>20</td><td>80006</td><td>80006</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160026</td><td>80267</td><td>240177</td><td>80076</td><td>80065</td><td>80036</td><td>80077</td><td>80067</td><td>80002</td><td>240048</td><td>1360367</td><td>320026</td><td>240024</td><td>20</td><td>80006</td><td>80006</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80066</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360439</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160072</td><td>160072</td><td>80035</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>80056</td><td>240011</td><td>80011</td><td>80000</td><td>80000</td><td>80010</td><td>80000</td><td>80000</td><td>240030</td><td>1360259</td><td>320000</td><td>240010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>160000</td><td>160000</td><td>80001</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>