#one core of type valid-core1
:attach CORE0 ./valid-core1.core

#two cores of type valid-core2
:attach ETPUA ./valid-core2.core
:attach ETPUB ./valid-core2.core

#define a number of system spaces
:space small_flash addr=32 word=32 type=ro align=12 endian=big
:space large_flash addr=32 word=32 type=ro align=12 endian=big
:space ram addr=32 word=32 type=rw align=16 endian=big

#Map the spaces to a system bus definition
:bus sysbus addr=32 ranges={
    small_flash->0x0 buslen=0x40000
    large_flash->0x800000 buslen=0x800000
    ram->0x40000000 buslen=0x80000
    #overlaps with a previous definition is a subrange of a previously mapped space
    small_flash->0x40000400 buslen=0x400 offset=0x1080 prio=1 # flash image in ram space
    etpu->0xC3F80000 buslen=0x10000
}