Info (10281): Verilog HDL Declaration information at uart_tx.sv(4): object "data" differs only in case from object "DATA" in the same scope File: C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_tx.sv Line: 4
Info (10281): Verilog HDL Declaration information at uart_rx.sv(5): object "data" differs only in case from object "DATA" in the same scope File: C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_rx.sv Line: 5
Warning (10268): Verilog HDL information at moving_avg_filter_51tap.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/moving_avg_filter_51tap.sv Line: 14
Warning (10268): Verilog HDL information at fir_lowpass.sv(29): always construct contains both blocking and non-blocking assignments File: C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/fir_lowpass.sv Line: 29
Warning (10268): Verilog HDL information at waveform_converter.sv(17): always construct contains both blocking and non-blocking assignments File: C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Khor_LUT/waveform_converter.sv Line: 17
