
`timescale 1ns/10ps 
module DesignProject_tb;  
    // All variables (that are input to datapath) - must be reg
    reg  PCout, Zlowout, MDRout, R2out, R4out;           // add any other signals to see in your simulation 
    reg  MARin, Zlowin, Zhighin, PCin, MDRin, IRin, Yin;    
    reg   IncPC, Read, ctrl, R5in, R2in, R4in; 
    reg  Clock; 
    reg  [31:0] Mdatain;   
    
	// States
	// Manji States: TX
	// Preparing: Reg_loadXX (put values in registers)
	// Default: Initialize (all values set to zero)
	// will need an extra state for mul/div
  parameter   Default = 4'b0000, 
  Reg_load1a = 4'b0001,
  Reg_load1b = 4'b0010,
  Reg_load2a = 4'b0011,
  Reg_load2b = 4'b0100,
  Reg_load3a = 4'b0101,
  Reg_load3b = 4'b0110,
 
 T0 = 4'b0111,  
 T1 = 4'b1000,
 T2 = 4'b1001,
 T3 = 4'b1010,
 T4 = 4'b1011,
 T5 = 4'b1100;
 
    reg   [4:0] Present_state = Default; //find wtf inc pc is 
 
datapath DUT(.PCout(PCout), .Zlowout(Zlowout), .MDRout(MDRout), .R2out(R2out), .R4out(R4out), .MARin(MARin), .Zlowin(Zlowin), .Zhighin(Zhighin), .PCin(PCin), .MDRin(MDRin),
 .IRin(IRin), .Yin(Yin), .IncPC(IncPC), .Read(Read), .ctrl(ctrl), .R5in(R5in), .R2in(R2in), .R4in(R4in), .Clock(Clock), .Mdatain(Mdatain)
 ); 
 
// add test logic here
initial  
    begin 
       Clock = 0; 
       forever #10 Clock = ~ Clock; 
end 

 
 // changing between states
always @(posedge Clock)  // finite state machine; if clock rising-edge 
   begin 
      case (Present_state) 
   Default   :  #40 Present_state = Reg_load1a; // 40 > 10 + 15
	Reg_load1a  :#40   Present_state = Reg_load1b; 
	Reg_load1b  :#40   Present_state = Reg_load2a; 
	Reg_load2a  :#40   Present_state = Reg_load2b; 
	Reg_load2b  :#40   Present_state = Reg_load3a; 
	Reg_load3a  :#40   Present_state = Reg_load3b; 
	Reg_load3b  :#40   Present_state = T0; 
	
	T0    :#40  Present_state = T1; 
	T1    :#40  Present_state = T2; 
	T2    :#40  Present_state = T3; 
	T3    :#40  Present_state = T4; 
	T4    :#40  Present_state = T5; 
     
       endcase 
   end   
             
// what is done in each state		

///ADD VERSION
		 
always @(Present_state)  // do the required job in each state 
  begin
      case (Present_state)               // assert the required signals in each clock cycle 
Default: begin 
    PCout <= 0;
	 Zlowout <= 0;
	 MDRout <= 0;          // initialize the signals 
    R2out <= 0; 
	 R4out <= 0;  
	 MARin <= 0; 
	 Zlowin <= 0;   
	 Zhighin <= 0;
    PCin <=0;
	 MDRin <= 0; 
	 IRin  <= 0;
	 Yin <= 0;   
    IncPC <= 0;  
	 //important stuff below
	 Read <= 0; 
	 ctrl <= 0;
    R5in <= 0; 
	 R2in <= 0;
	 R4in <= 0; 
	 Mdatain <= 32'h00000000; 
end 
Reg_load1a: begin   
      Mdatain <= 32'h00000022; // TODO generate hex code for each instruction
      Read = 0; MDRin = 0;                   //the first zero is there for completeness 
    #10 Read <= 1; MDRin <= 1;   
    #15 Read <= 0; MDRin <= 0;    
end 
Reg_load1b: begin  
    #10 MDRout <= 1; R2in <= 1;   
    #15 MDRout <= 0; R2in <= 0;     // initialize R2 with the value $22           
end 
Reg_load2a: begin   
    Mdatain <= 32'h00000024;  // value to be put in register
    #10 Read <= 1; MDRin <= 1;   
    #15 Read <= 0; MDRin <= 0;       
end 
Reg_load2b: begin  
    #10 MDRout <= 1; R4in <= 1;   
    #15 MDRout <= 0; R4in <= 0;  // initialize R4 with the value $24           
end 
Reg_load3a: begin   
    Mdatain <= 32'h00000026; 
    #10 Read <= 1; MDRin <= 1;   
    #15 Read <= 0; MDRin <= 0; 
end 
Reg_load3b: begin  
    #10 MDRout <= 1; R5in <= 1;   
    #15 MDRout <= 0; R5in <= 0;  // initialize R5 with the value $26           
end 
 
T0: begin                                                                                  // see if you need to de-assert these signals 
      #10 PCout <= 1; MARin <= 1; IncPC <= 1; Zlowin <= 1;  // TODO  (MAKE SURE ZLOWOUT IS RIGHT) remember to deassert; remember to do #10 for assert and #15 for deassert
		#15 PCout <= 0; MARin <= 0; IncPC <= 0; Zlowin <= 0;
end 
T1: begin 
		Mdatain <= 32'h4A920000;       // opcode for â€œand R5, R2, R4â€  01010101 0101 010101 0101010 00000000000000000
  #10 Zlowout <= 1;
		PCin <= 1;
		Read <= 1;
		MDRin <= 1;
  #15 Zlowout <= 0;
		PCin <= 0;
		Read <= 0;
		MDRin <= 0;
			
   
end 
T2: begin 
      #10 MDRout <= 1; IRin <= 1;  
		#15 MDRout <= 0; IRin <= 0;		
end 
 
T3: begin 
      #10 R2out <= 1; Yin <= 1;
		#15 R2out <= 0; Yin <= 0;  		
end 
T4: begin 
      #10 R4out <= 1; ctrl <= 0; Zlowin <= 1;  // for and  control <= 0;  
		#15 R4out <= 0; Zlowin <= 0; 
end 
T5: begin 
      #10 Zlowout <= 1; R5in <= 1;   
		#15 Zlowout <= 0; R5in <= 0;  	
end 
          endcase 
    end 
endmodule                                   
 