INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:09:26 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bicg
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 buffer20/fifo/Memory_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Destination:            buffer5/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.350ns period=8.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.700ns  (clk rise@8.700ns - clk rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.938ns (18.637%)  route 4.095ns (81.363%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.183 - 8.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=860, unset)          0.508     0.508    buffer20/fifo/clk
                         FDRE                                         r  buffer20/fifo/Memory_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer20/fifo/Memory_reg[0][4]/Q
                         net (fo=6, unplaced)         0.533     1.267    buffer6/control/fifo_out[0]
                         LUT6 (Prop_lut6_I0_O)        0.119     1.386 r  buffer6/control/result0_carry_i_2__0/O
                         net (fo=1, unplaced)         0.459     1.845    cmpi0/transmitValue_reg[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.090 r  cmpi0/result0_carry/CO[3]
                         net (fo=34, unplaced)        0.661     2.751    fork8/control/generateBlocks[1].regblock/transmitValue_reg_5[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     2.794 r  fork8/control/generateBlocks[1].regblock/fullReg_i_2__7/O
                         net (fo=5, unplaced)         0.272     3.066    control_merge0/tehb/control/fullReg_reg_5
                         LUT6 (Prop_lut6_I2_O)        0.043     3.109 r  control_merge0/tehb/control/start_ready_INST_0_i_5/O
                         net (fo=7, unplaced)         0.279     3.388    control_merge0/fork_valid/generateBlocks[1].regblock/transmitValue_reg_3
                         LUT3 (Prop_lut3_I2_O)        0.047     3.435 f  control_merge0/fork_valid/generateBlocks[1].regblock/q_loadAddr[4]_INST_0_i_2/O
                         net (fo=16, unplaced)        0.298     3.733    buffer19/control/transmitValue_reg_13
                         LUT6 (Prop_lut6_I5_O)        0.043     3.776 r  buffer19/control/outputValid_i_3/O
                         net (fo=8, unplaced)         0.415     4.191    buffer19/control/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.234 f  buffer19/control/fullReg_i_11/O
                         net (fo=1, unplaced)         0.377     4.611    buffer6/control/fullReg_i_5__0_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.654 f  buffer6/control/fullReg_i_10/O
                         net (fo=1, unplaced)         0.244     4.898    buffer6/control/fullReg_i_10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.941 f  buffer6/control/fullReg_i_5__0/O
                         net (fo=7, unplaced)         0.279     5.220    buffer6/control/transmitValue_reg_6
                         LUT6 (Prop_lut6_I5_O)        0.043     5.263 r  buffer6/control/dataReg[5]_i_1/O
                         net (fo=6, unplaced)         0.278     5.541    buffer5/E[0]
                         FDRE                                         r  buffer5/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.700     8.700 r  
                                                      0.000     8.700 r  clk (IN)
                         net (fo=860, unset)          0.483     9.183    buffer5/clk
                         FDRE                                         r  buffer5/dataReg_reg[0]/C
                         clock pessimism              0.000     9.183    
                         clock uncertainty           -0.035     9.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     8.955    buffer5/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.955    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                  3.414    




