Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Feb 28 09:09:53 2023
| Host         : user-HP-EliteBook-840-G2 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_wrapper_wrapper_timing_summary_routed.rpt -pb design_wrapper_wrapper_timing_summary_routed.pb -rpx design_wrapper_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_wrapper_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               32          
TIMING-23  Warning   Combinational loop found        18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (51)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (51)
----------------------
 There are 51 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.729ns  (logic 25.942ns (55.516%)  route 20.787ns (44.484%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.585    46.226    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y83         LUT2 (Prop_lut2_I1_O)        0.124    46.350 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]_i_1/O
                         net (fo=1, routed)           0.379    46.729    design_wrapper_i/imginfile_0/U0/n_line__0[27]
    SLICE_X46Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.718ns  (logic 25.942ns (55.529%)  route 20.776ns (44.471%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.172    45.813    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I1_O)        0.124    45.937 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[19]_i_1/O
                         net (fo=1, routed)           0.781    46.718    design_wrapper_i/imginfile_0/U0/n_line__0[19]
    SLICE_X47Y82         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.710ns  (logic 25.942ns (55.539%)  route 20.768ns (44.462%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.566    46.207    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y83         LUT2 (Prop_lut2_I1_O)        0.124    46.331 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[25]_i_1/O
                         net (fo=1, routed)           0.379    46.710    design_wrapper_i/imginfile_0/U0/n_line__0[25]
    SLICE_X46Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.694ns  (logic 25.971ns (55.619%)  route 20.723ns (44.381%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.566    46.207    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y83         LUT2 (Prop_lut2_I1_O)        0.153    46.360 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]_i_1/O
                         net (fo=1, routed)           0.334    46.694    design_wrapper_i/imginfile_0/U0/n_line__0[28]
    SLICE_X46Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.655ns  (logic 25.942ns (55.604%)  route 20.713ns (44.396%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.067    45.707    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124    45.831 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[17]_i_1/O
                         net (fo=1, routed)           0.824    46.655    design_wrapper_i/imginfile_0/U0/n_line__0[17]
    SLICE_X47Y82         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.619ns  (logic 25.934ns (55.630%)  route 20.685ns (44.370%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.171    45.812    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y83         LUT2 (Prop_lut2_I1_O)        0.116    45.928 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[23]_i_1/O
                         net (fo=1, routed)           0.691    46.619    design_wrapper_i/imginfile_0/U0/n_line__0[23]
    SLICE_X47Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.603ns  (logic 25.942ns (55.666%)  route 20.661ns (44.334%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.182    45.823    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y83         LUT2 (Prop_lut2_I1_O)        0.124    45.947 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[22]_i_1/O
                         net (fo=1, routed)           0.656    46.603    design_wrapper_i/imginfile_0/U0/n_line__0[22]
    SLICE_X47Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.473ns  (logic 25.935ns (55.807%)  route 20.538ns (44.193%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          1.332    45.973    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y84         LUT2 (Prop_lut2_I1_O)        0.117    46.090 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_1/O
                         net (fo=1, routed)           0.383    46.473    design_wrapper_i/imginfile_0/U0/n_line__0[31]
    SLICE_X46Y84         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.466ns  (logic 25.942ns (55.831%)  route 20.524ns (44.169%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.673    45.313    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.124    45.437 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[12]_i_1/O
                         net (fo=1, routed)           1.028    46.466    design_wrapper_i/imginfile_0/U0/n_line__0[12]
    SLICE_X47Y81         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                            (internal pin)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.336ns  (logic 25.970ns (56.048%)  route 20.366ns (43.952%))
  Logic Levels:           78  (CARRY4=42 LUT2=33 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         CARRY4                       0.000     0.000 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry/CO[3]
                         net (fo=1, routed)           0.000     0.000    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.114 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.114    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__0_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.228 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.228    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__1_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.342 f  design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2/CO[3]
                         net (fo=70, routed)          2.149     2.491    design_wrapper_i/imginfile_0/U0/n_pixel1_carry__2_n_0
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.124     2.615 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17/O
                         net (fo=1, routed)           0.000     2.615    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_17_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.862 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[0]
                         net (fo=8, routed)           0.864     3.727    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_7
    SLICE_X44Y76         LUT2 (Prop_lut2_I0_O)        0.327     4.054 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13/O
                         net (fo=1, routed)           0.000     4.054    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_13_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.364     4.418 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[1]
                         net (fo=7, routed)           0.707     5.125    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_6
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.303     5.428 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.428    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_16_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.008 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[2]
                         net (fo=6, routed)           0.704     6.712    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_5
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.302     7.014 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15/O
                         net (fo=1, routed)           0.000     7.014    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_15_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.366 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/O[3]
                         net (fo=6, routed)           0.198     7.564    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_4
    SLICE_X44Y76         LUT2 (Prop_lut2_I1_O)        0.306     7.870 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.870    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_14_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.271 r  design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.271    design_wrapper_i/imginfile_0/U0/pixel_INST_0_i_8_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.493 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[0]
                         net (fo=4, routed)           0.211     8.704    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_7
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.299     9.003 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11/O
                         net (fo=1, routed)           0.000     9.003    design_wrapper_i/imginfile_0/U0/n_pixel[4]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.427 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[1]
                         net (fo=4, routed)           0.706    10.132    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.303    10.435 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10/O
                         net (fo=1, routed)           0.000    10.435    design_wrapper_i/imginfile_0/U0/n_pixel[5]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.015 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[2]
                         net (fo=4, routed)           0.657    11.672    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_5
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.302    11.974 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9/O
                         net (fo=1, routed)           0.000    11.974    design_wrapper_i/imginfile_0/U0/n_pixel[6]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/O[3]
                         net (fo=4, routed)           0.197    12.523    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I1_O)        0.306    12.829 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.829    design_wrapper_i/imginfile_0/U0/n_pixel[7]
    SLICE_X44Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.230 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000    13.230    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[0]
                         net (fo=4, routed)           0.196    13.648    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_7
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.299    13.947 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14/O
                         net (fo=1, routed)           0.000    13.947    design_wrapper_i/imginfile_0/U0/n_pixel[8]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.371 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[1]
                         net (fo=4, routed)           0.723    15.094    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_6
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.303    15.397 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13/O
                         net (fo=1, routed)           0.000    15.397    design_wrapper_i/imginfile_0/U0/n_pixel[9]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.977 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[2]
                         net (fo=4, routed)           0.704    16.681    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_5
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.302    16.983 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12/O
                         net (fo=1, routed)           0.000    16.983    design_wrapper_i/imginfile_0/U0/n_pixel[10]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.335 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/O[3]
                         net (fo=4, routed)           0.214    17.549    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_4
    SLICE_X44Y78         LUT2 (Prop_lut2_I1_O)        0.306    17.855 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__0/O
                         net (fo=1, routed)           0.000    17.855    design_wrapper_i/imginfile_0/U0/n_pixel[11]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.256 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0/CO[3]
                         net (fo=1, routed)           0.000    18.256    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__0_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.478 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[0]
                         net (fo=3, routed)           0.195    18.673    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_7
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.299    18.972 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__0/O
                         net (fo=1, routed)           0.000    18.972    design_wrapper_i/imginfile_0/U0/n_pixel[12]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    19.396 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[1]
                         net (fo=3, routed)           0.706    20.101    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_6
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.303    20.404 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__0/O
                         net (fo=1, routed)           0.000    20.404    design_wrapper_i/imginfile_0/U0/n_pixel[13]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    20.984 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[2]
                         net (fo=4, routed)           0.704    21.688    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_5
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.302    21.990 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__0/O
                         net (fo=1, routed)           0.000    21.990    design_wrapper_i/imginfile_0/U0/n_pixel[14]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.342 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/O[3]
                         net (fo=4, routed)           0.197    22.539    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_4
    SLICE_X44Y79         LUT2 (Prop_lut2_I1_O)        0.306    22.845 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7/O
                         net (fo=1, routed)           0.000    22.845    design_wrapper_i/imginfile_0/U0/n_pixel[15]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.246 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    23.246    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__1_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.468 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[0]
                         net (fo=4, routed)           0.195    23.663    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_7
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.299    23.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__0/O
                         net (fo=1, routed)           0.000    23.962    design_wrapper_i/imginfile_0/U0/n_pixel[16]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    24.386 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[1]
                         net (fo=4, routed)           0.834    25.220    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_6
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.303    25.523 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__0/O
                         net (fo=1, routed)           0.000    25.523    design_wrapper_i/imginfile_0/U0/n_pixel[17]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    26.103 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[2]
                         net (fo=3, routed)           0.703    26.805    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_5
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.302    27.107 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__0/O
                         net (fo=1, routed)           0.000    27.107    design_wrapper_i/imginfile_0/U0/n_pixel[18]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    27.459 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/O[3]
                         net (fo=3, routed)           0.197    27.656    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_4
    SLICE_X44Y80         LUT2 (Prop_lut2_I1_O)        0.306    27.962 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__1/O
                         net (fo=1, routed)           0.000    27.962    design_wrapper_i/imginfile_0/U0/n_pixel[19]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.363 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    28.363    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__1_n_0
    SLICE_X44Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.585 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[0]
                         net (fo=3, routed)           0.181    28.766    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_7
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.299    29.065 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__1/O
                         net (fo=1, routed)           0.000    29.065    design_wrapper_i/imginfile_0/U0/n_pixel[20]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    29.489 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[1]
                         net (fo=3, routed)           0.691    30.180    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_6
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.303    30.483 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__1/O
                         net (fo=1, routed)           0.000    30.483    design_wrapper_i/imginfile_0/U0/n_pixel[21]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.063 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[2]
                         net (fo=3, routed)           0.704    31.767    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_5
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.302    32.069 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_8__1/O
                         net (fo=1, routed)           0.000    32.069    design_wrapper_i/imginfile_0/U0/n_pixel[22]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    32.421 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/O[3]
                         net (fo=3, routed)           0.198    32.619    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_4
    SLICE_X44Y81         LUT2 (Prop_lut2_I1_O)        0.306    32.925 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__0/O
                         net (fo=1, routed)           0.000    32.925    design_wrapper_i/imginfile_0/U0/n_pixel[23]
    SLICE_X44Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.326 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    33.326    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_5__2_n_0
    SLICE_X44Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.548 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[0]
                         net (fo=3, routed)           0.181    33.729    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_7
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.299    34.028 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_15/O
                         net (fo=1, routed)           0.000    34.028    design_wrapper_i/imginfile_0/U0/n_pixel[24]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    34.452 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[1]
                         net (fo=3, routed)           0.691    35.143    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_6
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.303    35.446 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_14__1/O
                         net (fo=1, routed)           0.000    35.446    design_wrapper_i/imginfile_0/U0/n_pixel[25]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.026 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[2]
                         net (fo=3, routed)           0.704    36.730    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_5
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.302    37.032 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_13__1/O
                         net (fo=1, routed)           0.000    37.032    design_wrapper_i/imginfile_0/U0/n_pixel[26]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    37.384 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/O[3]
                         net (fo=3, routed)           0.183    37.566    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_4
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.306    37.872 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_12__1/O
                         net (fo=1, routed)           0.000    37.872    design_wrapper_i/imginfile_0/U0/n_pixel[27]
    SLICE_X44Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.273 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2/CO[3]
                         net (fo=1, routed)           0.000    38.273    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_7__2_n_0
    SLICE_X44Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.495 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[0]
                         net (fo=3, routed)           0.181    38.676    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_7
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.299    38.975 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_11__2/O
                         net (fo=1, routed)           0.000    38.975    design_wrapper_i/imginfile_0/U0/n_pixel[28]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    39.399 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[1]
                         net (fo=3, routed)           0.707    40.106    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_6
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.303    40.409 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_10__2/O
                         net (fo=1, routed)           0.000    40.409    design_wrapper_i/imginfile_0/U0/n_pixel[29]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    40.989 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[2]
                         net (fo=3, routed)           0.688    41.677    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_5
    SLICE_X44Y83         LUT2 (Prop_lut2_I1_O)        0.302    41.979 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_9__2/O
                         net (fo=1, routed)           0.000    41.979    design_wrapper_i/imginfile_0/U0/n_pixel[30]
    SLICE_X44Y83         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    42.331 r  design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2/O[3]
                         net (fo=4, routed)           0.826    43.157    design_wrapper_i/imginfile_0/U0/n_pixel1_carry_i_6__2_n_4
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.306    43.463 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16/O
                         net (fo=2, routed)           0.463    43.927    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_16_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I0_O)        0.124    44.051 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11/O
                         net (fo=1, routed)           0.466    44.517    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_11_n_0
    SLICE_X46Y79         LUT6 (Prop_lut6_I4_O)        0.124    44.641 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.716    45.357    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X48Y80         LUT2 (Prop_lut2_I1_O)        0.152    45.509 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[11]_i_1/O
                         net (fo=1, routed)           0.827    46.336    design_wrapper_i/imginfile_0/U0/n_line__0[11]
    SLICE_X47Y80         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.223ns (54.324%)  route 0.188ns (45.676%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X46Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.188     0.366    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.045     0.411 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]_i_1_n_0
    SLICE_X46Y78         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.268ns (38.457%)  route 0.429ns (61.543%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X46Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.265     0.652    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.045     0.697 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.697    design_wrapper_i/imginfile_0/U0/n_line__0[5]
    SLICE_X46Y79         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.400ns (56.390%)  route 0.309ns (43.610%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/G
    SLICE_X46Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/Q
                         net (fo=2, routed)           0.094     0.272    design_wrapper_i/imginfile_0/U0/n_line[21]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.387 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]_i_2/O[0]
                         net (fo=2, routed)           0.215     0.602    design_wrapper_i/imginfile_0/U0/data0[21]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.107     0.709 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     0.709    design_wrapper_i/imginfile_0/U0/n_line__0[21]
    SLICE_X46Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.396ns (55.647%)  route 0.316ns (44.353%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/G
    SLICE_X46Y82         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/Q
                         net (fo=2, routed)           0.119     0.297    design_wrapper_i/imginfile_0/U0/n_line[24]
    SLICE_X47Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.405 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]_i_2/O[3]
                         net (fo=2, routed)           0.197     0.602    design_wrapper_i/imginfile_0/U0/data0[24]
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.110     0.712 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.712    design_wrapper_i/imginfile_0/U0/n_line__0[24]
    SLICE_X46Y82         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.271ns (37.411%)  route 0.453ns (62.589%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X46Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.290     0.676    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X48Y79         LUT2 (Prop_lut2_I1_O)        0.048     0.724 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.724    design_wrapper_i/imginfile_0/U0/n_line__0[4]
    SLICE_X48Y79         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.747ns  (logic 0.268ns (35.881%)  route 0.479ns (64.119%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X46Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.315     0.702    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X46Y80         LUT2 (Prop_lut2_I1_O)        0.045     0.747 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.747    design_wrapper_i/imginfile_0/U0/n_line__0[8]
    SLICE_X46Y80         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.271ns (35.923%)  route 0.483ns (64.077%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X46Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.320     0.706    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.048     0.754 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.754    design_wrapper_i/imginfile_0/U0/n_line__0[13]
    SLICE_X48Y81         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.397ns (51.588%)  route 0.373ns (48.412%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/G
    SLICE_X46Y83         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/Q
                         net (fo=2, routed)           0.113     0.291    design_wrapper_i/imginfile_0/U0/n_line[27]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.402 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[28]_i_2/O[2]
                         net (fo=2, routed)           0.143     0.545    design_wrapper_i/imginfile_0/U0/data0[27]
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.108     0.653 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]_i_1/O
                         net (fo=1, routed)           0.116     0.770    design_wrapper_i/imginfile_0/U0/n_line__0[27]
    SLICE_X46Y83         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.774ns  (logic 0.268ns (34.606%)  route 0.506ns (65.394%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y78         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/G
    SLICE_X46Y78         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[0]/Q
                         net (fo=8, routed)           0.164     0.342    design_wrapper_i/imginfile_0/U0/n_line[0]
    SLICE_X46Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.387 f  design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4/O
                         net (fo=32, routed)          0.343     0.729    design_wrapper_i/imginfile_0/U0/send.n_line_reg[31]_i_4_n_0
    SLICE_X48Y78         LUT2 (Prop_lut2_I1_O)        0.045     0.774 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.774    design_wrapper_i/imginfile_0/U0/n_line__0[1]
    SLICE_X48Y78         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.376ns (47.780%)  route 0.411ns (52.220%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         LDCE                         0.000     0.000 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/G
    SLICE_X48Y82         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/Q
                         net (fo=2, routed)           0.185     0.343    design_wrapper_i/imginfile_0/U0/n_line[16]
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.451 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]_i_2/O[3]
                         net (fo=2, routed)           0.226     0.677    design_wrapper_i/imginfile_0/U0/data0[16]
    SLICE_X48Y82         LUT2 (Prop_lut2_I0_O)        0.110     0.787 r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.787    design_wrapper_i/imginfile_0/U0/n_line__0[16]
    SLICE_X48Y82         LDCE                                         r  design_wrapper_i/imginfile_0/U0/send.n_line_reg[16]/D
  -------------------------------------------------------------------    -------------------





