Loading plugins phase: Elapsed time ==> 0s.249ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cyprj -d CY8C5688AXI-LP099 -s D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: pft.M0028: warning: Clock Warning: (Clock_1's accuracy range '11 MHz +/- 1%, (10.89 MHz - 11.11 MHz)' is not within the specified tolerance range '12 MHz +/- 5%, (11.4 MHz - 12.6 MHz)'.).
 * D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cydwr (Clock_1)
 * D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)

ADD: sdb.M0060: warning: Warning in component: CAN_1. The BUS_CLK clock accuracy should be 0.5% or better. Please, use an external XTAL or external clock source to meet the CAN accurate clocking requirements.
 * D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\TopDesign\TopDesign.cysch (Instance:CAN_1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.068ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.055ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  MOTION-T1-bootload-2016-09-18.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cyprj -dcpsoc3 MOTION-T1-bootload-2016-09-18.v -verilog
======================================================================

======================================================================
Compiling:  MOTION-T1-bootload-2016-09-18.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cyprj -dcpsoc3 MOTION-T1-bootload-2016-09-18.v -verilog
======================================================================

======================================================================
Compiling:  MOTION-T1-bootload-2016-09-18.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cyprj -dcpsoc3 -verilog MOTION-T1-bootload-2016-09-18.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Sep 18 11:00:57 2016


======================================================================
Compiling:  MOTION-T1-bootload-2016-09-18.v
Program  :   vpp
Options  :    -yv2 -q10 MOTION-T1-bootload-2016-09-18.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Sep 18 11:00:57 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'MOTION-T1-bootload-2016-09-18.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  MOTION-T1-bootload-2016-09-18.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cyprj -dcpsoc3 -verilog MOTION-T1-bootload-2016-09-18.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Sep 18 11:00:57 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\codegentemp\MOTION-T1-bootload-2016-09-18.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\codegentemp\MOTION-T1-bootload-2016-09-18.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  MOTION-T1-bootload-2016-09-18.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\MOTION-T1-bootload-2016-09-18.cyprj -dcpsoc3 -verilog MOTION-T1-bootload-2016-09-18.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Sep 18 11:00:58 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\codegentemp\MOTION-T1-bootload-2016-09-18.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'D:\GIT\A20_CANfestival\posoc\MOTION-T1-bootload-2016-09-18.cydsn\codegentemp\MOTION-T1-bootload-2016-09-18.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\Timer_1:Net_260\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_337
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	Net_145
	\UART_1:BUART:reset_sr\
	Net_226
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_222
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\


Deleted 41 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RX_1_net_0
Aliasing tmpOE__TX_1_net_0 to tmpOE__RX_1_net_0
Aliasing Net_6 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__RX_1_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__LED4_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA2_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA3_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA4_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA5_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA6_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__KA7_net_0 to tmpOE__RX_1_net_0
Aliasing \Status_Reg_1:status_7\ to zero
Aliasing tmpOE__IN_1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__IN_2_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__IN_3_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__IN_4_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__IN_5_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__IN_6_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__IN_7_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__LED3_net_0 to tmpOE__RX_1_net_0
Aliasing Net_208 to zero
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RX_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__RX_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__RX_1_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__RX_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__RX_1_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__RX_1_net_0
Aliasing tmpOE__UART_RX_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__UART_TX_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__TLC5616_CLK_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__TLC5616_DAT_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__TLC5616_CS1_net_0 to tmpOE__RX_1_net_0
Aliasing tmpOE__TLC5616_CS2_net_0 to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_6\ to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_5\ to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_4\ to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_3\ to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_2\ to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_1\ to tmpOE__RX_1_net_0
Aliasing \LCD_Char_1:tmpOE__LCDPort_net_0\ to tmpOE__RX_1_net_0
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__TX_1_net_0[9] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire Net_6[23] = zero[2]
Removing Rhs of wire Net_137[25] = \Timer_1:Net_55\[26]
Removing Rhs of wire Net_201[27] = \Timer_1:Net_53\[28]
Removing Rhs of wire Net_201[27] = \Timer_1:TimerUDB:tc_reg_i\[61]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[43] = \Timer_1:TimerUDB:control_7\[35]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[45] = zero[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[54] = \Timer_1:TimerUDB:runmode_enable\[66]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[55] = \Timer_1:TimerUDB:hwEnable\[56]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[55] = \Timer_1:TimerUDB:control_7\[35]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[58] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[60] = \Timer_1:TimerUDB:status_tc\[57]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[65] = \Timer_1:TimerUDB:capt_fifo_load\[53]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[68] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[69] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[70] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[71] = \Timer_1:TimerUDB:status_tc\[57]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[72] = \Timer_1:TimerUDB:capt_fifo_load\[53]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[73] = \Timer_1:TimerUDB:fifo_full\[74]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[75] = \Timer_1:TimerUDB:fifo_nempty\[76]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[78] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[79] = \Timer_1:TimerUDB:trig_reg\[67]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[80] = \Timer_1:TimerUDB:per_zero\[59]
Removing Lhs of wire \Control_Reg_1:clk\[163] = zero[2]
Removing Lhs of wire \Control_Reg_1:rst\[164] = zero[2]
Removing Rhs of wire Net_155[165] = \Control_Reg_1:control_out_0\[166]
Removing Rhs of wire Net_155[165] = \Control_Reg_1:control_0\[189]
Removing Rhs of wire Net_156[167] = \Control_Reg_1:control_out_1\[168]
Removing Rhs of wire Net_156[167] = \Control_Reg_1:control_1\[188]
Removing Rhs of wire Net_157[169] = \Control_Reg_1:control_out_2\[170]
Removing Rhs of wire Net_157[169] = \Control_Reg_1:control_2\[187]
Removing Rhs of wire Net_158[171] = \Control_Reg_1:control_out_3\[172]
Removing Rhs of wire Net_158[171] = \Control_Reg_1:control_3\[186]
Removing Rhs of wire Net_159[173] = \Control_Reg_1:control_out_4\[174]
Removing Rhs of wire Net_159[173] = \Control_Reg_1:control_4\[185]
Removing Rhs of wire Net_160[175] = \Control_Reg_1:control_out_5\[176]
Removing Rhs of wire Net_160[175] = \Control_Reg_1:control_5\[184]
Removing Rhs of wire Net_161[177] = \Control_Reg_1:control_out_6\[178]
Removing Rhs of wire Net_161[177] = \Control_Reg_1:control_6\[183]
Removing Lhs of wire tmpOE__LED4_net_0[191] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA1_net_0[198] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA2_net_0[204] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA3_net_0[210] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA4_net_0[216] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA5_net_0[222] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA6_net_0[228] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__KA7_net_0[234] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Status_Reg_1:status_0\[239] = Net_163[240]
Removing Lhs of wire \Status_Reg_1:status_1\[241] = Net_164[242]
Removing Lhs of wire \Status_Reg_1:status_2\[243] = Net_165[244]
Removing Lhs of wire \Status_Reg_1:status_3\[245] = Net_166[246]
Removing Lhs of wire \Status_Reg_1:status_4\[247] = Net_168[248]
Removing Lhs of wire \Status_Reg_1:status_5\[249] = Net_169[250]
Removing Lhs of wire \Status_Reg_1:status_6\[251] = Net_170[252]
Removing Lhs of wire \Status_Reg_1:status_7\[253] = zero[2]
Removing Lhs of wire tmpOE__IN_1_net_0[257] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__IN_2_net_0[262] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__IN_3_net_0[267] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__IN_4_net_0[272] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__IN_5_net_0[277] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__IN_6_net_0[282] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__IN_7_net_0[287] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__LED1_net_0[293] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__LED2_net_0[299] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__LED3_net_0[305] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[312] = \UART_1:Net_9\[311]
Removing Lhs of wire Net_208[316] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[317] = zero[2]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[318] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[319] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[320] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[321] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[322] = zero[2]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[323] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[324] = zero[2]
Removing Rhs of wire Net_219[331] = \UART_1:BUART:rx_interrupt_out\[332]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[336] = \UART_1:BUART:tx_bitclk_dp\[372]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[382] = \UART_1:BUART:tx_counter_dp\[373]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[383] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[384] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[385] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[387] = \UART_1:BUART:tx_fifo_empty\[350]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[389] = \UART_1:BUART:tx_fifo_notfull\[349]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[449] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[457] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[468]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[459] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[469]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[460] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[485]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[461] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[499]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[462] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[463]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[463] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[464] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[465]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[465] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[471] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[472] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[473] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[474] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[475] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[476] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[477] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[478] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[479] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[480] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[481] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[482] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[487] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[488] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[489] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[490] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[491] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[492] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[493] = \UART_1:BUART:pollcount_1\[455]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[494] = \UART_1:BUART:pollcount_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[495] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[496] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[503] = zero[2]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[504] = \UART_1:BUART:rx_parity_error_status\[505]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[506] = \UART_1:BUART:rx_stop_bit_error\[507]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[517] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[566]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[521] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[588]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[522] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[523] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[524] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[525] = \UART_1:BUART:sRX:MODIN4_6\[526]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[526] = \UART_1:BUART:rx_count_6\[444]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[527] = \UART_1:BUART:sRX:MODIN4_5\[528]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[528] = \UART_1:BUART:rx_count_5\[445]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[529] = \UART_1:BUART:sRX:MODIN4_4\[530]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[530] = \UART_1:BUART:rx_count_4\[446]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[531] = \UART_1:BUART:sRX:MODIN4_3\[532]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[532] = \UART_1:BUART:rx_count_3\[447]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[533] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[534] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[535] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[536] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[537] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[538] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[539] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[540] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[541] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[542] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[543] = \UART_1:BUART:rx_count_6\[444]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[544] = \UART_1:BUART:rx_count_5\[445]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[545] = \UART_1:BUART:rx_count_4\[446]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[546] = \UART_1:BUART:rx_count_3\[447]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[547] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[548] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[549] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[550] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[551] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[552] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[553] = zero[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[568] = \UART_1:BUART:rx_postpoll\[403]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[569] = \UART_1:BUART:rx_parity_bit\[520]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[570] = \UART_1:BUART:rx_postpoll\[403]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[571] = \UART_1:BUART:rx_parity_bit\[520]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[572] = \UART_1:BUART:rx_postpoll\[403]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[573] = \UART_1:BUART:rx_parity_bit\[520]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[575] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[576] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[574]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[577] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[574]
Removing Lhs of wire tmpOE__UART_RX_net_0[599] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__UART_TX_net_0[604] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__TLC5616_CLK_net_0[612] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__TLC5616_DAT_net_0[618] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__TLC5616_CS1_net_0[624] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire tmpOE__TLC5616_CS2_net_0[630] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_6\[636] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_5\[637] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_4\[638] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_3\[639] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_2\[640] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_1\[641] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \LCD_Char_1:tmpOE__LCDPort_net_0\[642] = tmpOE__RX_1_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[659] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[660] = \Timer_1:TimerUDB:status_tc\[57]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[661] = \Timer_1:TimerUDB:control_7\[35]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[662] = \Timer_1:TimerUDB:capt_fifo_load\[53]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[663] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[678] = \UART_1:BUART:rx_bitclk_pre\[438]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[687] = \UART_1:BUART:rx_parity_error_pre\[515]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[688] = zero[2]

------------------------------------------------------
Aliased 0 equations, 182 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RX_1_net_0' (cost = 0):
tmpOE__RX_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_225 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_225 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_225 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_225 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_225 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 35 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[53] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[67] = \Timer_1:TimerUDB:control_7\[35]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[402] = \UART_1:BUART:rx_bitclk\[450]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[501] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[510] = zero[2]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[670] = \UART_1:BUART:tx_ctrl_mark_last\[393]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[682] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[683] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[685] = zero[2]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[686] = \UART_1:BUART:rx_markspace_pre\[514]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[691] = \UART_1:BUART:rx_parity_bit\[520]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_225 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_225 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

