<profile>

<section name = "Vitis HLS Report for 'load3'" level="0">
<item name = "Date">Sun Oct 30 18:48:43 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">HW7</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.869 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">129673, 129673, 0.865 ms, 0.865 ms, 129673, 129673, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_302_1">129601, 129601, 3, 1, 1, 129600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 516, -</column>
<column name="Register">-, -, 1173, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln302_fu_177_p2">+, 0, 0, 24, 17, 1</column>
<column name="ap_block_state73_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op187_read_state73">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln174_fu_193_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="icmp_ln302_fu_183_p2">icmp, 0, 0, 13, 17, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Input_r_blk_n">9, 2, 1, 2</column>
<column name="Output_out_blk_n">9, 2, 1, 2</column>
<column name="Output_r_blk_n">9, 2, 1, 2</column>
<column name="Y_reg_125">9, 2, 17, 34</column>
<column name="ap_NS_fsm">389, 74, 1, 74</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">14, 3, 1, 3</column>
<column name="ap_phi_mux_empty_36_phi_fu_151_p4">14, 3, 512, 1536</column>
<column name="input_stream_blk_n">9, 2, 1, 2</column>
<column name="p0_blk_n_AR">9, 2, 1, 2</column>
<column name="p0_blk_n_R">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="shiftreg_i_i_i_i_reg_136">9, 2, 504, 1008</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Y_reg_125">17, 0, 17, 0</column>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln174_reg_239">1, 0, 1, 0</column>
<column name="icmp_ln174_reg_239_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln302_reg_235">1, 0, 1, 0</column>
<column name="icmp_ln302_reg_235_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="p0_addr_read_reg_243">512, 0, 512, 0</column>
<column name="shiftreg_i_i_i_i_reg_136">504, 0, 504, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln_i_reg_219">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load3, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, load3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load3, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, load3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load3, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, load3, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, load3, return value</column>
<column name="m_axi_p0_AWVALID">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWREADY">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWADDR">out, 64, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWID">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWLEN">out, 32, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWSIZE">out, 3, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWBURST">out, 2, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWLOCK">out, 2, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWCACHE">out, 4, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWPROT">out, 3, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWQOS">out, 4, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWREGION">out, 4, m_axi, p0, pointer</column>
<column name="m_axi_p0_AWUSER">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_WVALID">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_WREADY">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_WDATA">out, 512, m_axi, p0, pointer</column>
<column name="m_axi_p0_WSTRB">out, 64, m_axi, p0, pointer</column>
<column name="m_axi_p0_WLAST">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_WID">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_WUSER">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARVALID">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARREADY">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARADDR">out, 64, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARID">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARLEN">out, 32, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARSIZE">out, 3, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARBURST">out, 2, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARLOCK">out, 2, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARCACHE">out, 4, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARPROT">out, 3, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARQOS">out, 4, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARREGION">out, 4, m_axi, p0, pointer</column>
<column name="m_axi_p0_ARUSER">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_RVALID">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_RREADY">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_RDATA">in, 512, m_axi, p0, pointer</column>
<column name="m_axi_p0_RLAST">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_RID">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_RUSER">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_RRESP">in, 2, m_axi, p0, pointer</column>
<column name="m_axi_p0_BVALID">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_BREADY">out, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_BRESP">in, 2, m_axi, p0, pointer</column>
<column name="m_axi_p0_BID">in, 1, m_axi, p0, pointer</column>
<column name="m_axi_p0_BUSER">in, 1, m_axi, p0, pointer</column>
<column name="Input_r_dout">in, 64, ap_fifo, Input_r, pointer</column>
<column name="Input_r_empty_n">in, 1, ap_fifo, Input_r, pointer</column>
<column name="Input_r_read">out, 1, ap_fifo, Input_r, pointer</column>
<column name="Output_r_dout">in, 64, ap_fifo, Output_r, pointer</column>
<column name="Output_r_empty_n">in, 1, ap_fifo, Output_r, pointer</column>
<column name="Output_r_read">out, 1, ap_fifo, Output_r, pointer</column>
<column name="Output_out_din">out, 64, ap_fifo, Output_out, pointer</column>
<column name="Output_out_full_n">in, 1, ap_fifo, Output_out, pointer</column>
<column name="Output_out_write">out, 1, ap_fifo, Output_out, pointer</column>
<column name="input_stream_din">out, 8, ap_fifo, input_stream, pointer</column>
<column name="input_stream_full_n">in, 1, ap_fifo, input_stream, pointer</column>
<column name="input_stream_write">out, 1, ap_fifo, input_stream, pointer</column>
</table>
</item>
</section>
</profile>
