Classic Timing Analyzer report for counter1
Thu Oct 02 12:50:37 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK'
  7. Clock Hold: 'CLOCK'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                          ;
+------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                     ; Actual Time                      ; From                       ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A       ; None                              ; 9.500 ns                         ; counter1:inst1|inst        ; Q1                         ; CLOCK      ; --       ; 0            ;
; Clock Setup: 'CLOCK'         ; 91.200 ns ; 10.00 MHz ( period = 100.000 ns ) ; 113.64 MHz ( period = 8.800 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0            ;
; Clock Hold: 'CLOCK'          ; 3.000 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; counter1:inst1|inst1       ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 0            ;
; Total number of failed paths ;           ;                                   ;                                  ;                            ;                            ;            ;          ; 0            ;
+------------------------------+-----------+-----------------------------------+----------------------------------+----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                              ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                              ; Setting            ; From ; To    ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                                         ; EPM7128SLC84-7     ;      ;       ;             ;
; Timing Models                                                       ; Final              ;      ;       ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;       ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;       ;             ;
; Enable Clock Latency                                                ; Off                ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;       ;             ;
; Number of paths to report                                           ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;       ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;       ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;       ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;       ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;       ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;       ;             ;
; Clock Settings                                                      ; clock settings     ;      ; CLOCK ;             ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ; clock settings     ; User Pin ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK'                                                                                                                                                                                               ;
+-----------+----------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)             ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+----------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 91.200 ns ; 113.64 MHz ( period = 8.800 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.800 ns                ;
; 91.200 ns ; 113.64 MHz ( period = 8.800 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.800 ns                ;
; 91.200 ns ; 113.64 MHz ( period = 8.800 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.800 ns                ;
; 91.200 ns ; 113.64 MHz ( period = 8.800 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.800 ns                ;
; 91.200 ns ; 113.64 MHz ( period = 8.800 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.800 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst1       ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst2       ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst        ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst1       ; counter1:inst1|inst2       ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst2       ; counter1:inst1|inst2       ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst        ; counter1:inst1|inst2       ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst1       ; counter1:inst1|inst        ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst2       ; counter1:inst1|inst        ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; counter1:inst1|inst        ; counter1:inst1|inst        ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
; 92.000 ns ; 125.00 MHz ( period = 8.000 ns ) ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 100.000 ns                  ; 96.000 ns                 ; 4.000 ns                ;
+-----------+----------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK'                                                                                                                                                                  ;
+---------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                       ; To                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 3.000 ns      ; counter1:inst1|inst1       ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst2       ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst        ; counter1:inst1|inst1       ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst1       ; counter1:inst1|inst2       ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst2       ; counter1:inst1|inst2       ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst        ; counter1:inst1|inst2       ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst1       ; counter1:inst1|inst        ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst2       ; counter1:inst1|inst        ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; counter1:inst1|inst        ; counter1:inst1|inst        ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[5] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[3] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[0] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[2] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[6] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[7] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[5] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[3] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[4] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[0] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[2] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[6] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.000 ns      ; debounce:inst|count_reg[1] ; debounce:inst|count_reg[1] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.000 ns                 ;
; 3.800 ns      ; debounce:inst|count_reg[7] ; debounce:inst|count_reg[4] ; CLOCK      ; CLOCK    ; 0.000 ns                   ; 1.000 ns                   ; 4.800 ns                 ;
+---------------+----------------------------+----------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+----------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                 ; To ; From Clock ;
+-------+--------------+------------+----------------------+----+------------+
; N/A   ; None         ; 9.500 ns   ; counter1:inst1|inst2 ; Q2 ; CLOCK      ;
; N/A   ; None         ; 9.500 ns   ; counter1:inst1|inst1 ; Q0 ; CLOCK      ;
; N/A   ; None         ; 9.500 ns   ; counter1:inst1|inst  ; Q1 ; CLOCK      ;
+-------+--------------+------------+----------------------+----+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 02 12:50:34 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter1 -c counter1
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "debounce:inst|count_reg[5]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[3]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[4]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[0]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[2]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[6]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[7]" as buffer
    Info: Detected ripple clock "debounce:inst|count_reg[1]" as buffer
Info: Slack time is 91.2 ns for clock "CLOCK" between source register "debounce:inst|count_reg[3]" and destination register "debounce:inst|count_reg[4]"
    Info: Fmax is 113.64 MHz (period= 8.8 ns)
    Info: + Largest register to register requirement is 96.000 ns
        Info: + Setup relationship between source and destination is 100.000 ns
            Info: + Latch edge is 100.000 ns
                Info: Clock period of Destination clock "CLOCK" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLOCK" to destination register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC19; Fanout = 15; REG Node = 'debounce:inst|count_reg[4]'
                Info: Total cell delay = 1.500 ns ( 100.00 % )
            Info: - Longest clock path from clock "CLOCK" to source register is 1.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC23; Fanout = 18; REG Node = 'debounce:inst|count_reg[3]'
                Info: Total cell delay = 1.500 ns ( 100.00 % )
        Info: - Micro clock to output delay of source is 1.000 ns
        Info: - Micro setup delay of destination is 3.000 ns
    Info: - Longest register to register delay is 4.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC23; Fanout = 18; REG Node = 'debounce:inst|count_reg[3]'
        Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC18; Fanout = 1; COMB Node = 'debounce:inst|lpm_add_sub:op_1|addcore:adder[0]|a_csnbuffer:result_node|sout_node[5]~88'
        Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC19; Fanout = 15; REG Node = 'debounce:inst|count_reg[4]'
        Info: Total cell delay = 3.800 ns ( 79.17 % )
        Info: Total interconnect delay = 1.000 ns ( 20.83 % )
Info: Minimum slack time is 3.0 ns for clock "CLOCK" between source register "counter1:inst1|inst1" and destination register "counter1:inst1|inst1"
    Info: + Shortest register to register delay is 4.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC46; Fanout = 4; REG Node = 'counter1:inst1|inst1'
        Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC46; Fanout = 4; REG Node = 'counter1:inst1|inst1'
        Info: Total cell delay = 3.000 ns ( 75.00 % )
        Info: Total interconnect delay = 1.000 ns ( 25.00 % )
    Info: - Smallest register to register requirement is 1.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK" to destination register is 6.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC20; Fanout = 20; REG Node = 'debounce:inst|count_reg[1]'
                Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC46; Fanout = 4; REG Node = 'counter1:inst1|inst1'
                Info: Total cell delay = 5.500 ns ( 84.62 % )
                Info: Total interconnect delay = 1.000 ns ( 15.38 % )
            Info: - Shortest clock path from clock "CLOCK" to source register is 6.500 ns
                Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CLOCK'
                Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC20; Fanout = 20; REG Node = 'debounce:inst|count_reg[1]'
                Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC46; Fanout = 4; REG Node = 'counter1:inst1|inst1'
                Info: Total cell delay = 5.500 ns ( 84.62 % )
                Info: Total interconnect delay = 1.000 ns ( 15.38 % )
        Info: - Micro clock to output delay of source is 1.000 ns
        Info: + Micro hold delay of destination is 2.000 ns
Info: tco from clock "CLOCK" to destination pin "Q2" through register "counter1:inst1|inst2" is 9.500 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 6.500 ns
        Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 8; CLK Node = 'CLOCK'
        Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC20; Fanout = 20; REG Node = 'debounce:inst|count_reg[1]'
        Info: 3: + IC(1.000 ns) + CELL(3.000 ns) = 6.500 ns; Loc. = LC21; Fanout = 5; REG Node = 'counter1:inst1|inst2'
        Info: Total cell delay = 5.500 ns ( 84.62 % )
        Info: Total interconnect delay = 1.000 ns ( 15.38 % )
    Info: + Micro clock to output delay of source is 1.000 ns
    Info: + Longest register to pin delay is 2.000 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC21; Fanout = 5; REG Node = 'counter1:inst1|inst2'
        Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'Q2'
        Info: Total cell delay = 2.000 ns ( 100.00 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 165 megabytes
    Info: Processing ended: Thu Oct 02 12:50:38 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:00


