# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:36:06 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:36:06 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:36:06 on Jan 29,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:43:49 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:43:49 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:43:51 on Jan 29,2026, Elapsed time: 0:07:45
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:43:51 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:44:38 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:44:38 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:44:39 on Jan 29,2026, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:44:39 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:48:20 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:48:20 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:48:21 on Jan 29,2026, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:48:21 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:54:32 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:54:33 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:54:36 on Jan 29,2026, Elapsed time: 0:06:15
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:54:36 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(25)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:55:14 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:55:14 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:55:15 on Jan 29,2026, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:55:15 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(25)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:57:02 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:57:02 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:57:05 on Jan 29,2026, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:57:05 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(25)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:59:21 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 19:59:21 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:59:24 on Jan 29,2026, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 19:59:24 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:01:54 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:01:54 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:01:58 on Jan 29,2026, Elapsed time: 0:02:34
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:01:58 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:03:40 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:03:41 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:03:42 on Jan 29,2026, Elapsed time: 0:01:44
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:03:42 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 45 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:05:04 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:05:04 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:06 on Jan 29,2026, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:05:06 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:05:35 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:05:35 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:37 on Jan 29,2026, Elapsed time: 0:00:31
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:05:37 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 50 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 60 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 70 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 80 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 90 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 100 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 110 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 120 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 130 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 140 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 150 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 160 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 170 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 180 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# ** Note: implicit $finish from program    : fifo_sb.sv(32)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:12 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:06:12 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:14 on Jan 29,2026, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:06:14 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:06:41 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:06:41 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:42 on Jan 29,2026, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:06:42 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 45 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 55 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 65 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 75 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 85 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 95 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:07:14 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:07:14 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:16 on Jan 29,2026, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:07:16 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:07:51 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:07:51 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:53 on Jan 29,2026, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:07:53 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=1 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 105 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST FALID**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 32
# NAME: [=================from driver================] clk=1 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# ** Note: implicit $finish from program    : fifo_pkt.sv(24)
#    Time: 185 ns  Iteration: 2  Instance: /fifo_top/T
# 1
# Simulation stop requested.
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:19:26 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 20:19:26 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:19:29 on Jan 29,2026, Elapsed time: 0:11:36
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 20:19:29 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 94 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 46 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 72 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 25 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 33 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 97 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 42 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 94 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 46 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 72 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 25 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 33 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 97 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 42 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 51 | wr=0 | rd=1
# DATA_OUT = 51 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:48:01 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(7): (vlog-2730) Undefined variable: 'd_in'.
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(9): (vlog-2730) Undefined variable: 'read'.
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(10): (vlog-2730) Undefined variable: 'write'.
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(11): (vlog-2730) Undefined variable: 'wr'.
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(12): (vlog-2730) Undefined variable: 'rd'.
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(22): 'cov' already exists; must not be redefined as a task.
# End time: 21:48:01 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:49:35 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# ** Error: ** while parsing file included at fifo_top.sv(3)
# ** while parsing file included at fifo_tb.sv(1)
# ** while parsing file included at fifo_read_test.sv(1)
# ** while parsing file included at fifo_env.sv(7)
# ** at fifo_cove.sv(22): 'cov' already exists; must not be redefined as a task.
# End time: 21:49:35 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:50:10 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# -- Compiling program fifo_tb
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(9): Could not find field/method name (read) in 'p5' of 'this.#parent#.p5.read'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(10): Could not find field/method name (write) in 'p5' of 'this.#parent#.p5.write'.
# -- Compiling module fifo_top
# End time: 21:50:10 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:50:46 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 21:50:46 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:47 on Jan 29,2026, Elapsed time: 1:31:18
# Errors: 16, Warnings: 0
# vsim fifo_top 
# Start time: 21:50:47 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:52:50 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 21:52:50 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:52:52 on Jan 29,2026, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 21:52:52 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:53:41 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 21:53:41 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:53:43 on Jan 29,2026, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 21:53:43 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:54:24 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 21:54:24 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:54:26 on Jan 29,2026, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 21:54:26 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:55:29 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 21:55:30 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:55:31 on Jan 29,2026, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim fifo_top 
# Start time: 21:55:31 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:11:27 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# -- Compiling program fifo_tb
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# ** Error (suppressible): (vlog-13276) fifo_cove.sv(12): Could not find field/method name (emppty) in 'p5' of 'this.#parent#.p5.emppty'.
# -- Compiling module fifo_top
# End time: 22:11:27 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:11:47 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 22:11:47 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:11:48 on Jan 29,2026, Elapsed time: 0:16:17
# Errors: 3, Warnings: 0
# vsim fifo_top 
# Start time: 22:11:48 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Note: $stop    : fifo_top.sv(35)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 35
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:54:13 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 22:54:13 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:54:19 on Jan 29,2026, Elapsed time: 0:42:31
# Errors: 0, Warnings: 0
# vsim -assertdebug fifo_top 
# Start time: 22:54:19 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: fifo_top.sv(35): Module 'fifo_assert' is not defined.
# Optimization failed
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib.qdb".
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib3_0.qdb".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib3_0.qpg".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt".
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:55:15 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# ** Error: (vlog-13069) ** while parsing file included at fifo_top.sv(4)
# ** at fifo_assert.sv(23): near ";": syntax error, unexpected ';'.
# End time: 22:55:15 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:56:30 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# ** Error: fifo_assert.sv(23): 'd_in' is not a task name.
# ** Error: fifo_assert.sv(29): (vlog-2730) Undefined variable: 'wr_ptr'.
# ** Error: fifo_assert.sv(34): (vlog-2730) Undefined variable: 'rd_ptr'.
# ** Error (suppressible): fifo_assert.sv(41): (vlog-1957) The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# ** Error (suppressible): fifo_assert.sv(42): (vlog-1957) The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# ** Error (suppressible): fifo_assert.sv(43): (vlog-1957) The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# ** Error: fifo_assert.sv(34): (vlog-2730) Undefined variable: 'rd_ptr'.
# ** Error: fifo_assert.sv(29): (vlog-2730) Undefined variable: 'wr_ptr'.
# -- Compiling module fifo_top
# End time: 22:56:30 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:57:22 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# ** Error: fifo_assert.sv(25): 'd_in' is not a task name.
# ** Error (suppressible): fifo_assert.sv(43): (vlog-1957) The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# -- Compiling module fifo_top
# End time: 22:57:22 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:00:04 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# ** Error: fifo_assert.sv(25): 'd_in' is not a task name.
# ** Error (suppressible): fifo_assert.sv(43): (vlog-1957) The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# -- Compiling module fifo_top
# End time: 23:00:04 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:01:05 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 23:01:06 on Jan 29,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -assertdebug fifo_top 
# Start time: 22:54:19 on Jan 29,2026
# ** Note: (vsim-3812) Design is being optimized...
# init_auxdbinfo(): INTERNAL ERROR: Cannot open page file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib1_0.qpg" in read mode
# flat_compact(): DATABASE ERROR: cannot open auxiliary database at path=D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt (auxid=1, gen=0)
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib3_0.qpg".
# ** Warning: (vopt-31) Unable to unlink file "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt/_lib3_0.qtl".
# The process cannot access the file because it is being used by another process. (GetLastError() = 32)
# ** Warning: (vopt-133) Unable to remove directory "D:/VLSI/SYSTEM VERILOG CODES/SV GRAND TEST/FIFO_SV_ENV/work/@_opt".
# Result too large. (errno = ERANGE)
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Error: Assertion error.
#    Time: 195 ns Started: 195 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 205 ns Started: 205 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 215 ns Started: 215 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 225 ns Started: 225 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 235 ns Started: 235 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 245 ns Started: 245 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Note: $stop    : fifo_top.sv(46)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 46
add wave /fifo_top_sv_unit::fifo_gen::write/immed__78 /fifo_top/D/A/assert__no_write /fifo_top/D/A/assert__no_read /fifo_top/D/A/assert__write_ignored /fifo_top/D/A/assert__read_ignored
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
run
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:02:03 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 23:02:03 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:02:05 on Jan 29,2026, Elapsed time: 0:07:46
# Errors: 3, Warnings: 0
# vsim -assertdebug fifo_top 
# Start time: 23:02:05 on Jan 29,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Error: Assertion error.
#    Time: 195 ns Started: 195 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 205 ns Started: 205 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 215 ns Started: 215 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 225 ns Started: 225 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 235 ns Started: 235 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Error: Assertion error.
#    Time: 245 ns Started: 245 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 43 Expr: ~rd
# ** Note: $stop    : fifo_top.sv(46)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 46
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:02:44 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# ** Error: fifo_assert.sv(26): 'd_in' is not a task name.
# ** Error (suppressible): fifo_assert.sv(44): (vlog-1957) The sva directive is not sensitive to a clock. Unclocked directives are not supported.
# -- Compiling module fifo_top
# End time: 23:02:44 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog fifo_top.sv +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:24:46 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 23:24:46 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:24:50 on Jan 29,2026, Elapsed time: 0:22:45
# Errors: 13, Warnings: 0
# vsim -assertdebug fifo_top 
# Start time: 23:24:50 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Error: Assertion error.
#    Time: 195 ns Started: 195 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 48 Expr: $stable(D.rd_ptr)
# ** Error: Assertion error.
#    Time: 195 ns Started: 195 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 205 ns Started: 205 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 215 ns Started: 215 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 225 ns Started: 225 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 235 ns Started: 235 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 245 ns Started: 245 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Note: $stop    : fifo_top.sv(46)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 46
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:26:31 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 23:26:31 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:26:34 on Jan 29,2026, Elapsed time: 0:01:44
# Errors: 10, Warnings: 0
# vsim -assertdebug fifo_top 
# Start time: 23:26:34 on Jan 29,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Error: Assertion error.
#    Time: 195 ns Started: 195 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 205 ns Started: 205 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 215 ns Started: 215 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 225 ns Started: 225 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 235 ns Started: 235 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 245 ns Started: 245 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Note: $stop    : fifo_top.sv(46)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 46
add wave /fifo_top_sv_unit::fifo_gen::write/immed__78 /fifo_top/D/A/assert__no_write /fifo_top/D/A/assert__no_read /fifo_top/D/A/assert__fifo_order /fifo_top/D/A/assert__write_ignored /fifo_top/D/A/assert__read_ignored
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
run
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:29:25 on Jan 29,2026
# vlog -reportprogress 300 fifo_top.sv "+acc" 
# -- Compiling module fifo_dut
# -- Compiling interface fifo_intf
# -- Compiling package fifo_top_sv_unit
# -- Compiling program fifo_tb
# -- Compiling module fifo_assert
# -- Compiling module fifo_top
# 
# Top level modules:
# 	fifo_top
# End time: 23:29:25 on Jan 29,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:29:29 on Jan 29,2026, Elapsed time: 0:02:55
# Errors: 3, Warnings: 0
# vsim -assertdebug fifo_top 
# Start time: 23:29:29 on Jan 29,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_top_sv_unit(fast)
# Loading work.fifo_top(fast)
# Loading work.fifo_intf(fast)
# Loading work.fifo_dut(fast)
# Loading work.fifo_assert(fast)
# Loading work.fifo_tb(fast)
# Loading work.fifo_intf(fast)
# ** Error: Assertion error.
#    Time: 5 ns Started: 5 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 15 ns Started: 15 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 25 ns Started: 25 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# NAME: [===============WR_from generator================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=0
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 15 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=1
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 47 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 41 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 88 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 87 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 44 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 27 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============WR_from generator================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=1 | rd=0
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 0 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 115 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 15 | full=1 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 125 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 47 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 135 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 41 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 145 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 88 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 155 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 87 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 165 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 44 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [==================RD_from generator===================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# ** Info: *******************************TEST PASSED**********************************
#    Time: 175 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# NAME: [=================from driver================] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 27 | full=0 | empty=0
# NAME: [===============From BFM===============] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [==============From monitor==================] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# NAME: [EXPECTED (BFM) OUTPUT] clk=0 | rst=1
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=0
# NAME: [ACTUAL (DUT) OUTPUT] clk=0 | rst=0
# DATA_IN = 74 | wr=0 | rd=1
# DATA_OUT = 74 | full=0 | empty=1
# ** Info: *******************************TEST PASSED**********************************
#    Time: 185 ns  Scope: fifo_top_sv_unit.fifo_sb.sb File: fifo_sb.sv Line: 27
# ** Error: Assertion error.
#    Time: 195 ns Started: 195 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 205 ns Started: 205 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 215 ns Started: 215 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 225 ns Started: 225 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 235 ns Started: 235 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Error: Assertion error.
#    Time: 245 ns Started: 245 ns  Scope: fifo_top.D.A File: fifo_assert.sv Line: 45 Expr: ~rd
# ** Note: $stop    : fifo_top.sv(46)
#    Time: 250 ns  Iteration: 0  Instance: /fifo_top
# Break in Module fifo_top at fifo_top.sv line 46
# End time: 23:36:38 on Jan 29,2026, Elapsed time: 0:07:09
# Errors: 9, Warnings: 0
