<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICV_DIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICV_DIR, Virtual Machine Deactivate Interrupt Register</h1><p>The GICV_DIR characteristics are:</p><h2>Purpose</h2>
        <p>Deactivates a specified virtual interrupt in the <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a> List registers.</p>

      
        <p>This register corresponds to the physical CPU interface register <a href="ext-gicc_dir.html">GICC_DIR</a>.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_GICv3_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV_DIR are <span class="arm-defined-word">RES0</span>.</p>
        <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
      <h2>Attributes</h2>
        <p>GICV_DIR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7"><a href="#fieldset_0-31_25">RES0</a></td><td class="lr" colspan="25"><a href="#fieldset_0-24_0">INTID</a></td></tr></tbody></table><h4 id="fieldset_0-31_25">Bits [31:25]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-24_0">INTID, bits [24:0]</h4><div class="field"><p>The INTID of the signaled interrupt.</p>
<div class="note"><span class="note-header">Note</span><p>INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.</p></div><p>When affinity routing is not enabled:</p>
<ul>
<li>Bits [23:13] are <span class="arm-defined-word">RES0</span>.
</li><li>For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are <span class="arm-defined-word">RES0</span>.
</li></ul></div><div class="text_after_fields"><p>When the virtual machine writes to this register, the specified interrupt in the List registers is changed from active to inactive, or from active and pending to pending. If the specified interrupt is present in the List registers but is not in either the active or active and pending states, the effect is <span class="arm-defined-word">UNPREDICTABLE</span>. If the specified interrupt is not present in the List registers, <a href="ext-gich_hcr.html">GICH_HCR</a>.EOICount is incremented, potentially generating a maintenance interrupt.</p>
<div class="note"><span class="note-header">Note</span><p>If the specified interrupt is not present in the List registers, the virtual machine cannot recover the INTID. Therefore, the hypervisor must ensure that, when <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode == 1, no more than one active interrupt is transferred from the List registers into a software list. If more than one active interrupt that is not stored in the List registers exists, the hypervisor must handle accesses to GICV_DIR in software, typically by trapping these accesses.</p></div><p>If the corresponding <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a>.HW == 1, indicating a hardware interrupt, then a deactivate request is sent to the physical Distributor, identifying the physical INTID from the corresponding field in the List register. This effect is identical to a Non-secure write to <a href="ext-gicc_dir.html">GICC_DIR</a> from the PE having that physical INTID. This means that if the corresponding physical interrupt is marked as Group 0, the request is ignored.</p>
<div class="note"><span class="note-header">Note</span><p>Interrupt deactivation using this register is based on the provided INTID, with no requirement to deactivate interrupts in any particular order. A single register is therefore used to deactivate both Group 0 and Group 1 interrupts.</p></div></div><h2>Accessing GICV_DIR</h2>
        <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>

      
        <ul>
<li>For AArch32 implementations, <a href="AArch32-icc_dir.html">ICC_DIR</a> provides equivalent functionality.
</li><li>For AArch64 implementations, <a href="AArch64-icc_dir_el1.html">ICC_DIR_EL1</a> provides equivalent functionality.
</li></ul>

      
        <p>Writes to this register are valid only when <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode == 1. Writes to this register are otherwise <span class="arm-defined-word">UNPREDICTABLE</span>.</p>

      
        <p>When affinity routing is enabled, it is a programming error to use memory-mapped registers to access the GIC.</p>
      <h4>GICV_DIR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Virtual CPU interface</td><td><span class="hexnumber">0x1000</span></td><td>GICV_DIR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0, accesses to this register are <span class="access_level">WO</span>.
          </li><li>When an access is Secure, accesses to this register are <span class="access_level">WO</span>.
          </li><li>When an access is Non-secure, accesses to this register are <span class="access_level">WO</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:05; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
