Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Dec 21 20:00:53 2025
| Host         : adrianna-linux running 64-bit Linux Mint 22
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    4           
TIMING-18  Warning           Missing input or output delay                                     3           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (375)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (375)
--------------------------------
 There are 375 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.465        0.000                      0                  843        0.041        0.000                      0                  843        3.000        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0    {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin                      {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_1  {0.000 80.000}       160.000         6.250           
  clkfbout_design_1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0          5.465        0.000                      0                  255        0.122        0.000                      0                  255        4.020        0.000                       0                   116  
  clk_out2_design_1_clk_wiz_0        152.613        0.000                      0                  588        0.195        0.000                      0                  588       53.360        0.000                       0                   263  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        5.466        0.000                      0                  255        0.122        0.000                      0                  255        4.020        0.000                       0                   116  
  clk_out2_design_1_clk_wiz_0_1      152.617        0.000                      0                  588        0.195        0.000                      0                  588       53.360        0.000                       0                   263  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0          5.465        0.000                      0                  255        0.041        0.000                      0                  255  
clk_out2_design_1_clk_wiz_0_1  clk_out2_design_1_clk_wiz_0        152.613        0.000                      0                  588        0.064        0.000                      0                  588  
clk_out1_design_1_clk_wiz_0    clk_out1_design_1_clk_wiz_0_1        5.465        0.000                      0                  255        0.041        0.000                      0                  255  
clk_out2_design_1_clk_wiz_0    clk_out2_design_1_clk_wiz_0_1      152.613        0.000                      0                  588        0.064        0.000                      0                  588  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_0                                   
(none)                         clk_out1_design_1_clk_wiz_0_1                                 
(none)                         clk_out2_design_1_clk_wiz_0                                   
(none)                         clk_out2_design_1_clk_wiz_0_1                                 
(none)                         clkfbout_design_1_clk_wiz_0                                   
(none)                         clkfbout_design_1_clk_wiz_0_1                                 
(none)                                                        clk_out1_design_1_clk_wiz_0    
(none)                                                        clk_out1_design_1_clk_wiz_0_1  
(none)                                                        clk_out2_design_1_clk_wiz_0    
(none)                                                        clk_out2_design_1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.801ns (43.392%)  route 2.350ns (56.608%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.539     3.248    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.269     8.713    <hidden>
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.801ns (47.105%)  route 2.022ns (52.895%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.212     2.920    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.266     8.716    <hidden>
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.821ns (46.794%)  route 2.071ns (53.206%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.444     2.989    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)       -0.103     8.879    <hidden>
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524     8.477    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.821ns (52.820%)  route 1.627ns (47.180%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.000     2.545    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)        0.031     9.013    <hidden>
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.600    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.603    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.075    -0.528    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y77          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.112    -0.347    design_1_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.254    -0.587    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.076    -0.511    design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.378    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X7Y75          LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.092    -0.498    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073    -0.379    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.098    -0.281 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.600    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.431%)  route 0.107ns (45.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  <hidden>
                         net (fo=4, routed)           0.107    -0.363    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.838    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.019    -0.566    <hidden>
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.973%)  route 0.159ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    <hidden>
    SLICE_X4Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=8, routed)           0.159    -0.301    <hidden>
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  <hidden>
                         net (fo=1, routed)           0.000    -0.256    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.275    -0.564    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.472    <hidden>
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=2, routed)           0.124    -0.310    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.852    -0.837    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.583    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.052    -0.531    <hidden>
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.560%)  route 0.137ns (45.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=5, routed)           0.137    -0.298    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.522    <hidden>
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.351%)  route 0.176ns (48.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.176    -0.283    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.466    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      152.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/Q
                         net (fo=3, routed)           0.090    -0.411    design_1_i/HUB75_driver_0/U0/r_row_count[3]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.256    -0.615    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.010    -0.605    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/Q
                         net (fo=6, routed)           0.149    -0.338    design_1_i/HUB75_driver_0/U0/r_row_count[0]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.256    -0.615    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.059    -0.556    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.774%)  route 0.205ns (59.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_clk_reg/Q
                         net (fo=4, routed)           0.205    -0.253    design_1_i/HUB75_driver_0/U0/r_clk__0
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.070    -0.493    design_1_i/HUB75_driver_0/U0/o_clk_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=5, routed)           0.140    -0.321    design_1_i/HUB75_driver_0/U0/r_read_counter
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.243    -0.625    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.059    -0.566    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.517%)  route 0.197ns (51.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.261    design_1_i/HUB75_driver_0/U0/r_brightness_count
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                         clock pessimism              0.255    -0.584    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.208ns (54.511%)  route 0.174ns (45.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.044    -0.248 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/HUB75_driver_0/U0/r_col_count[4]
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131    -0.498    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.864    -0.825    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.551    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.368    <hidden>
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.861    -0.828    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.554    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.371    <hidden>
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.247 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/Q
                         net (fo=2, routed)           0.118    -0.340    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg_n_0_[20]
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3_n_4
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.840    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y15     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y15     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.801ns (43.392%)  route 2.350ns (56.608%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.539     3.248    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.080     8.983    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.269     8.714    <hidden>
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.801ns (47.105%)  route 2.022ns (52.895%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.212     2.920    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.080     8.983    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.266     8.717    <hidden>
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.821ns (46.794%)  route 2.071ns (53.206%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.444     2.989    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.080     8.983    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)       -0.103     8.880    <hidden>
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.080     9.002    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524     8.478    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.080     9.000    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.571    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.080     9.000    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.571    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.571    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.080     9.024    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.595    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.080     9.024    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.595    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.080     9.024    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.595    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.595    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.821ns (52.820%)  route 1.627ns (47.180%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.000     2.545    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.080     8.983    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)        0.031     9.014    <hidden>
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  6.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.600    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.603    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.075    -0.528    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y77          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.112    -0.347    design_1_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.254    -0.587    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.076    -0.511    design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.378    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X7Y75          LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.254    -0.590    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.092    -0.498    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073    -0.379    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.098    -0.281 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.600    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120    -0.480    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.431%)  route 0.107ns (45.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  <hidden>
                         net (fo=4, routed)           0.107    -0.363    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.838    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.019    -0.566    <hidden>
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.973%)  route 0.159ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    <hidden>
    SLICE_X4Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=8, routed)           0.159    -0.301    <hidden>
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  <hidden>
                         net (fo=1, routed)           0.000    -0.256    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.275    -0.564    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.472    <hidden>
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=2, routed)           0.124    -0.310    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.852    -0.837    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.583    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.052    -0.531    <hidden>
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.560%)  route 0.137ns (45.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=5, routed)           0.137    -0.298    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.522    <hidden>
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.351%)  route 0.176ns (48.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.176    -0.283    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.466    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y83      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y76      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y81      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82      design_1_i/UART_RX_0/U0/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y84      design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      152.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.617ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.126   158.870    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.665    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]
  -------------------------------------------------------------------
                         required time                        158.665    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.617    

Slack (MET) :             152.646ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.126   158.869    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.664    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]
  -------------------------------------------------------------------
                         required time                        158.664    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.646    

Slack (MET) :             152.646ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.126   158.869    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.664    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]
  -------------------------------------------------------------------
                         required time                        158.664    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.646    

Slack (MET) :             152.646ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.126   158.869    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.664    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]
  -------------------------------------------------------------------
                         required time                        158.664    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/Q
                         net (fo=3, routed)           0.090    -0.411    design_1_i/HUB75_driver_0/U0/r_row_count[3]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.256    -0.615    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.010    -0.605    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/Q
                         net (fo=6, routed)           0.149    -0.338    design_1_i/HUB75_driver_0/U0/r_row_count[0]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.256    -0.615    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.059    -0.556    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.774%)  route 0.205ns (59.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_clk_reg/Q
                         net (fo=4, routed)           0.205    -0.253    design_1_i/HUB75_driver_0/U0/r_clk__0
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                         clock pessimism              0.275    -0.563    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.070    -0.493    design_1_i/HUB75_driver_0/U0/o_clk_reg
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=5, routed)           0.140    -0.321    design_1_i/HUB75_driver_0/U0/r_read_counter
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.243    -0.625    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.059    -0.566    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.517%)  route 0.197ns (51.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.261    design_1_i/HUB75_driver_0/U0/r_brightness_count
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                         clock pessimism              0.255    -0.584    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.120    -0.464    design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.208ns (54.511%)  route 0.174ns (45.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.044    -0.248 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/HUB75_driver_0/U0/r_col_count[4]
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131    -0.498    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.864    -0.825    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.551    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.368    <hidden>
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.861    -0.828    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.554    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.371    <hidden>
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.247 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121    -0.508    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/Q
                         net (fo=2, routed)           0.118    -0.340    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg_n_0_[20]
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3_n_4
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.840    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                         clock pessimism              0.241    -0.599    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.105    -0.494    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y14     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y15     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         160.000     157.424    RAMB36_X1Y15     <hidden>
Min Period        n/a     BUFG/I              n/a            2.155         160.000     157.845    BUFGCTRL_X0Y0    design_1_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y73     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y75     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X63Y76     design_1_i/Frame_Clock_Divider_0/U0/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.801ns (43.392%)  route 2.350ns (56.608%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.539     3.248    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.269     8.713    <hidden>
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.801ns (47.105%)  route 2.022ns (52.895%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.212     2.920    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.266     8.716    <hidden>
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.821ns (46.794%)  route 2.071ns (53.206%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.444     2.989    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)       -0.103     8.879    <hidden>
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524     8.477    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.821ns (52.820%)  route 1.627ns (47.180%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.000     2.545    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)        0.031     9.013    <hidden>
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.081    -0.520    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.075    -0.445    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.603    
                         clock uncertainty            0.081    -0.523    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y77          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.112    -0.347    design_1_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.076    -0.431    design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.378    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X7Y75          LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.081    -0.510    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.092    -0.418    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073    -0.379    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.098    -0.281 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.081    -0.520    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120    -0.400    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.431%)  route 0.107ns (45.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  <hidden>
                         net (fo=4, routed)           0.107    -0.363    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.838    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.081    -0.505    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.019    -0.486    <hidden>
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.973%)  route 0.159ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    <hidden>
    SLICE_X4Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=8, routed)           0.159    -0.301    <hidden>
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  <hidden>
                         net (fo=1, routed)           0.000    -0.256    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.081    -0.484    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.392    <hidden>
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=2, routed)           0.124    -0.310    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.852    -0.837    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.081    -0.503    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.052    -0.451    <hidden>
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.560%)  route 0.137ns (45.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=5, routed)           0.137    -0.298    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.442    <hidden>
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.351%)  route 0.176ns (48.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.176    -0.283    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.386    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      152.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0 rise@160.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/Q
                         net (fo=3, routed)           0.090    -0.411    design_1_i/HUB75_driver_0/U0/r_row_count[3]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.256    -0.615    
                         clock uncertainty            0.130    -0.485    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.010    -0.475    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/Q
                         net (fo=6, routed)           0.149    -0.338    design_1_i/HUB75_driver_0/U0/r_row_count[0]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.256    -0.615    
                         clock uncertainty            0.130    -0.485    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.059    -0.426    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.774%)  route 0.205ns (59.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_clk_reg/Q
                         net (fo=4, routed)           0.205    -0.253    design_1_i/HUB75_driver_0/U0/r_clk__0
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.130    -0.433    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.070    -0.363    design_1_i/HUB75_driver_0/U0/o_clk_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=5, routed)           0.140    -0.321    design_1_i/HUB75_driver_0/U0/r_read_counter
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.243    -0.625    
                         clock uncertainty            0.130    -0.495    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.517%)  route 0.197ns (51.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.261    design_1_i/HUB75_driver_0/U0/r_brightness_count
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.130    -0.454    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.120    -0.334    design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.208ns (54.511%)  route 0.174ns (45.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.044    -0.248 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/HUB75_driver_0/U0/r_col_count[4]
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.130    -0.499    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131    -0.368    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.864    -0.825    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.130    -0.420    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.237    <hidden>
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.861    -0.828    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.130    -0.423    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.240    <hidden>
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.247 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.130    -0.499    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121    -0.378    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/Q
                         net (fo=2, routed)           0.118    -0.340    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg_n_0_[20]
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3_n_4
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.840    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.130    -0.469    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.105    -0.364    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.801ns (43.392%)  route 2.350ns (56.608%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.539     3.248    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.269     8.713    <hidden>
  -------------------------------------------------------------------
                         required time                          8.713    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.801ns (47.105%)  route 2.022ns (52.895%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.006     0.581    <hidden>
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.298     0.879 r  <hidden>
                         net (fo=1, routed)           0.000     0.879    <hidden>
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.255 r  <hidden>
                         net (fo=1, routed)           0.000     1.255    <hidden>
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.509 r  <hidden>
                         net (fo=1, routed)           0.805     2.313    <hidden>
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.395     2.708 r  <hidden>
                         net (fo=2, routed)           0.212     2.920    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)       -0.266     8.716    <hidden>
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.821ns (46.794%)  route 2.071ns (53.206%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.444     2.989    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)       -0.103     8.879    <hidden>
  -------------------------------------------------------------------
                         required time                          8.879    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.081     9.001    
    SLICE_X6Y83          FDRE (Setup_fdre_C_R)       -0.524     8.477    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 1.202ns (34.588%)  route 2.273ns (65.412%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     1.973    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     2.097 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     2.578    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism              0.575     9.079    
                         clock uncertainty           -0.081     8.999    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429     8.570    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.570    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.202ns (34.532%)  route 2.279ns (65.468%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.615    -0.897    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.419    -0.478 r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/Q
                         net (fo=10, routed)          1.016     0.538    design_1_i/UART_RX_0/U0/r_Clk_Count_reg_n_0_[9]
    SLICE_X4Y84          LUT4 (Prop_lut4_I3_O)        0.327     0.865 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7/O
                         net (fo=1, routed)           0.288     1.153    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_7_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.332     1.485 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     1.839    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.963 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     2.584    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500     8.504    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C
                         clock pessimism              0.599     9.103    
                         clock uncertainty           -0.081     9.023    
    SLICE_X7Y83          FDRE (Setup_fdre_C_R)       -0.429     8.594    design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.468ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.821ns (52.820%)  route 1.627ns (47.180%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.478    -0.425 r  <hidden>
                         net (fo=3, routed)           1.159     0.734    <hidden>
    SLICE_X3Y78          LUT4 (Prop_lut4_I0_O)        0.298     1.032 r  <hidden>
                         net (fo=1, routed)           0.000     1.032    <hidden>
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.433 r  <hidden>
                         net (fo=1, routed)           0.000     1.433    <hidden>
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.704 f  <hidden>
                         net (fo=1, routed)           0.467     2.172    <hidden>
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.373     2.545 r  <hidden>
                         net (fo=2, routed)           0.000     2.545    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.496     8.500    <hidden>
    SLICE_X4Y79          FDSE                                         r  <hidden>
                         clock pessimism              0.562     9.062    
                         clock uncertainty           -0.081     8.982    
    SLICE_X4Y79          FDSE (Setup_fdse_C_D)        0.031     9.013    <hidden>
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  6.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.403    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.081    -0.520    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.075    -0.445    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.406    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/Q
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.603    
                         clock uncertainty            0.081    -0.523    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.075    -0.448    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X7Y77          FDSE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDSE (Prop_fdse_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.112    -0.347    design_1_i/proc_sys_reset_0/U0/Pr_out
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.076    -0.431    design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.578    -0.603    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.378    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/p_1_in4_in
    SLICE_X7Y75          LUT5 (Prop_lut5_I1_O)        0.045    -0.333 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT_n_0
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.254    -0.590    
                         clock uncertainty            0.081    -0.510    
    SLICE_X7Y75          FDRE (Hold_fdre_C_D)         0.092    -0.418    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.073    -0.379    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X6Y77          LUT5 (Prop_lut5_I2_O)        0.098    -0.281 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.081    -0.520    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.120    -0.400    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.431%)  route 0.107ns (45.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  <hidden>
                         net (fo=4, routed)           0.107    -0.363    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.851    -0.838    <hidden>
    SLICE_X1Y78          FDRE                                         r  <hidden>
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.081    -0.505    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.019    -0.486    <hidden>
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.973%)  route 0.159ns (46.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    <hidden>
    SLICE_X4Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  <hidden>
                         net (fo=8, routed)           0.159    -0.301    <hidden>
    SLICE_X3Y77          LUT6 (Prop_lut6_I1_O)        0.045    -0.256 r  <hidden>
                         net (fo=1, routed)           0.000    -0.256    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X3Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.081    -0.484    
    SLICE_X3Y77          FDRE (Hold_fdre_C_D)         0.092    -0.392    <hidden>
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y78          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=2, routed)           0.124    -0.310    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.852    -0.837    <hidden>
    SLICE_X2Y79          FDRE                                         r  <hidden>
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.081    -0.503    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.052    -0.451    <hidden>
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.560%)  route 0.137ns (45.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  <hidden>
                         net (fo=5, routed)           0.137    -0.298    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.850    -0.839    <hidden>
    SLICE_X2Y77          FDRE                                         r  <hidden>
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.081    -0.518    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.076    -0.442    <hidden>
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.351%)  route 0.176ns (48.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.581    -0.600    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X5Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.176    -0.283    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.045    -0.238 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.849    -0.841    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X6Y77          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.081    -0.507    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121    -0.386    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      152.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[18]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[22]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[24]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[26]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[27]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[29]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.613ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 0.952ns (13.706%)  route 5.994ns (86.294%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 158.434 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.865     6.048    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.430   158.434    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X51Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]/C
                         clock pessimism              0.562   158.996    
                         clock uncertainty           -0.130   158.866    
    SLICE_X51Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.661    design_1_i/HUB75_driver_0/U0/r_bottom_half_row_reg[31]
  -------------------------------------------------------------------
                         required time                        158.661    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                152.613    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[0]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[11]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    

Slack (MET) :             152.642ns  (required time - arrival time)
  Source:                 design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@160.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 0.952ns (13.766%)  route 5.964ns (86.234%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 158.433 - 160.000 ) 
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.614    -0.898    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y80         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_fdre_C_Q)         0.456    -0.442 f  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]/Q
                         net (fo=5, routed)           1.123     0.681    design_1_i/Frame_Clock_Divider_0/U0/counter_reg[29]
    SLICE_X64Y78         LUT6 (Prop_lut6_I1_O)        0.124     0.805 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6/O
                         net (fo=1, routed)           0.452     1.257    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_6_n_0
    SLICE_X64Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.381 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1/O
                         net (fo=1, routed)           0.809     2.191    design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0_i_1_n_0
    SLICE_X64Y76         LUT4 (Prop_lut4_I0_O)        0.124     2.315 r  design_1_i/Frame_Clock_Divider_0/U0/o_clk_en_INST_0/O
                         net (fo=20, routed)          1.745     4.060    design_1_i/HUB75_driver_0/U0/i_clk_enable
    SLICE_X56Y77         LUT2 (Prop_lut2_I0_O)        0.124     4.184 r  design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1/O
                         net (fo=128, routed)         1.834     6.018    design_1_i/HUB75_driver_0/U0/r_top_half_row[63]_i_1_n_0
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk (IN)
                         net (fo=0)                   0.000   160.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   162.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   155.332 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   156.914    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   157.005 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.429   158.433    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]/C
                         clock pessimism              0.562   158.995    
                         clock uncertainty           -0.130   158.865    
    SLICE_X48Y71         FDRE (Setup_fdre_C_CE)      -0.205   158.660    design_1_i/HUB75_driver_0/U0/r_top_half_row_reg[13]
  -------------------------------------------------------------------
                         required time                        158.660    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                152.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.799%)  route 0.090ns (41.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.500 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[3]/Q
                         net (fo=3, routed)           0.090    -0.411    design_1_i/HUB75_driver_0/U0/r_row_count[3]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                         clock pessimism              0.256    -0.615    
                         clock uncertainty            0.130    -0.485    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.010    -0.475    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.541%)  route 0.149ns (51.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X57Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  design_1_i/HUB75_driver_0/U0/r_row_count_reg[0]/Q
                         net (fo=6, routed)           0.149    -0.338    design_1_i/HUB75_driver_0/U0/r_row_count[0]
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.818    -0.871    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]/C
                         clock pessimism              0.256    -0.615    
                         clock uncertainty            0.130    -0.485    
    SLICE_X56Y75         FDRE (Hold_fdre_C_D)         0.059    -0.426    design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[0]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.774%)  route 0.205ns (59.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_clk_reg/Q
                         net (fo=4, routed)           0.205    -0.253    design_1_i/HUB75_driver_0/U0/r_clk__0
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                         clock pessimism              0.275    -0.563    
                         clock uncertainty            0.130    -0.433    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.070    -0.363    design_1_i/HUB75_driver_0/U0/o_clk_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.986%)  route 0.140ns (46.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[4]/Q
                         net (fo=5, routed)           0.140    -0.321    design_1_i/HUB75_driver_0/U0/r_read_counter
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.821    -0.868    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y77         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]/C
                         clock pessimism              0.243    -0.625    
                         clock uncertainty            0.130    -0.495    
    SLICE_X56Y77         FDRE (Hold_fdre_C_D)         0.059    -0.436    design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.517%)  route 0.197ns (51.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X58Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/FSM_onehot_r_state_reg[2]/Q
                         net (fo=5, routed)           0.197    -0.261    design_1_i/HUB75_driver_0/U0/r_brightness_count
    SLICE_X60Y79         LUT3 (Prop_lut3_I0_O)        0.045    -0.216 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/HUB75_driver_0/U0/o_out_enable_n_i_1_n_0
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                         clock pessimism              0.255    -0.584    
                         clock uncertainty            0.130    -0.454    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.120    -0.334    design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.208ns (54.511%)  route 0.174ns (45.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT5 (Prop_lut5_I4_O)        0.044    -0.248 r  design_1_i/HUB75_driver_0/U0/r_col_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    design_1_i/HUB75_driver_0/U0/r_col_count[4]
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.130    -0.499    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.131    -0.368    design_1_i/HUB75_driver_0/U0/r_col_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.864    -0.825    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.551    
                         clock uncertainty            0.130    -0.420    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.237    <hidden>
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.164ns (32.008%)  route 0.348ns (67.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.553    -0.628    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X56Y75         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  design_1_i/HUB75_driver_0/U0/o_read_addr_top_reg[3]/Q
                         net (fo=5, routed)           0.348    -0.116    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.861    -0.828    <hidden>
    RAMB36_X1Y15         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.275    -0.554    
                         clock uncertainty            0.130    -0.423    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.240    <hidden>
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.630%)  route 0.174ns (45.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.552    -0.629    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.465 r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/Q
                         net (fo=12, routed)          0.174    -0.292    design_1_i/HUB75_driver_0/U0/r_col_count_reg_n_0_[3]
    SLICE_X50Y76         LUT4 (Prop_lut4_I0_O)        0.045    -0.247 r  design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/HUB75_driver_0/U0/r_col_count[3]_i_1_n_0
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.819    -0.870    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.130    -0.499    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)         0.121    -0.378    design_1_i/HUB75_driver_0/U0/r_col_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.582    -0.599    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/Q
                         net (fo=2, routed)           0.118    -0.340    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg_n_0_[20]
    SLICE_X59Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.232    design_1_i/HUB75_driver_0/U0/r_brightness_count0_carry__3_n_4
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.840    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X59Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]/C
                         clock pessimism              0.241    -0.599    
                         clock uncertainty            0.130    -0.469    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.105    -0.364    design_1_i/HUB75_driver_0/U0/r_brightness_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.132    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.457ns (34.899%)  route 2.718ns (65.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.175    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490    -1.506    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.225ns (16.426%)  route 1.145ns (83.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           1.145     1.370    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.457ns (34.899%)  route 2.718ns (65.101%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.718     4.175    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.490    -1.506    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.225ns (16.426%)  route 1.145ns (83.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           1.145     1.370    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.845    -0.844    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X7Y75          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 3.986ns (57.673%)  route 2.925ns (42.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  <hidden>
                         net (fo=1, routed)           2.925     2.478    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.008 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     6.008    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.372ns (61.184%)  route 0.870ns (38.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=1, routed)           0.870     0.413    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.643 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.643    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 3.986ns (57.673%)  route 2.925ns (42.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.609    -0.903    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.447 r  <hidden>
                         net (fo=1, routed)           2.925     2.478    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.008 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     6.008    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.372ns (61.184%)  route 0.870ns (38.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.583    -0.598    <hidden>
    SLICE_X0Y77          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  <hidden>
                         net (fo=1, routed)           0.870     0.413    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     1.643 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     1.643    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 4.023ns (59.903%)  route 2.693ns (40.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.546    -0.966    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/Q
                         net (fo=1, routed)           2.693     2.245    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     5.749 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     5.749    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 4.145ns (62.005%)  route 2.540ns (37.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.545    -0.967    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.478    -0.489 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/Q
                         net (fo=1, routed)           2.540     2.051    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.667     5.718 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     5.718    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.544ns  (logic 4.026ns (61.526%)  route 2.518ns (38.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.545    -0.967    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/Q
                         net (fo=1, routed)           2.518     2.069    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     5.577 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     5.577    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.021ns (62.983%)  route 2.364ns (37.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.546    -0.966    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/Q
                         net (fo=1, routed)           2.364     1.916    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     5.419 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     5.419    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 4.034ns (65.643%)  route 2.111ns (34.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.552    -0.960    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y84         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/Q
                         net (fo=1, routed)           2.111     1.669    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     5.185 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     5.185    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.961ns (65.254%)  route 2.109ns (34.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.616    -0.896    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X58Y82         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/Q
                         net (fo=1, routed)           2.109     1.669    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     5.174 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     5.174    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.028ns (68.064%)  route 1.890ns (31.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.612    -0.900    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           1.890     1.508    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.019 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     5.019    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.968ns (67.700%)  route 1.893ns (32.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.612    -0.900    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           1.893     1.449    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     4.961 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     4.961    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.965ns (70.043%)  route 1.696ns (29.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.612    -0.900    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           1.696     1.252    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.509     4.761 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     4.761    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.351ns (79.432%)  route 0.350ns (20.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.583    -0.598    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           0.350    -0.107    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     1.103 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     1.103    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.354ns (75.892%)  route 0.430ns (24.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.583    -0.598    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           0.430    -0.027    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.186 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     1.186    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.375ns (76.390%)  route 0.425ns (23.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.583    -0.598    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           0.425    -0.009    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.202 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     1.202    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.347ns (71.951%)  route 0.525ns (28.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.586    -0.595    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X58Y82         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/Q
                         net (fo=1, routed)           0.525     0.071    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.277 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     1.277    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.381ns (71.172%)  route 0.559ns (28.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.562    -0.619    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y84         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/Q
                         net (fo=1, routed)           0.559     0.104    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.321 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.321    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.369ns (66.887%)  route 0.678ns (33.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.555    -0.626    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/Q
                         net (fo=1, routed)           0.678     0.215    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.420 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.420    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.373ns (65.024%)  route 0.739ns (34.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/Q
                         net (fo=1, routed)           0.739     0.277    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     1.487 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     1.487    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.393ns (64.918%)  route 0.753ns (35.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/Q
                         net (fo=1, routed)           0.753     0.276    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.245     1.521 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     1.521    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.370ns (62.649%)  route 0.817ns (37.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.555    -0.626    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/Q
                         net (fo=1, routed)           0.817     0.354    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     1.560 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     1.560    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 4.023ns (59.903%)  route 2.693ns (40.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.546    -0.966    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/Q
                         net (fo=1, routed)           2.693     2.245    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     5.749 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     5.749    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.685ns  (logic 4.145ns (62.005%)  route 2.540ns (37.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.545    -0.967    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.478    -0.489 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/Q
                         net (fo=1, routed)           2.540     2.051    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.667     5.718 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     5.718    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.544ns  (logic 4.026ns (61.526%)  route 2.518ns (38.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.545    -0.967    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.518    -0.449 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/Q
                         net (fo=1, routed)           2.518     2.069    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     5.577 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     5.577    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.385ns  (logic 4.021ns (62.983%)  route 2.364ns (37.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.546    -0.966    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.448 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/Q
                         net (fo=1, routed)           2.364     1.916    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503     5.419 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     5.419    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.145ns  (logic 4.034ns (65.643%)  route 2.111ns (34.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.552    -0.960    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y84         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.518    -0.442 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/Q
                         net (fo=1, routed)           2.111     1.669    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516     5.185 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     5.185    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.961ns (65.254%)  route 2.109ns (34.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.616    -0.896    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X58Y82         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.440 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/Q
                         net (fo=1, routed)           2.109     1.669    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505     5.174 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     5.174    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.919ns  (logic 4.028ns (68.064%)  route 1.890ns (31.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.612    -0.900    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.382 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           1.890     1.508    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510     5.019 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     5.019    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.861ns  (logic 3.968ns (67.700%)  route 1.893ns (32.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.612    -0.900    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           1.893     1.449    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     4.961 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     4.961    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.661ns  (logic 3.965ns (70.043%)  route 1.696ns (29.957%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.612    -0.900    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           1.696     1.252    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         3.509     4.761 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     4.761    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_latch_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.351ns (79.432%)  route 0.350ns (20.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.583    -0.598    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/HUB75_driver_0/U0/o_latch_reg/Q
                         net (fo=1, routed)           0.350    -0.107    JXADC4_OBUF
    N2                   OBUF (Prop_obuf_I_O)         1.210     1.103 r  JXADC4_OBUF_inst/O
                         net (fo=0)                   0.000     1.103    JXADC4
    N2                                                                r  JXADC4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC8
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.354ns (75.892%)  route 0.430ns (24.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.583    -0.598    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X62Y78         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  design_1_i/HUB75_driver_0/U0/o_clk_reg/Q
                         net (fo=1, routed)           0.430    -0.027    JXADC8_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     1.186 r  JXADC8_OBUF_inst/O
                         net (fo=0)                   0.000     1.186    JXADC8
    M3                                                                r  JXADC8 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.375ns (76.390%)  route 0.425ns (23.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.583    -0.598    design_1_i/HUB75_driver_0/U0/i_clk
    SLICE_X60Y79         FDRE                                         r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/HUB75_driver_0/U0/o_out_enable_n_reg/Q
                         net (fo=2, routed)           0.425    -0.009    JXADC7_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211     1.202 r  JXADC7_OBUF_inst/O
                         net (fo=0)                   0.000     1.202    JXADC7
    K3                                                                r  JXADC7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.347ns (71.951%)  route 0.525ns (28.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.586    -0.595    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X58Y82         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/HUB75_bus_breakout_0/U0/o_a_reg/Q
                         net (fo=1, routed)           0.525     0.071    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     1.277 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     1.277    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.381ns (71.172%)  route 0.559ns (28.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.562    -0.619    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y84         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  design_1_i/HUB75_bus_breakout_0/U0/o_b_reg/Q
                         net (fo=1, routed)           0.559     0.104    JA2_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     1.321 r  JA2_OBUF_inst/O
                         net (fo=0)                   0.000     1.321    JA2
    L2                                                                r  JA2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JXADC1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.369ns (66.887%)  route 0.678ns (33.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.555    -0.626    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X50Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_1_reg/Q
                         net (fo=1, routed)           0.678     0.215    JXADC1_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.205     1.420 r  JXADC1_OBUF_inst/O
                         net (fo=0)                   0.000     1.420    JXADC1
    J3                                                                r  JXADC1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.373ns (65.024%)  route 0.739ns (34.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  design_1_i/HUB75_bus_breakout_0/U0/o_c_reg/Q
                         net (fo=1, routed)           0.739     0.277    JA3_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.209     1.487 r  JA3_OBUF_inst/O
                         net (fo=0)                   0.000     1.487    JA3
    J2                                                                r  JA3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.393ns (64.918%)  route 0.753ns (35.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.556    -0.625    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X56Y78         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  design_1_i/HUB75_bus_breakout_0/U0/o_d_reg/Q
                         net (fo=1, routed)           0.753     0.276    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.245     1.521 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     1.521    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            JA7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.370ns (62.649%)  route 0.817ns (37.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.555    -0.626    design_1_i/HUB75_bus_breakout_0/U0/i_clk
    SLICE_X52Y79         FDRE                                         r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  design_1_i/HUB75_bus_breakout_0/U0/o_r_0_reg/Q
                         net (fo=1, routed)           0.817     0.354    JA7_OBUF
    H1                   OBUF (Prop_obuf_I_O)         1.206     1.560 r  JA7_OBUF_inst/O
                         net (fo=0)                   0.000     1.560    JA7
    H1                                                                r  JA7 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.713ns (28.904%)  route 4.214ns (71.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     5.322    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     5.446 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     5.927    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.713ns (28.904%)  route 4.214ns (71.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     5.322    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     5.446 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     5.927    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 1.713ns (31.687%)  route 3.693ns (68.313%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.098     4.564    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.124     4.688 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.595     5.282    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     5.406 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.406    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.589ns (29.400%)  route 3.816ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.571     5.405    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.589ns (29.400%)  route 3.816ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.571     5.405    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.589ns (29.400%)  route 3.816ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.571     5.405    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.278ns (15.979%)  route 1.462ns (84.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.462     1.695    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.278ns (15.848%)  route 1.477ns (84.152%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.144     1.755    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.278ns (15.843%)  route 1.477ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.145     1.755    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.278ns (15.843%)  route 1.477ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.145     1.755    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.278ns (15.776%)  route 1.485ns (84.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.152     1.763    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.278ns (15.776%)  route 1.485ns (84.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.152     1.763    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.323ns (18.220%)  route 1.450ns (81.780%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.256     1.490    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.194     1.728    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.278ns (15.322%)  route 1.537ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.204     1.815    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.278ns (15.322%)  route 1.537ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.204     1.815    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.278ns (15.322%)  route 1.537ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.204     1.815    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.933ns  (logic 1.713ns (28.876%)  route 4.220ns (71.124%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.354     5.188    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124     5.312 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1/O
                         net (fo=4, routed)           0.621     5.933    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_1_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.713ns (28.904%)  route 4.214ns (71.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     5.322    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     5.446 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     5.927    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.713ns (28.904%)  route 4.214ns (71.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.488     5.322    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          LUT4 (Prop_lut4_I0_O)        0.124     5.446 r  design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=2, routed)           0.481     5.927    design_1_i/UART_RX_0/U0/r_Clk_Count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 1.713ns (31.687%)  route 3.693ns (68.313%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.098     4.564    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.124     4.688 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.595     5.282    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.124     5.406 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     5.406    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.499    -1.497    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.589ns (29.400%)  route 3.816ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.571     5.405    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.589ns (29.400%)  route 3.816ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.571     5.405    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.405ns  (logic 1.589ns (29.400%)  route 3.816ns (70.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           3.245     4.710    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124     4.834 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.571     5.405    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         1.500    -1.496    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.740ns  (logic 0.278ns (15.979%)  route 1.462ns (84.021%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.462     1.695    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.740    design_1_i/UART_RX_0/U0/r_SM_Main[1]_i_1_n_0
    SLICE_X4Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.278ns (15.848%)  route 1.477ns (84.152%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.144     1.755    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X6Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.278ns (15.843%)  route 1.477ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.145     1.755    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[1]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.278ns (15.843%)  route 1.477ns (84.157%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.145     1.755    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.278ns (15.776%)  route 1.485ns (84.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.152     1.763    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.763ns  (logic 0.278ns (15.776%)  route 1.485ns (84.224%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.152     1.763    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.834    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X5Y84          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[2]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.323ns (18.220%)  route 1.450ns (81.780%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.256     1.490    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X3Y83          LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.194     1.728    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_2_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.773    design_1_i/UART_RX_0/U0/r_SM_Main[0]_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.854    -0.836    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X4Y82          FDRE                                         r  design_1_i/UART_RX_0/U0/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.278ns (15.322%)  route 1.537ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.204     1.815    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.278ns (15.322%)  route 1.537ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.204     1.815    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 UART_RX
                            (input port)
  Destination:            design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.815ns  (logic 0.278ns (15.322%)  route 1.537ns (84.678%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  UART_RX (IN)
                         net (fo=0)                   0.000     0.000    UART_RX
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 f  UART_RX_IBUF_inst/O
                         net (fo=3, routed)           1.333     1.566    design_1_i/UART_RX_0/U0/i_RX_Serial
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.045     1.611 r  design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2/O
                         net (fo=12, routed)          0.204     1.815    design_1_i/UART_RX_0/U0/r_Clk_Count[9]_i_2_n_0
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=114, routed)         0.855    -0.835    design_1_i/UART_RX_0/U0/i_Clk
    SLICE_X7Y83          FDRE                                         r  design_1_i/UART_RX_0/U0/r_Clk_Count_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.346ns  (logic 1.581ns (21.521%)  route 5.765ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.098     7.346    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.346ns  (logic 1.581ns (21.521%)  route 5.765ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.098     7.346    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.665ns  (logic 0.270ns (10.132%)  route 2.395ns (89.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.320     2.665    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.852    -0.837    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.665ns  (logic 0.270ns (10.132%)  route 2.395ns (89.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.320     2.665    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.852    -0.837    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_1_clk_wiz_0_1

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[0]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[1]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[2]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.666ns  (logic 1.581ns (20.623%)  route 6.085ns (79.377%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.418     7.666    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.494    -1.502    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y73         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[3]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[5]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[6]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.525ns  (logic 1.581ns (21.009%)  route 5.944ns (78.991%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.277     7.525    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y74         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.346ns  (logic 1.581ns (21.521%)  route 5.765ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.098     7.346    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[10]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.346ns  (logic 1.581ns (21.521%)  route 5.765ns (78.479%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           4.667     6.124    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.248 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          1.098     7.346    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    -4.668 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.086    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         1.492    -1.504    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y75         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[21]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[22]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.602ns  (logic 0.270ns (10.379%)  route 2.332ns (89.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.256     2.602    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.851    -0.838    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y78         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[23]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[16]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[17]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[18]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.654ns  (logic 0.270ns (10.172%)  route 2.384ns (89.828%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.309     2.654    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.850    -0.839    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y77         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[19]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.665ns  (logic 0.270ns (10.132%)  route 2.395ns (89.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.320     2.665    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.852    -0.837    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[24]/C

Slack:                    inf
  Source:                 fpga_reset
                            (input port)
  Destination:            design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_1  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.665ns  (logic 0.270ns (10.132%)  route 2.395ns (89.868%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  fpga_reset (IN)
                         net (fo=0)                   0.000     0.000    fpga_reset
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fpga_reset_IBUF_inst/O
                         net (fo=3, routed)           2.075     2.300    design_1_i/Frame_Clock_Divider_0/U0/i_rst
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1/O
                         net (fo=32, routed)          0.320     2.665    design_1_i/Frame_Clock_Divider_0/U0/counter[0]_i_1_n_0
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    design_1_i/clk_wiz/inst/clk_out2_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=261, routed)         0.852    -0.837    design_1_i/Frame_Clock_Divider_0/U0/i_clk
    SLICE_X63Y79         FDRE                                         r  design_1_i/Frame_Clock_Divider_0/U0/counter_reg[25]/C





