{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526558416652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526558416652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 14:00:16 2018 " "Processing started: Thu May 17 14:00:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526558416652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526558416652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526558416652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526558417127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/quad_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/quad_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec " "Found entity 1: Quad_Dec" {  } { { "Quad_Dec/synthesis/Quad_Dec.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_irq_mapper " "Found entity 1: Quad_Dec_irq_mapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0 " "Found entity 1: Quad_Dec_mm_interconnect_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_002_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router_002 " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router_001 " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558417362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417362 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sysid " "Found entity 1: Quad_Dec_sysid" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sys_clk_timer " "Found entity 1: Quad_Dec_sys_clk_timer" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file quad_dec/synthesis/submodules/quad_dec_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_jtag_uart_sim_scfifo_w " "Found entity 1: Quad_Dec_jtag_uart_sim_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_jtag_uart_scfifo_w " "Found entity 2: Quad_Dec_jtag_uart_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_jtag_uart_sim_scfifo_r " "Found entity 3: Quad_Dec_jtag_uart_sim_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_jtag_uart_scfifo_r " "Found entity 4: Quad_Dec_jtag_uart_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_jtag_uart " "Found entity 5: Quad_Dec_jtag_uart" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558417409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_ic_data_module " "Found entity 1: Quad_Dec_cpu_ic_data_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_cpu_ic_tag_module " "Found entity 2: Quad_Dec_cpu_ic_tag_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_cpu_register_bank_a_module " "Found entity 3: Quad_Dec_cpu_register_bank_a_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_cpu_register_bank_b_module " "Found entity 4: Quad_Dec_cpu_register_bank_b_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_cpu_nios2_oci_debug " "Found entity 5: Quad_Dec_cpu_nios2_oci_debug" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "6 Quad_Dec_cpu_ociram_sp_ram_module " "Found entity 6: Quad_Dec_cpu_ociram_sp_ram_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "7 Quad_Dec_cpu_nios2_ocimem " "Found entity 7: Quad_Dec_cpu_nios2_ocimem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "8 Quad_Dec_cpu_nios2_avalon_reg " "Found entity 8: Quad_Dec_cpu_nios2_avalon_reg" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "9 Quad_Dec_cpu_nios2_oci_break " "Found entity 9: Quad_Dec_cpu_nios2_oci_break" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "10 Quad_Dec_cpu_nios2_oci_xbrk " "Found entity 10: Quad_Dec_cpu_nios2_oci_xbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "11 Quad_Dec_cpu_nios2_oci_dbrk " "Found entity 11: Quad_Dec_cpu_nios2_oci_dbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "12 Quad_Dec_cpu_nios2_oci_itrace " "Found entity 12: Quad_Dec_cpu_nios2_oci_itrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "13 Quad_Dec_cpu_nios2_oci_td_mode " "Found entity 13: Quad_Dec_cpu_nios2_oci_td_mode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "14 Quad_Dec_cpu_nios2_oci_dtrace " "Found entity 14: Quad_Dec_cpu_nios2_oci_dtrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "15 Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "16 Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "17 Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "18 Quad_Dec_cpu_nios2_oci_fifo " "Found entity 18: Quad_Dec_cpu_nios2_oci_fifo" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "19 Quad_Dec_cpu_nios2_oci_pib " "Found entity 19: Quad_Dec_cpu_nios2_oci_pib" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "20 Quad_Dec_cpu_nios2_oci_im " "Found entity 20: Quad_Dec_cpu_nios2_oci_im" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "21 Quad_Dec_cpu_nios2_performance_monitors " "Found entity 21: Quad_Dec_cpu_nios2_performance_monitors" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "22 Quad_Dec_cpu_nios2_oci " "Found entity 22: Quad_Dec_cpu_nios2_oci" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""} { "Info" "ISGN_ENTITY_NAME" "23 Quad_Dec_cpu " "Found entity 23: Quad_Dec_cpu" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_sysclk " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_sysclk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_tck " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_tck" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_wrapper " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_wrapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_oci_test_bench " "Found entity 1: Quad_Dec_cpu_oci_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_test_bench " "Found entity 1: Quad_Dec_cpu_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_onchip_mem " "Found entity 1: Quad_Dec_onchip_mem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_dec/synthesis/submodules/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418556 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quadraturedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quadraturedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418556 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/quadraturedecoder/quadraturedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/quadraturedecoder/quadraturedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/quadraturedecoder/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/quadraturedecoder/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator_entity-behavior " "Found design unit 1: esl_demonstrator_entity-behavior" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator_entity " "Found entity 1: esl_demonstrator_entity" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esl_as4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esl_as4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esl_as4 " "Found entity 1: esl_as4" {  } { { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavior " "Found design unit 1: PWM-behavior" {  } { { "PWM.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/PWM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchpwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_pwm-tb " "Found design unit 1: testbench_pwm-tb" {  } { { "testbenchpwm.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/testbenchpwm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418587 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_pwm " "Found entity 1: testbench_pwm" {  } { { "testbenchpwm.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/testbenchpwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558418587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558418587 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1798) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558418603 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1800) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558418603 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1956) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558418603 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(2780) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558418618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esl_demonstrator " "Elaborating entity \"esl_demonstrator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526558418681 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(27) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(27): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526558418681 "|esl_demonstrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:encoder\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "encoder" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526558418712 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_0_IN_old QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"GPIO_0_IN_old\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(29) " "VHDL Process Statement warning at QuadratureDecoder.vhd(29): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(30) " "VHDL Process Statement warning at QuadratureDecoder.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter QuadratureDecoder.vhd(24) " "VHDL Process Statement warning at QuadratureDecoder.vhd(24): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[0\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[1\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[2\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[3\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[4\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[5\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[6\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[7\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[8\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[9\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[10\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[11\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[12\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[13\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[14\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[15\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[16\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[17\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[18\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[19\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[20\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[21\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[22\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[23\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[24\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[25\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[26\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[27\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[28\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[29\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418712 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[30\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418728 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[31\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558418728 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1526558419182 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1526558419182 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1526558419182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[0\] GND " "Pin \"slave_readdata\[0\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[1\] GND " "Pin \"slave_readdata\[1\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[2\] GND " "Pin \"slave_readdata\[2\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[3\] GND " "Pin \"slave_readdata\[3\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[4\] GND " "Pin \"slave_readdata\[4\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[5\] GND " "Pin \"slave_readdata\[5\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[6\] GND " "Pin \"slave_readdata\[6\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[7\] GND " "Pin \"slave_readdata\[7\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[8\] GND " "Pin \"slave_readdata\[8\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[9\] GND " "Pin \"slave_readdata\[9\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[10\] GND " "Pin \"slave_readdata\[10\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[11\] GND " "Pin \"slave_readdata\[11\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[12\] GND " "Pin \"slave_readdata\[12\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[13\] GND " "Pin \"slave_readdata\[13\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[14\] GND " "Pin \"slave_readdata\[14\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[15\] GND " "Pin \"slave_readdata\[15\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[16\] GND " "Pin \"slave_readdata\[16\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[17\] GND " "Pin \"slave_readdata\[17\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[18\] GND " "Pin \"slave_readdata\[18\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[19\] GND " "Pin \"slave_readdata\[19\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[20\] GND " "Pin \"slave_readdata\[20\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[21\] GND " "Pin \"slave_readdata\[21\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[22\] GND " "Pin \"slave_readdata\[22\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[23\] GND " "Pin \"slave_readdata\[23\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[24\] GND " "Pin \"slave_readdata\[24\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[25\] GND " "Pin \"slave_readdata\[25\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[26\] GND " "Pin \"slave_readdata\[26\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[27\] GND " "Pin \"slave_readdata\[27\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[28\] GND " "Pin \"slave_readdata\[28\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[29\] GND " "Pin \"slave_readdata\[29\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[30\] GND " "Pin \"slave_readdata\[30\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "slave_readdata\[31\] GND " "Pin \"slave_readdata\[31\]\" is stuck at GND" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1526558419323 "|esl_demonstrator|slave_readdata[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1526558419323 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec " "Ignored assignments for entity \"Quad_Dec\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME Quad_Dec HAS_SOPCINFO 1 GENERATION_ID 1525701563\" -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME Quad_Dec HAS_SOPCINFO 1 GENERATION_ID 1525701563\" -entity Quad_Dec -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419339 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_cpu " "Ignored assignments for entity \"Quad_Dec_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity Quad_Dec_cpu -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity Quad_Dec_cpu -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_cpu -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_cpu -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_cpu -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_cpu -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419339 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419339 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_irq_mapper " "Ignored assignments for entity \"Quad_Dec_irq_mapper\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity Quad_Dec_irq_mapper -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity Quad_Dec_irq_mapper -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_irq_mapper -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_irq_mapper -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_irq_mapper -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_irq_mapper -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_jtag_uart " "Ignored assignments for entity \"Quad_Dec_jtag_uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity Quad_Dec_jtag_uart -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity Quad_Dec_jtag_uart -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_jtag_uart -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_jtag_uart -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_jtag_uart -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_jtag_uart -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_interconnect_wrapper -entity Quad_Dec_mm_interconnect_0 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_interconnect_wrapper -entity Quad_Dec_mm_interconnect_0 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_addr_router " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_addr_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_addr_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_addr_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_addr_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_addr_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_addr_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_addr_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_addr_router_001 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_addr_router_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_addr_router_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_addr_router_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_addr_router_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_addr_router_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_addr_router_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_addr_router_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_id_router " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_id_router\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_id_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_id_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_id_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_id_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_id_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_id_router -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_id_router_002 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_id_router_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_id_router_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity Quad_Dec_mm_interconnect_0_id_router_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_id_router_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_id_router_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_id_router_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_id_router_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 " "Ignored assignments for entity \"Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_onchip_mem " "Ignored assignments for entity \"Quad_Dec_onchip_mem\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity Quad_Dec_onchip_mem -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity Quad_Dec_onchip_mem -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_onchip_mem -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_onchip_mem -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_onchip_mem -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_onchip_mem -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_sys_clk_timer " "Ignored assignments for entity \"Quad_Dec_sys_clk_timer\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity Quad_Dec_sys_clk_timer -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_timer -entity Quad_Dec_sys_clk_timer -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_sys_clk_timer -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_sys_clk_timer -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_sys_clk_timer -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_sys_clk_timer -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Quad_Dec_sysid " "Ignored assignments for entity \"Quad_Dec_sysid\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity Quad_Dec_sysid -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity Quad_Dec_sysid -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_sysid -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity Quad_Dec_sysid -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_sysid -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity Quad_Dec_sysid -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo " "Ignored assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_avalon_sc_fifo -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_avalon_sc_fifo -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent " "Ignored assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator " "Ignored assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_master_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent " "Ignored assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator " "Ignored assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_slave_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_traffic_limiter " "Ignored assignments for entity \"altera_merlin_traffic_limiter\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_traffic_limiter -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_merlin_traffic_limiter -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller " "Ignored assignments for entity \"altera_reset_controller\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_reset_controller -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_reset_controller -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip Quad_Dec/synthesis/Quad_Dec.qip -library Quad_Dec was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1526558419354 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1526558419354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg " "Generated suppressed messages file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526558419432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526558419635 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419635 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "50 " "Design contains 50 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[0\] " "No output dependent on input pin \"slave_address\[0\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[1\] " "No output dependent on input pin \"slave_address\[1\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[2\] " "No output dependent on input pin \"slave_address\[2\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[3\] " "No output dependent on input pin \"slave_address\[3\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[4\] " "No output dependent on input pin \"slave_address\[4\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[5\] " "No output dependent on input pin \"slave_address\[5\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[6\] " "No output dependent on input pin \"slave_address\[6\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_address\[7\] " "No output dependent on input pin \"slave_address\[7\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_write " "No output dependent on input pin \"slave_write\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[0\] " "No output dependent on input pin \"slave_writedata\[0\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[1\] " "No output dependent on input pin \"slave_writedata\[1\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[2\] " "No output dependent on input pin \"slave_writedata\[2\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[3\] " "No output dependent on input pin \"slave_writedata\[3\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[4\] " "No output dependent on input pin \"slave_writedata\[4\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[5\] " "No output dependent on input pin \"slave_writedata\[5\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[6\] " "No output dependent on input pin \"slave_writedata\[6\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[7\] " "No output dependent on input pin \"slave_writedata\[7\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[8\] " "No output dependent on input pin \"slave_writedata\[8\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[9\] " "No output dependent on input pin \"slave_writedata\[9\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[10\] " "No output dependent on input pin \"slave_writedata\[10\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[11\] " "No output dependent on input pin \"slave_writedata\[11\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[12\] " "No output dependent on input pin \"slave_writedata\[12\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[13\] " "No output dependent on input pin \"slave_writedata\[13\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[14\] " "No output dependent on input pin \"slave_writedata\[14\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[15\] " "No output dependent on input pin \"slave_writedata\[15\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[16\] " "No output dependent on input pin \"slave_writedata\[16\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[17\] " "No output dependent on input pin \"slave_writedata\[17\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[18\] " "No output dependent on input pin \"slave_writedata\[18\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[19\] " "No output dependent on input pin \"slave_writedata\[19\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[20\] " "No output dependent on input pin \"slave_writedata\[20\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[21\] " "No output dependent on input pin \"slave_writedata\[21\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[22\] " "No output dependent on input pin \"slave_writedata\[22\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[23\] " "No output dependent on input pin \"slave_writedata\[23\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[24\] " "No output dependent on input pin \"slave_writedata\[24\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[25\] " "No output dependent on input pin \"slave_writedata\[25\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[26\] " "No output dependent on input pin \"slave_writedata\[26\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[27\] " "No output dependent on input pin \"slave_writedata\[27\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[28\] " "No output dependent on input pin \"slave_writedata\[28\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[29\] " "No output dependent on input pin \"slave_writedata\[29\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[30\] " "No output dependent on input pin \"slave_writedata\[30\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_writedata\[31\] " "No output dependent on input pin \"slave_writedata\[31\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_byteenable\[0\] " "No output dependent on input pin \"slave_byteenable\[0\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_byteenable[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_byteenable\[1\] " "No output dependent on input pin \"slave_byteenable\[1\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_byteenable[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_byteenable\[2\] " "No output dependent on input pin \"slave_byteenable\[2\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_byteenable[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_byteenable\[3\] " "No output dependent on input pin \"slave_byteenable\[3\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_byteenable[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[0\] " "No output dependent on input pin \"inputs\[0\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|inputs[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputs\[1\] " "No output dependent on input pin \"inputs\[1\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|inputs[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "slave_read " "No output dependent on input pin \"slave_read\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558419760 "|esl_demonstrator|slave_read"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1526558419760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526558419760 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526558419760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526558419760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 206 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526558419853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 14:00:19 2018 " "Processing ended: Thu May 17 14:00:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526558419853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526558419853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526558419853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526558419853 ""}
