Analysis & Synthesis report for de0
Thu Apr 10 08:31:19 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |de0|dac_cnt
 11. State Machine - |de0|sd:SD|r1
 12. State Machine - |de0|sd:SD|r2
 13. State Machine - |de0|sd:SD|t
 14. State Machine - |de0|core:CORE|next
 15. State Machine - |de0|core:CORE|mi
 16. State Machine - |de0|core:CORE|m
 17. State Machine - |de0|core:CORE|r
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated
 24. Source assignments for mem_font:M1|altsyncram:altsyncram_component|altsyncram_dur2:auto_generated
 25. Source assignments for mem_video:M2|altsyncram:altsyncram_component|altsyncram_g1s2:auto_generated
 26. Source assignments for mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated
 27. Source assignments for mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated
 28. Parameter Settings for User Entity Instance: pll:u0|altera_pll:altera_pll_i
 29. Parameter Settings for User Entity Instance: video:VD
 30. Parameter Settings for User Entity Instance: mem_common:M0|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: mem_font:M1|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: mem_video:M2|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: mem_hires:M3|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: mem_dac:M4|altsyncram:altsyncram_component
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "sd:SD"
 37. Port Connectivity Checks: "mem_dac:M4"
 38. Port Connectivity Checks: "mem_hires:M3"
 39. Port Connectivity Checks: "mem_video:M2"
 40. Port Connectivity Checks: "mem_font:M1"
 41. Port Connectivity Checks: "mem_common:M0"
 42. Port Connectivity Checks: "video:VD"
 43. Port Connectivity Checks: "core:CORE"
 44. Port Connectivity Checks: "pll:u0|altera_pll:altera_pll_i"
 45. Port Connectivity Checks: "pll:u0"
 46. Port Connectivity Checks: "seg7:H5"
 47. Port Connectivity Checks: "seg7:H4"
 48. Port Connectivity Checks: "seg7:H3"
 49. Port Connectivity Checks: "seg7:H2"
 50. Port Connectivity Checks: "seg7:H1"
 51. Port Connectivity Checks: "seg7:H0"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Apr 10 08:31:19 2025       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; de0                                         ;
; Top-level Entity Name           ; de0                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 824                                         ;
; Total pins                      ; 206                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,165,760                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; de0                ; de0                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processor 15           ;   0.0%      ;
;     Processor 16           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+
; de0.v                            ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/de0.v                                        ;         ;
; ../core.v                        ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/core.v                                           ;         ;
; seg7.v                           ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/seg7.v                                       ;         ;
; pll.v                            ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/pll.v                                        ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; video.v                          ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/video.v                                      ;         ;
; mem_common.v                     ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/mem_common.v                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/aglobal171.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/fox/app/quartus17/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2bs2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf                       ;         ;
; mem_common.mif                   ; yes             ; Auto-Found Memory Initialization File  ; /home/fox/dev/03_x86/00_i386/de0/mem_common.mif                               ;         ;
; db/decode_tma.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/decode_tma.tdf                            ;         ;
; db/decode_m2a.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/decode_m2a.tdf                            ;         ;
; db/mux_dhb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/mux_dhb.tdf                               ;         ;
; mem_font.v                       ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/mem_font.v                                   ;         ;
; db/altsyncram_dur2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_dur2.tdf                       ;         ;
; mif_font.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /home/fox/dev/03_x86/00_i386/de0/mif_font.mif                                 ;         ;
; mem_video.v                      ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/mem_video.v                                  ;         ;
; db/altsyncram_g1s2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_g1s2.tdf                       ;         ;
; mem_video.mif                    ; yes             ; Auto-Found Memory Initialization File  ; /home/fox/dev/03_x86/00_i386/de0/mem_video.mif                                ;         ;
; mem_hires.v                      ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/mem_hires.v                                  ;         ;
; db/altsyncram_k7s2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_k7s2.tdf                       ;         ;
; mem_hires.mif                    ; yes             ; Auto-Found Memory Initialization File  ; /home/fox/dev/03_x86/00_i386/de0/mem_hires.mif                                ;         ;
; mem_dac.v                        ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/mem_dac.v                                    ;         ;
; db/altsyncram_qmr2.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf                       ;         ;
; mif_dac.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/fox/dev/03_x86/00_i386/de0/mif_dac.mif                                  ;         ;
; sd.v                             ; yes             ; Auto-Found Verilog HDL File            ; /home/fox/dev/03_x86/00_i386/de0/sd.v                                         ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                 ;
+---------------------------------------------+-----------------------------------------------+
; Resource                                    ; Usage                                         ;
+---------------------------------------------+-----------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3373                                          ;
;                                             ;                                               ;
; Combinational ALUT usage for logic          ; 5123                                          ;
;     -- 7 input functions                    ; 159                                           ;
;     -- 6 input functions                    ; 1380                                          ;
;     -- 5 input functions                    ; 1174                                          ;
;     -- 4 input functions                    ; 787                                           ;
;     -- <=3 input functions                  ; 1623                                          ;
;                                             ;                                               ;
; Dedicated logic registers                   ; 824                                           ;
;                                             ;                                               ;
; I/O pins                                    ; 206                                           ;
; Total MLAB memory bits                      ; 0                                             ;
; Total block memory bits                     ; 2165760                                       ;
;                                             ;                                               ;
; Total DSP Blocks                            ; 3                                             ;
;                                             ;                                               ;
; Total PLLs                                  ; 2                                             ;
;     -- PLLs                                 ; 2                                             ;
;                                             ;                                               ;
; Maximum fan-out node                        ; pll:u0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 920                                           ;
; Total fan-out                               ; 32958                                         ;
; Average fan-out                             ; 4.89                                          ;
+---------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |de0                                      ; 5123 (217)          ; 824 (96)                  ; 2165760           ; 3          ; 206  ; 0            ; |de0                                                                                                       ; de0             ; work         ;
;    |core:CORE|                            ; 4445 (4445)         ; 502 (502)                 ; 0                 ; 3          ; 0    ; 0            ; |de0|core:CORE                                                                                             ; core            ; work         ;
;    |mem_common:M0|                        ; 34 (0)              ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de0|mem_common:M0                                                                                         ; mem_common      ; work         ;
;       |altsyncram:altsyncram_component|   ; 34 (0)              ; 4 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de0|mem_common:M0|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;          |altsyncram_2bs2:auto_generated| ; 34 (0)              ; 4 (4)                     ; 1048576           ; 0          ; 0    ; 0            ; |de0|mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated                          ; altsyncram_2bs2 ; work         ;
;             |decode_m2a:rden_decode_a|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated|decode_m2a:rden_decode_a ; decode_m2a      ; work         ;
;             |decode_tma:decode2|          ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated|decode_tma:decode2       ; decode_tma      ; work         ;
;    |mem_dac:M4|                           ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |de0|mem_dac:M4                                                                                            ; mem_dac         ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |de0|mem_dac:M4|altsyncram:altsyncram_component                                                            ; altsyncram      ; work         ;
;          |altsyncram_qmr2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |de0|mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated                             ; altsyncram_qmr2 ; work         ;
;    |mem_font:M1|                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de0|mem_font:M1                                                                                           ; mem_font        ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de0|mem_font:M1|altsyncram:altsyncram_component                                                           ; altsyncram      ; work         ;
;          |altsyncram_dur2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de0|mem_font:M1|altsyncram:altsyncram_component|altsyncram_dur2:auto_generated                            ; altsyncram_dur2 ; work         ;
;    |mem_hires:M3|                         ; 60 (0)              ; 8 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de0|mem_hires:M3                                                                                          ; mem_hires       ; work         ;
;       |altsyncram:altsyncram_component|   ; 60 (0)              ; 8 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |de0|mem_hires:M3|altsyncram:altsyncram_component                                                          ; altsyncram      ; work         ;
;          |altsyncram_k7s2:auto_generated| ; 60 (0)              ; 8 (8)                     ; 1048576           ; 0          ; 0    ; 0            ; |de0|mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated                           ; altsyncram_k7s2 ; work         ;
;             |decode_m2a:rden_decode_a|    ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated|decode_m2a:rden_decode_a  ; decode_m2a      ; work         ;
;             |decode_tma:decode3|          ; 24 (24)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated|decode_tma:decode3        ; decode_tma      ; work         ;
;             |mux_dhb:mux4|                ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated|mux_dhb:mux4              ; mux_dhb         ; work         ;
;    |mem_video:M2|                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de0|mem_video:M2                                                                                          ; mem_video       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de0|mem_video:M2|altsyncram:altsyncram_component                                                          ; altsyncram      ; work         ;
;          |altsyncram_g1s2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |de0|mem_video:M2|altsyncram:altsyncram_component|altsyncram_g1s2:auto_generated                           ; altsyncram_g1s2 ; work         ;
;    |pll:u0|                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|pll:u0                                                                                                ; pll             ; work         ;
;       |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |de0|pll:u0|altera_pll:altera_pll_i                                                                        ; altera_pll      ; work         ;
;    |sd:SD|                                ; 140 (140)           ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |de0|sd:SD                                                                                                 ; sd              ; work         ;
;    |video:VD|                             ; 227 (227)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |de0|video:VD                                                                                              ; video           ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                    ; Type       ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+-----------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+----------------+
; mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated|ALTSYNCRAM ; M10K block ; True Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; mem_common.mif ;
; mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|ALTSYNCRAM    ; M10K block ; True Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096    ; mif_dac.mif    ;
; mem_font:M1|altsyncram:altsyncram_component|altsyncram_dur2:auto_generated|ALTSYNCRAM   ; M10K block ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; mif_font.mif   ;
; mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated|ALTSYNCRAM  ; M10K block ; True Dual Port ; 131072       ; 8            ; 131072       ; 8            ; 1048576 ; mem_hires.mif  ;
; mem_video:M2|altsyncram:altsyncram_component|altsyncram_g1s2:auto_generated|ALTSYNCRAM  ; M10K block ; True Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768   ; mem_video.mif  ;
+-----------------------------------------------------------------------------------------+------------+----------------+--------------+--------------+--------------+--------------+---------+----------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------+
; State Machine - |de0|dac_cnt                      ;
+------------+------------+------------+------------+
; Name       ; dac_cnt.00 ; dac_cnt.10 ; dac_cnt.01 ;
+------------+------------+------------+------------+
; dac_cnt.00 ; 0          ; 0          ; 0          ;
; dac_cnt.01 ; 1          ; 0          ; 1          ;
; dac_cnt.10 ; 1          ; 1          ; 0          ;
+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------+
; State Machine - |de0|sd:SD|r1 ;
+---------+---------------------+
; Name    ; r1.READ             ;
+---------+---------------------+
; r1.INIT ; 0                   ;
; r1.READ ; 1                   ;
+---------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------+
; State Machine - |de0|sd:SD|r2               ;
+------------+------------+---------+---------+
; Name       ; r2.COMMAND ; r2.READ ; r2.INIT ;
+------------+------------+---------+---------+
; r2.INIT    ; 0          ; 0       ; 0       ;
; r2.COMMAND ; 1          ; 0       ; 1       ;
; r2.READ    ; 0          ; 1       ; 1       ;
+------------+------------+---------+---------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |de0|sd:SD|t                                                    ;
+-----------+---------+--------+---------+-----------+--------+---------+---------+
; Name      ; t.WRITE ; t.READ ; t.FETCH ; t.COMMAND ; t.INIT ; t.ENSPI ; t.00000 ;
+-----------+---------+--------+---------+-----------+--------+---------+---------+
; t.00000   ; 0       ; 0      ; 0       ; 0         ; 0      ; 0       ; 0       ;
; t.ENSPI   ; 0       ; 0      ; 0       ; 0         ; 0      ; 1       ; 1       ;
; t.INIT    ; 0       ; 0      ; 0       ; 0         ; 1      ; 0       ; 1       ;
; t.COMMAND ; 0       ; 0      ; 0       ; 1         ; 0      ; 0       ; 1       ;
; t.FETCH   ; 0       ; 0      ; 1       ; 0         ; 0      ; 0       ; 1       ;
; t.READ    ; 0       ; 1      ; 0       ; 0         ; 0      ; 0       ; 1       ;
; t.WRITE   ; 1       ; 0      ; 0       ; 0         ; 0      ; 0       ; 1       ;
+-----------+---------+--------+---------+-----------+--------+---------+---------+


Encoding Type:  One-Hot
+--------------------------------------------------------+
; State Machine - |de0|core:CORE|next                    ;
+----------------+------------+---------+----------------+
; Name           ; next.INSTR ; next.WB ; next.INTERRUPT ;
+----------------+------------+---------+----------------+
; next.INSTR     ; 0          ; 0       ; 0              ;
; next.WB        ; 1          ; 1       ; 0              ;
; next.INTERRUPT ; 1          ; 0       ; 1              ;
+----------------+------------+---------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |de0|core:CORE|mi                                              ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; Name   ; mi.111 ; mi.110 ; mi.101 ; mi.100 ; mi.011 ; mi.010 ; mi.001 ; mi.000 ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+
; mi.000 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ;
; mi.001 ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 1      ;
; mi.010 ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 1      ;
; mi.011 ; 0      ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 1      ;
; mi.100 ; 0      ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 1      ;
; mi.101 ; 0      ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; mi.110 ; 0      ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
; mi.111 ; 1      ; 0      ; 0      ; 0      ; 0      ; 0      ; 0      ; 1      ;
+--------+--------+--------+--------+--------+--------+--------+--------+--------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |de0|core:CORE|m                                           ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; m.000101 ; m.000100 ; m.000011 ; m.000010 ; m.000001 ; m.000000 ;
+----------+----------+----------+----------+----------+----------+----------+
; m.000000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; m.000001 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; m.000010 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; m.000011 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; m.000100 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; m.000101 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |de0|core:CORE|r                                                        ;
+-------------+-------+---------+-------------+-------+--------+------+---------+---------+
; Name        ; r.DIV ; r.UNDEF ; r.INTERRUPT ; r.POP ; r.PUSH ; r.WB ; r.MODRM ; r.INSTR ;
+-------------+-------+---------+-------------+-------+--------+------+---------+---------+
; r.INSTR     ; 0     ; 0       ; 0           ; 0     ; 0      ; 0    ; 0       ; 0       ;
; r.MODRM     ; 0     ; 0       ; 0           ; 0     ; 0      ; 0    ; 1       ; 1       ;
; r.WB        ; 0     ; 0       ; 0           ; 0     ; 0      ; 1    ; 0       ; 1       ;
; r.PUSH      ; 0     ; 0       ; 0           ; 0     ; 1      ; 0    ; 0       ; 1       ;
; r.POP       ; 0     ; 0       ; 0           ; 1     ; 0      ; 0    ; 0       ; 1       ;
; r.INTERRUPT ; 0     ; 0       ; 1           ; 0     ; 0      ; 0    ; 0       ; 1       ;
; r.UNDEF     ; 0     ; 1       ; 0           ; 0     ; 0      ; 0    ; 0       ; 1       ;
; r.DIV       ; 1     ; 0       ; 0           ; 0     ; 0      ; 0    ; 0       ; 1       ;
+-------------+-------+---------+-------------+-------+--------+------+---------+---------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; sd:SD|timeout[0..17]                    ; Lost fanout                            ;
; seg7:H5|k[0..13]                        ; Lost fanout                            ;
; seg7:H4|k[0..13]                        ; Lost fanout                            ;
; seg7:H3|k[0..13]                        ; Lost fanout                            ;
; seg7:H2|k[0..13]                        ; Lost fanout                            ;
; seg7:H1|k[0..13]                        ; Lost fanout                            ;
; seg7:H0|k[0..13]                        ; Lost fanout                            ;
; vga_retrace                             ; Stuck at GND due to stuck port data_in ;
; kbd_hit                                 ; Stuck at GND due to stuck port data_in ;
; vect8[1,2]                              ; Stuck at GND due to stuck port data_in ;
; kbd_dat[0..5,7]                         ; Merged with kbd_dat[6]                 ;
; sd:SD|arg[25,27,29,31]                  ; Merged with sd:SD|arg[0]               ;
; sd:SD|arg[19,21,23,24]                  ; Merged with sd:SD|arg[17]              ;
; sd:SD|arg[2,4,12,18,20,26,28]           ; Merged with sd:SD|arg[10]              ;
; sd:SD|arg[9,13,15,16]                   ; Merged with sd:SD|arg[11]              ;
; irq_in[1,2,4..7]                        ; Merged with irq_in[0]                  ;
; port_i[6,7]                             ; Merged with port_i[3]                  ;
; core:CORE|divb[18..31]                  ; Merged with core:CORE|divb[17]         ;
; sd:SD|arg[3,5,7,8]                      ; Merged with sd:SD|arg[1]               ;
; kbd_dat[6]                              ; Stuck at GND due to stuck port data_in ;
; irq_in[0]                               ; Stuck at GND due to stuck port data_in ;
; irq_in[3]                               ; Stuck at VCC due to stuck port data_in ;
; core:CORE|over                          ; Stuck at GND due to stuck port data_in ;
; port_i[2,3]                             ; Stuck at GND due to stuck port data_in ;
; sd:SD|r1~3                              ; Lost fanout                            ;
; sd:SD|r1~4                              ; Lost fanout                            ;
; sd:SD|r1~5                              ; Lost fanout                            ;
; sd:SD|r1~6                              ; Lost fanout                            ;
; sd:SD|r2~4                              ; Lost fanout                            ;
; sd:SD|r2~5                              ; Lost fanout                            ;
; sd:SD|r2~6                              ; Lost fanout                            ;
; sd:SD|t~18                              ; Lost fanout                            ;
; sd:SD|t~19                              ; Lost fanout                            ;
; sd:SD|t~20                              ; Lost fanout                            ;
; sd:SD|t~21                              ; Lost fanout                            ;
; sd:SD|t~22                              ; Lost fanout                            ;
; core:CORE|next~7                        ; Lost fanout                            ;
; core:CORE|mi~2                          ; Lost fanout                            ;
; core:CORE|mi~3                          ; Lost fanout                            ;
; core:CORE|mi~4                          ; Lost fanout                            ;
; core:CORE|m~2                           ; Lost fanout                            ;
; core:CORE|m~3                           ; Lost fanout                            ;
; core:CORE|m~4                           ; Lost fanout                            ;
; core:CORE|m~5                           ; Lost fanout                            ;
; core:CORE|m~6                           ; Lost fanout                            ;
; core:CORE|m~7                           ; Lost fanout                            ;
; core:CORE|r~8                           ; Lost fanout                            ;
; core:CORE|r~9                           ; Lost fanout                            ;
; core:CORE|r~10                          ; Lost fanout                            ;
; sd:SD|t.WRITE                           ; Merged with sd:SD|t.ENSPI              ;
; sd:SD|t.ENSPI                           ; Stuck at GND due to stuck port data_in ;
; sd:SD|t.00000                           ; Stuck at GND due to stuck port data_in ;
; sd:SD|c0[4..7]                          ; Stuck at GND due to stuck port data_in ;
; sd:SD|dw[0..2,4,6,7]                    ; Stuck at VCC due to stuck port data_in ;
; sd:SD|c1[5..7]                          ; Stuck at GND due to stuck port data_in ;
; sd:SD|arg[10,30]                        ; Lost fanout                            ;
; sd:SD|r1.READ                           ; Lost fanout                            ;
; sd:SD|arg[6,14,22]                      ; Lost fanout                            ;
; Total Number of Removed Registers = 211 ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                            ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                     ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------+
; sd:SD|t.ENSPI ; Stuck at GND              ; sd:SD|c0[4], sd:SD|dw[0], sd:SD|dw[1], sd:SD|dw[2], sd:SD|dw[4], sd:SD|dw[7], sd:SD|c1[5], ;
;               ; due to stuck port data_in ; sd:SD|c1[7], sd:SD|arg[10], sd:SD|arg[22], sd:SD|arg[14], sd:SD|arg[6]                     ;
; vect8[1]      ; Stuck at GND              ; irq_in[0], irq_in[3]                                                                       ;
;               ; due to stuck port data_in ;                                                                                            ;
; vga_retrace   ; Stuck at GND              ; port_i[2]                                                                                  ;
;               ; due to stuck port data_in ;                                                                                            ;
; kbd_dat[6]    ; Stuck at GND              ; port_i[3]                                                                                  ;
;               ; due to stuck port data_in ;                                                                                            ;
; sd:SD|r1~3    ; Lost Fanouts              ; sd:SD|r1.READ                                                                              ;
; sd:SD|t.00000 ; Stuck at GND              ; sd:SD|c0[7]                                                                                ;
;               ; due to stuck port data_in ;                                                                                            ;
; sd:SD|c0[6]   ; Stuck at GND              ; sd:SD|dw[6]                                                                                ;
;               ; due to stuck port data_in ;                                                                                            ;
+---------------+---------------------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 824   ;
; Number of registers using Synchronous Clear  ; 222   ;
; Number of registers using Synchronous Load   ; 188   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 718   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; core:CORE|ax[8]                         ; 28      ;
; core:CORE|dx[6]                         ; 6       ;
; core:CORE|dx[15]                        ; 9       ;
; core:CORE|dx[11]                        ; 9       ;
; core:CORE|dx[12]                        ; 9       ;
; core:CORE|dx[13]                        ; 9       ;
; core:CORE|dx[10]                        ; 9       ;
; core:CORE|dx[1]                         ; 6       ;
; core:CORE|dx[5]                         ; 6       ;
; core:CORE|dx[7]                         ; 6       ;
; core:CORE|dx[9]                         ; 9       ;
; core:CORE|dx[2]                         ; 6       ;
; core:CORE|dx[3]                         ; 6       ;
; core:CORE|dx[0]                         ; 6       ;
; core:CORE|ax[3]                         ; 23      ;
; core:CORE|ax[5]                         ; 24      ;
; core:CORE|ax[9]                         ; 28      ;
; core:CORE|ax[1]                         ; 26      ;
; core:CORE|si[0]                         ; 10      ;
; core:CORE|cx[2]                         ; 12      ;
; core:CORE|bx[11]                        ; 9       ;
; core:CORE|si[11]                        ; 8       ;
; core:CORE|bx[3]                         ; 6       ;
; core:CORE|si[3]                         ; 9       ;
; core:CORE|bx[12]                        ; 9       ;
; core:CORE|si[12]                        ; 8       ;
; core:CORE|bx[4]                         ; 6       ;
; core:CORE|bx[13]                        ; 9       ;
; core:CORE|bx[5]                         ; 6       ;
; core:CORE|si[5]                         ; 9       ;
; core:CORE|si[14]                        ; 8       ;
; core:CORE|bx[15]                        ; 9       ;
; core:CORE|si[15]                        ; 11      ;
; core:CORE|bx[7]                         ; 6       ;
; core:CORE|si[7]                         ; 9       ;
; core:CORE|bx[9]                         ; 9       ;
; core:CORE|si[9]                         ; 8       ;
; core:CORE|bx[1]                         ; 7       ;
; core:CORE|si[10]                        ; 8       ;
; core:CORE|si[2]                         ; 9       ;
; core:CORE|es[8]                         ; 3       ;
; core:CORE|es[9]                         ; 3       ;
; core:CORE|es[11]                        ; 3       ;
; core:CORE|es[7]                         ; 4       ;
; Total number of inverted registers = 44 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |de0|core:CORE|divb[1]                                                                                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |de0|video:VD|g[3]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de0|videomode[1]                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |de0|cursor_start[3]                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0|cursor_end[0]                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |de0|cursor[10]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de0|cursor[4]                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |de0|core:CORE|divb[16]                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |de0|core:CORE|divb[13]                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de0|core:CORE|port_o[2]                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |de0|dac_ax[4]                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |de0|core:CORE|divb[8]                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |de0|core:CORE|rep[1]                                                                                              ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |de0|core:CORE|diva[10]                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |de0|core:CORE|bx[6]                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |de0|core:CORE|bp[11]                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |de0|core:CORE|bp[4]                                                                                               ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |de0|core:CORE|divr[6]                                                                                             ;
; 257:1              ; 12 bits   ; 2052 LEs      ; 12 LEs               ; 2040 LEs               ; Yes        ; |de0|sd:SD|c5[7]                                                                                                   ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |de0|core:CORE|bx[14]                                                                                              ;
; 257:1              ; 16 bits   ; 2736 LEs      ; 16 LEs               ; 2720 LEs               ; Yes        ; |de0|video:VD|hires_a[15]                                                                                          ;
; 257:1              ; 12 bits   ; 2052 LEs      ; 0 LEs                ; 2052 LEs               ; Yes        ; |de0|video:VD|fore[10]                                                                                             ;
; 130:1              ; 16 bits   ; 1376 LEs      ; 0 LEs                ; 1376 LEs               ; Yes        ; |de0|core:CORE|ss[10]                                                                                              ;
; 257:1              ; 4 bits    ; 684 LEs       ; 8 LEs                ; 676 LEs                ; Yes        ; |de0|video:VD|dac_a[4]                                                                                             ;
; 69:1               ; 4 bits    ; 184 LEs       ; 52 LEs               ; 132 LEs                ; Yes        ; |de0|sd:SD|c1[7]                                                                                                   ;
; 257:1              ; 4 bits    ; 684 LEs       ; 8 LEs                ; 676 LEs                ; Yes        ; |de0|core:CORE|interrupt[6]                                                                                        ;
; 131:1              ; 7 bits    ; 609 LEs       ; 7 LEs                ; 602 LEs                ; Yes        ; |de0|core:CORE|es[2]                                                                                               ;
; 131:1              ; 5 bits    ; 435 LEs       ; 10 LEs               ; 425 LEs                ; Yes        ; |de0|core:CORE|es[12]                                                                                              ;
; 131:1              ; 8 bits    ; 696 LEs       ; 0 LEs                ; 696 LEs                ; Yes        ; |de0|core:CORE|ds[6]                                                                                               ;
; 131:1              ; 8 bits    ; 696 LEs       ; 16 LEs               ; 680 LEs                ; Yes        ; |de0|core:CORE|ds[9]                                                                                               ;
; 260:1              ; 6 bits    ; 1038 LEs      ; 24 LEs               ; 1014 LEs               ; Yes        ; |de0|sd:SD|cmd[0]                                                                                                  ;
; 259:1              ; 3 bits    ; 516 LEs       ; 9 LEs                ; 507 LEs                ; Yes        ; |de0|core:CORE|interrupt[2]                                                                                        ;
; 262:1              ; 7 bits    ; 1218 LEs      ; 21 LEs               ; 1197 LEs               ; Yes        ; |de0|sd:SD|arg[0]                                                                                                  ;
; 234:1              ; 3 bits    ; 468 LEs       ; 36 LEs               ; 432 LEs                ; Yes        ; |de0|core:CORE|modrm[5]                                                                                            ;
; 138:1              ; 3 bits    ; 276 LEs       ; 9 LEs                ; 267 LEs                ; Yes        ; |de0|core:CORE|sp[3]                                                                                               ;
; 101:1              ; 8 bits    ; 536 LEs       ; 0 LEs                ; 536 LEs                ; Yes        ; |de0|core:CORE|port_a[15]                                                                                          ;
; 101:1              ; 8 bits    ; 536 LEs       ; 16 LEs               ; 520 LEs                ; Yes        ; |de0|core:CORE|port_a[1]                                                                                           ;
; 45:1               ; 2 bits    ; 60 LEs        ; 8 LEs                ; 52 LEs                 ; Yes        ; |de0|sd:SD|dw[5]                                                                                                   ;
; 262:1              ; 3 bits    ; 522 LEs       ; 9 LEs                ; 513 LEs                ; Yes        ; |de0|core:CORE|si[1]                                                                                               ;
; 262:1              ; 2 bits    ; 348 LEs       ; 6 LEs                ; 342 LEs                ; Yes        ; |de0|core:CORE|si[8]                                                                                               ;
; 261:1              ; 8 bits    ; 1392 LEs      ; 16 LEs               ; 1376 LEs               ; Yes        ; |de0|core:CORE|di[15]                                                                                              ;
; 261:1              ; 8 bits    ; 1392 LEs      ; 16 LEs               ; 1376 LEs               ; Yes        ; |de0|core:CORE|di[7]                                                                                               ;
; 149:1              ; 8 bits    ; 792 LEs       ; 0 LEs                ; 792 LEs                ; Yes        ; |de0|core:CORE|t16[5]                                                                                              ;
; 166:1              ; 8 bits    ; 880 LEs       ; 0 LEs                ; 880 LEs                ; Yes        ; |de0|core:CORE|t16[13]                                                                                             ;
; 266:1              ; 12 bits   ; 2124 LEs      ; 48 LEs               ; 2076 LEs               ; Yes        ; |de0|core:CORE|sp[9]                                                                                               ;
; 388:1              ; 8 bits    ; 2064 LEs      ; 32 LEs               ; 2032 LEs               ; Yes        ; |de0|sd:SD|c4[7]                                                                                                   ;
; 516:1              ; 4 bits    ; 1376 LEs      ; 16 LEs               ; 1360 LEs               ; Yes        ; |de0|sd:SD|c4[8]                                                                                                   ;
; 276:1              ; 4 bits    ; 736 LEs       ; 48 LEs               ; 688 LEs                ; Yes        ; |de0|video:VD|dac_a[0]                                                                                             ;
; 142:1              ; 8 bits    ; 752 LEs       ; 16 LEs               ; 736 LEs                ; Yes        ; |de0|core:CORE|cs[4]                                                                                               ;
; 142:1              ; 8 bits    ; 752 LEs       ; 16 LEs               ; 736 LEs                ; Yes        ; |de0|core:CORE|cs[14]                                                                                              ;
; 519:1              ; 4 bits    ; 1384 LEs      ; 120 LEs              ; 1264 LEs               ; Yes        ; |de0|sd:SD|c0[6]                                                                                                   ;
; 151:1              ; 2 bits    ; 200 LEs       ; 8 LEs                ; 192 LEs                ; Yes        ; |de0|core:CORE|dx[8]                                                                                               ;
; 301:1              ; 8 bits    ; 1600 LEs      ; 24 LEs               ; 1576 LEs               ; Yes        ; |de0|core:CORE|cx[10]                                                                                              ;
; 240:1              ; 6 bits    ; 960 LEs       ; 42 LEs               ; 918 LEs                ; Yes        ; |de0|core:CORE|op1[0]                                                                                              ;
; 242:1              ; 2 bits    ; 322 LEs       ; 16 LEs               ; 306 LEs                ; Yes        ; |de0|core:CORE|op1[2]                                                                                              ;
; 72:1               ; 7 bits    ; 336 LEs       ; 14 LEs               ; 322 LEs                ; Yes        ; |de0|core:CORE|cx[1]                                                                                               ;
; 135:1              ; 2 bits    ; 180 LEs       ; 14 LEs               ; 166 LEs                ; Yes        ; |de0|core:CORE|ax[6]                                                                                               ;
; 234:1              ; 8 bits    ; 1248 LEs      ; 48 LEs               ; 1200 LEs               ; Yes        ; |de0|core:CORE|op2[2]                                                                                              ;
; 262:1              ; 8 bits    ; 1392 LEs      ; 64 LEs               ; 1328 LEs               ; Yes        ; |de0|core:CORE|op1[12]                                                                                             ;
; 23:1               ; 16 bits   ; 240 LEs       ; 64 LEs               ; 176 LEs                ; Yes        ; |de0|core:CORE|sgn[15]                                                                                             ;
; 53:1               ; 2 bits    ; 70 LEs        ; 6 LEs                ; 64 LEs                 ; Yes        ; |de0|core:CORE|flags[5]                                                                                            ;
; 53:1               ; 2 bits    ; 70 LEs        ; 8 LEs                ; 62 LEs                 ; Yes        ; |de0|core:CORE|flags[2]                                                                                            ;
; 302:1              ; 8 bits    ; 1608 LEs      ; 96 LEs               ; 1512 LEs               ; Yes        ; |de0|core:CORE|o[6]                                                                                                ;
; 69:1               ; 4 bits    ; 184 LEs       ; 40 LEs               ; 144 LEs                ; Yes        ; |de0|core:CORE|ax[15]                                                                                              ;
; 69:1               ; 2 bits    ; 92 LEs        ; 20 LEs               ; 72 LEs                 ; Yes        ; |de0|core:CORE|ax[12]                                                                                              ;
; 263:1              ; 8 bits    ; 1400 LEs      ; 48 LEs               ; 1352 LEs               ; Yes        ; |de0|core:CORE|op2[15]                                                                                             ;
; 49:1               ; 7 bits    ; 224 LEs       ; 42 LEs               ; 182 LEs                ; Yes        ; |de0|core:CORE|ip[2]                                                                                               ;
; 49:1               ; 7 bits    ; 224 LEs       ; 42 LEs               ; 182 LEs                ; Yes        ; |de0|core:CORE|ip[12]                                                                                              ;
; 158:1              ; 3 bits    ; 315 LEs       ; 72 LEs               ; 243 LEs                ; Yes        ; |de0|core:CORE|t[3]                                                                                                ;
; 118:1              ; 8 bits    ; 624 LEs       ; 96 LEs               ; 528 LEs                ; Yes        ; |de0|core:CORE|wb[5]                                                                                               ;
; 126:1              ; 3 bits    ; 252 LEs       ; 48 LEs               ; 204 LEs                ; Yes        ; |de0|core:CORE|wb[14]                                                                                              ;
; 126:1              ; 4 bits    ; 336 LEs       ; 64 LEs               ; 272 LEs                ; Yes        ; |de0|core:CORE|wb[8]                                                                                               ;
; 344:1              ; 2 bits    ; 458 LEs       ; 28 LEs               ; 430 LEs                ; Yes        ; |de0|core:CORE|ea[3]                                                                                               ;
; 349:1              ; 4 bits    ; 928 LEs       ; 60 LEs               ; 868 LEs                ; Yes        ; |de0|core:CORE|ea[5]                                                                                               ;
; 351:1              ; 6 bits    ; 1404 LEs      ; 108 LEs              ; 1296 LEs               ; Yes        ; |de0|core:CORE|ea[14]                                                                                              ;
; 353:1              ; 2 bits    ; 470 LEs       ; 36 LEs               ; 434 LEs                ; Yes        ; |de0|core:CORE|ea[8]                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |de0|core:CORE|bx[1]                                                                                               ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |de0|core:CORE|bx[9]                                                                                               ;
; 131:1              ; 3 bits    ; 261 LEs       ; 6 LEs                ; 255 LEs                ; Yes        ; |de0|core:CORE|es[8]                                                                                               ;
; 262:1              ; 5 bits    ; 870 LEs       ; 15 LEs               ; 855 LEs                ; Yes        ; |de0|core:CORE|si[2]                                                                                               ;
; 262:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |de0|core:CORE|si[14]                                                                                              ;
; 142:1              ; 7 bits    ; 658 LEs       ; 28 LEs               ; 630 LEs                ; Yes        ; |de0|core:CORE|dx[6]                                                                                               ;
; 151:1              ; 6 bits    ; 600 LEs       ; 24 LEs               ; 576 LEs                ; Yes        ; |de0|core:CORE|dx[11]                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|mi                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|Mux238                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |de0|core:CORE|WideOr17                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|Selector828                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0|core:CORE|ShiftRight2                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0|core:CORE|ShiftRight0                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |de0|core:CORE|ShiftLeft0                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |de0|core:CORE|ShiftLeft2                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|ShiftRight0                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |de0|core:CORE|ShiftRight2                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|r16[1]                                                                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|r20[11]                                                                                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|r53[13]                                                                                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|r16[12]                                                                                             ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|alu_r[1]                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |de0|sd:SD|r1                                                                                                      ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|r20[3]                                                                                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |de0|core:CORE|r53[3]                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |de0|sd:SD|r2                                                                                                      ;
; 258:1              ; 2 bits    ; 344 LEs       ; 4 LEs                ; 340 LEs                ; No         ; |de0|sd:SD|Selector55                                                                                              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |de0|mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated|mux_dhb:mux4|l4_w6_n0_mux_dataout ;
; 16:1               ; 3 bits    ; 30 LEs        ; 9 LEs                ; 21 LEs                 ; No         ; |de0|core:CORE|next                                                                                                ;
; 23:1               ; 3 bits    ; 45 LEs        ; 39 LEs               ; 6 LEs                  ; No         ; |de0|core:CORE|barr[14]                                                                                            ;
; 25:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; No         ; |de0|core:CORE|barr[11]                                                                                            ;
; 35:1               ; 8 bits    ; 184 LEs       ; 184 LEs              ; 0 LEs                  ; No         ; |de0|in[3]                                                                                                         ;
; 295:1              ; 2 bits    ; 392 LEs       ; 20 LEs               ; 372 LEs                ; No         ; |de0|sd:SD|t                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for mem_font:M1|altsyncram:altsyncram_component|altsyncram_dur2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for mem_video:M2|altsyncram:altsyncram_component|altsyncram_g1s2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u0|altera_pll:altera_pll_i    ;
+--------------------------------------+------------------------+----------------+
; Parameter Name                       ; Value                  ; Type           ;
+--------------------------------------+------------------------+----------------+
; reference_clock_frequency            ; 50.0 MHz               ; String         ;
; fractional_vco_multiplier            ; false                  ; String         ;
; pll_type                             ; General                ; String         ;
; pll_subtype                          ; General                ; String         ;
; number_of_clocks                     ; 5                      ; Signed Integer ;
; operation_mode                       ; normal                 ; String         ;
; deserialization_factor               ; 4                      ; Signed Integer ;
; data_rate                            ; 0                      ; Signed Integer ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer ;
; output_clock_frequency0              ; 25.0 MHz               ; String         ;
; phase_shift0                         ; 0 ps                   ; String         ;
; duty_cycle0                          ; 50                     ; Signed Integer ;
; output_clock_frequency1              ; 100.0 MHz              ; String         ;
; phase_shift1                         ; 0 ps                   ; String         ;
; duty_cycle1                          ; 50                     ; Signed Integer ;
; output_clock_frequency2              ; 50 MHz                 ; String         ;
; phase_shift2                         ; 0 ps                   ; String         ;
; duty_cycle2                          ; 50                     ; Signed Integer ;
; output_clock_frequency3              ; 106 MHz                ; String         ;
; phase_shift3                         ; 0 ps                   ; String         ;
; duty_cycle3                          ; 50                     ; Signed Integer ;
; output_clock_frequency4              ; 75 MHz                 ; String         ;
; phase_shift4                         ; 0 ps                   ; String         ;
; duty_cycle4                          ; 50                     ; Signed Integer ;
; output_clock_frequency5              ; 0 MHz                  ; String         ;
; phase_shift5                         ; 0 ps                   ; String         ;
; duty_cycle5                          ; 50                     ; Signed Integer ;
; output_clock_frequency6              ; 0 MHz                  ; String         ;
; phase_shift6                         ; 0 ps                   ; String         ;
; duty_cycle6                          ; 50                     ; Signed Integer ;
; output_clock_frequency7              ; 0 MHz                  ; String         ;
; phase_shift7                         ; 0 ps                   ; String         ;
; duty_cycle7                          ; 50                     ; Signed Integer ;
; output_clock_frequency8              ; 0 MHz                  ; String         ;
; phase_shift8                         ; 0 ps                   ; String         ;
; duty_cycle8                          ; 50                     ; Signed Integer ;
; output_clock_frequency9              ; 0 MHz                  ; String         ;
; phase_shift9                         ; 0 ps                   ; String         ;
; duty_cycle9                          ; 50                     ; Signed Integer ;
; output_clock_frequency10             ; 0 MHz                  ; String         ;
; phase_shift10                        ; 0 ps                   ; String         ;
; duty_cycle10                         ; 50                     ; Signed Integer ;
; output_clock_frequency11             ; 0 MHz                  ; String         ;
; phase_shift11                        ; 0 ps                   ; String         ;
; duty_cycle11                         ; 50                     ; Signed Integer ;
; output_clock_frequency12             ; 0 MHz                  ; String         ;
; phase_shift12                        ; 0 ps                   ; String         ;
; duty_cycle12                         ; 50                     ; Signed Integer ;
; output_clock_frequency13             ; 0 MHz                  ; String         ;
; phase_shift13                        ; 0 ps                   ; String         ;
; duty_cycle13                         ; 50                     ; Signed Integer ;
; output_clock_frequency14             ; 0 MHz                  ; String         ;
; phase_shift14                        ; 0 ps                   ; String         ;
; duty_cycle14                         ; 50                     ; Signed Integer ;
; output_clock_frequency15             ; 0 MHz                  ; String         ;
; phase_shift15                        ; 0 ps                   ; String         ;
; duty_cycle15                         ; 50                     ; Signed Integer ;
; output_clock_frequency16             ; 0 MHz                  ; String         ;
; phase_shift16                        ; 0 ps                   ; String         ;
; duty_cycle16                         ; 50                     ; Signed Integer ;
; output_clock_frequency17             ; 0 MHz                  ; String         ;
; phase_shift17                        ; 0 ps                   ; String         ;
; duty_cycle17                         ; 50                     ; Signed Integer ;
; clock_name_0                         ;                        ; String         ;
; clock_name_1                         ;                        ; String         ;
; clock_name_2                         ;                        ; String         ;
; clock_name_3                         ;                        ; String         ;
; clock_name_4                         ;                        ; String         ;
; clock_name_5                         ;                        ; String         ;
; clock_name_6                         ;                        ; String         ;
; clock_name_7                         ;                        ; String         ;
; clock_name_8                         ;                        ; String         ;
; clock_name_global_0                  ; false                  ; String         ;
; clock_name_global_1                  ; false                  ; String         ;
; clock_name_global_2                  ; false                  ; String         ;
; clock_name_global_3                  ; false                  ; String         ;
; clock_name_global_4                  ; false                  ; String         ;
; clock_name_global_5                  ; false                  ; String         ;
; clock_name_global_6                  ; false                  ; String         ;
; clock_name_global_7                  ; false                  ; String         ;
; clock_name_global_8                  ; false                  ; String         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer ;
; m_cnt_bypass_en                      ; false                  ; String         ;
; m_cnt_odd_div_duty_en                ; false                  ; String         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer ;
; n_cnt_bypass_en                      ; false                  ; String         ;
; n_cnt_odd_div_duty_en                ; false                  ; String         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en0                     ; false                  ; String         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en1                     ; false                  ; String         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en2                     ; false                  ; String         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en3                     ; false                  ; String         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en4                     ; false                  ; String         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en5                     ; false                  ; String         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en6                     ; false                  ; String         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en7                     ; false                  ; String         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en8                     ; false                  ; String         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer ;
; c_cnt_bypass_en9                     ; false                  ; String         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en10                    ; false                  ; String         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en11                    ; false                  ; String         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en12                    ; false                  ; String         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en13                    ; false                  ; String         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en14                    ; false                  ; String         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en15                    ; false                  ; String         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en16                    ; false                  ; String         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer ;
; c_cnt_bypass_en17                    ; false                  ; String         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer ;
; pll_vco_div                          ; 1                      ; Signed Integer ;
; pll_slf_rst                          ; false                  ; String         ;
; pll_bw_sel                           ; low                    ; String         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String         ;
; pll_cp_current                       ; 0                      ; Signed Integer ;
; pll_bwctrl                           ; 0                      ; Signed Integer ;
; pll_fractional_division              ; 1                      ; Signed Integer ;
; pll_fractional_cout                  ; 24                     ; Signed Integer ;
; pll_dsm_out_sel                      ; 1st_order              ; String         ;
; mimic_fbclk_type                     ; gclk                   ; String         ;
; pll_fbclk_mux_1                      ; glb                    ; String         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer ;
; refclk1_frequency                    ; 0 MHz                  ; String         ;
; pll_clkin_0_src                      ; clk_0                  ; String         ;
; pll_clkin_1_src                      ; clk_0                  ; String         ;
; pll_clk_loss_sw_en                   ; false                  ; String         ;
; pll_auto_clk_sw_en                   ; false                  ; String         ;
; pll_manu_clk_sw_en                   ; false                  ; String         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String         ;
+--------------------------------------+------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: video:VD ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; hz_back        ; 48    ; Signed Integer               ;
; vt_back        ; 35    ; Signed Integer               ;
; hz_visible     ; 640   ; Signed Integer               ;
; vt_visible     ; 400   ; Signed Integer               ;
; hz_front       ; 16    ; Signed Integer               ;
; vt_front       ; 12    ; Signed Integer               ;
; hz_sync        ; 96    ; Signed Integer               ;
; vt_sync        ; 2     ; Signed Integer               ;
; hz_whole       ; 800   ; Signed Integer               ;
; vt_whole       ; 449   ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_common:M0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 131072               ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; mem_common.mif       ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_2bs2      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_font:M1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Signed Integer               ;
; WIDTHAD_B                          ; 12                   ; Signed Integer               ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; mif_font.mif         ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_dur2      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_video:M2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                ;
; WIDTHAD_B                          ; 12                   ; Signed Integer                ;
; NUMWORDS_B                         ; 4096                 ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; mem_video.mif        ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_g1s2      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_hires:M3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Signed Integer                ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                ;
; NUMWORDS_B                         ; 131072               ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; mem_hires.mif        ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_k7s2      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_dac:M4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 16                   ; Signed Integer              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; mif_dac.mif          ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_qmr2      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 5                                             ;
; Entity Instance                           ; mem_common:M0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 131072                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 131072                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; mem_font:M1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 4096                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 4096                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; mem_video:M2|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 4096                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 4096                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; mem_hires:M3|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 8                                             ;
;     -- NUMWORDS_A                         ; 131072                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 8                                             ;
;     -- NUMWORDS_B                         ; 131072                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
; Entity Instance                           ; mem_dac:M4|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                               ;
;     -- WIDTH_A                            ; 16                                            ;
;     -- NUMWORDS_A                         ; 256                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 16                                            ;
;     -- NUMWORDS_B                         ; 256                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd:SD"                                                                                                                    ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; busy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; error ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "error[3..1]" have no fanouts ;
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; done  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; card  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; a     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; i     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; o     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; w     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
; sdbg  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                 ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_dac:M4"                                                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; dx   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wx   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_hires:M3"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; w    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_video:M2"                                                                                                                               ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; w    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_font:M1"                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; w    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_common:M0"                                                                                                                               ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ax   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; dx   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wx   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; qx   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video:VD"                                                                                                                                                                              ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dac_q    ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (12 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vretrace ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:CORE"                                                                                                ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ce    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; flags ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; halt  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; m0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ud    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0|altera_pll:altera_pll_i"                                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:u0"                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; m50  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; m75  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; m106 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rst  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:H5"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; e    ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:H4"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; e    ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:H3"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; e    ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:H2"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; e    ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:H1"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; e    ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+----------------------------------------+
; Port Connectivity Checks: "seg7:H0"    ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; e    ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 824                         ;
;     ENA               ; 403                         ;
;     ENA SCLR          ; 140                         ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 157                         ;
;     SCLR              ; 52                          ;
;     SCLR SLD          ; 12                          ;
;     SLD               ; 1                           ;
;     plain             ; 41                          ;
; arriav_io_obuf        ; 98                          ;
; arriav_lcell_comb     ; 5125                        ;
;     arith             ; 892                         ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 420                         ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 196                         ;
;         5 data inputs ; 6                           ;
;     extend            ; 159                         ;
;         7 data inputs ; 159                         ;
;     normal            ; 3959                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 338                         ;
;         3 data inputs ; 458                         ;
;         4 data inputs ; 591                         ;
;         5 data inputs ; 1168                        ;
;         6 data inputs ; 1380                        ;
;     shared            ; 115                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 40                          ;
;         2 data inputs ; 72                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 206                         ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 284                         ;
;                       ;                             ;
; Max LUT depth         ; 17.50                       ;
; Average LUT depth     ; 8.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:40     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Thu Apr 10 08:30:33 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de0 -c de0
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (10275): Verilog HDL Module Instantiation warning at de0.v(115): ignored dangling comma in List of Port Connections File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 115
Warning (10275): Verilog HDL Module Instantiation warning at de0.v(269): ignored dangling comma in List of Port Connections File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 269
Warning (12125): Using design file de0.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: de0 File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 1
    Info (12023): Found entity 2: core File: /home/fox/dev/03_x86/00_i386/core.v Line: 6
Info (12127): Elaborating entity "de0" for the top level hierarchy
Warning (10858): Verilog HDL warning at de0.v(86): object kb_data used but never assigned File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 86
Warning (10858): Verilog HDL warning at de0.v(87): object kb_done used but never assigned File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 87
Warning (10858): Verilog HDL warning at de0.v(100): object timer_max used but never assigned File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 100
Warning (10858): Verilog HDL warning at de0.v(172): object vretrace used but never assigned File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 172
Warning (10230): Verilog HDL assignment warning at de0.v(347): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 347
Warning (10230): Verilog HDL assignment warning at de0.v(385): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 385
Warning (10230): Verilog HDL assignment warning at de0.v(390): truncated value with size 32 to match size of target (5) File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 390
Warning (10030): Net "kb_data" at de0.v(86) has no driver or initial value, using a default initial value '0' File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 86
Warning (10030): Net "timer_max" at de0.v(100) has no driver or initial value, using a default initial value '0' File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 100
Warning (10030): Net "kb_done" at de0.v(87) has no driver or initial value, using a default initial value '0' File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 87
Warning (10030): Net "vretrace" at de0.v(172) has no driver or initial value, using a default initial value '0' File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 172
Warning (10034): Output port "DRAM_BA" at de0.v(15) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 15
Warning (10034): Output port "DRAM_ADDR" at de0.v(16) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
Warning (10034): Output port "LEDR" at de0.v(41) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
Warning (10034): Output port "DRAM_CKE" at de0.v(13) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 13
Warning (10034): Output port "DRAM_CLK" at de0.v(14) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 14
Warning (10034): Output port "DRAM_CAS_N" at de0.v(18) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 18
Warning (10034): Output port "DRAM_RAS_N" at de0.v(19) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 19
Warning (10034): Output port "DRAM_WE_N" at de0.v(20) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 20
Warning (10034): Output port "DRAM_CS_N" at de0.v(21) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 21
Warning (10034): Output port "DRAM_LDQM" at de0.v(22) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 22
Warning (10034): Output port "DRAM_UDQM" at de0.v(23) has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 23
Warning (12125): Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seg7 File: /home/fox/dev/03_x86/00_i386/de0/seg7.v Line: 1
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:H0" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 75
Warning (10230): Verilog HDL assignment warning at seg7.v(9): truncated value with size 32 to match size of target (14) File: /home/fox/dev/03_x86/00_i386/de0/seg7.v Line: 9
Warning (12125): Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll File: /home/fox/dev/03_x86/00_i386/de0/pll.v Line: 1
Info (12128): Elaborating entity "pll" for hierarchy "pll:u0" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 115
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:u0|altera_pll:altera_pll_i" File: /home/fox/dev/03_x86/00_i386/de0/pll.v Line: 50
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:u0|altera_pll:altera_pll_i" File: /home/fox/dev/03_x86/00_i386/de0/pll.v Line: 50
Info (12133): Instantiated megafunction "pll:u0|altera_pll:altera_pll_i" with the following parameter: File: /home/fox/dev/03_x86/00_i386/de0/pll.v Line: 50
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "5"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
    Info (12134): Parameter "output_clock_frequency0" = "25.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "106 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "75 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
Info (12128): Elaborating entity "core" for hierarchy "core:CORE" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 162
Warning (10230): Verilog HDL assignment warning at core.v(122): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 122
Warning (10230): Verilog HDL assignment warning at core.v(143): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 143
Warning (10230): Verilog HDL assignment warning at core.v(151): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 151
Warning (10230): Verilog HDL assignment warning at core.v(151): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 151
Warning (10230): Verilog HDL assignment warning at core.v(152): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 152
Warning (10230): Verilog HDL assignment warning at core.v(153): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 153
Warning (10230): Verilog HDL assignment warning at core.v(190): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 190
Warning (10230): Verilog HDL assignment warning at core.v(199): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 199
Warning (10230): Verilog HDL assignment warning at core.v(215): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 215
Warning (10230): Verilog HDL assignment warning at core.v(231): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 231
Warning (10230): Verilog HDL assignment warning at core.v(252): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 252
Warning (10230): Verilog HDL assignment warning at core.v(259): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 259
Warning (10230): Verilog HDL assignment warning at core.v(260): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 260
Info (10264): Verilog HDL Case Statement information at core.v(257): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 257
Warning (10230): Verilog HDL assignment warning at core.v(270): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 270
Warning (10230): Verilog HDL assignment warning at core.v(271): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 271
Warning (10230): Verilog HDL assignment warning at core.v(277): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 277
Warning (10230): Verilog HDL assignment warning at core.v(296): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 296
Warning (10230): Verilog HDL assignment warning at core.v(297): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 297
Warning (10230): Verilog HDL assignment warning at core.v(307): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 307
Warning (10230): Verilog HDL assignment warning at core.v(310): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 310
Warning (10230): Verilog HDL assignment warning at core.v(313): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 313
Warning (10230): Verilog HDL assignment warning at core.v(314): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 314
Warning (10230): Verilog HDL assignment warning at core.v(321): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 321
Warning (10230): Verilog HDL assignment warning at core.v(388): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 388
Warning (10230): Verilog HDL assignment warning at core.v(389): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 389
Warning (10230): Verilog HDL assignment warning at core.v(390): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 390
Warning (10230): Verilog HDL assignment warning at core.v(391): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 391
Warning (10230): Verilog HDL assignment warning at core.v(408): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/core.v Line: 408
Warning (10230): Verilog HDL assignment warning at core.v(414): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/core.v Line: 414
Warning (10230): Verilog HDL assignment warning at core.v(420): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 420
Warning (10230): Verilog HDL assignment warning at core.v(421): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 421
Warning (10230): Verilog HDL assignment warning at core.v(421): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 421
Warning (10230): Verilog HDL assignment warning at core.v(424): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 424
Warning (10230): Verilog HDL assignment warning at core.v(437): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 437
Warning (10230): Verilog HDL assignment warning at core.v(438): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 438
Warning (10230): Verilog HDL assignment warning at core.v(438): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 438
Warning (10230): Verilog HDL assignment warning at core.v(439): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 439
Warning (10230): Verilog HDL assignment warning at core.v(461): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 461
Warning (10230): Verilog HDL assignment warning at core.v(465): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 465
Warning (10230): Verilog HDL assignment warning at core.v(483): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 483
Warning (10230): Verilog HDL assignment warning at core.v(509): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 509
Warning (10230): Verilog HDL assignment warning at core.v(519): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 519
Warning (10230): Verilog HDL assignment warning at core.v(520): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 520
Warning (10230): Verilog HDL assignment warning at core.v(530): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 530
Warning (10230): Verilog HDL assignment warning at core.v(530): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 530
Warning (10230): Verilog HDL assignment warning at core.v(556): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 556
Warning (10230): Verilog HDL assignment warning at core.v(561): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 561
Warning (10230): Verilog HDL assignment warning at core.v(568): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 568
Warning (10230): Verilog HDL assignment warning at core.v(570): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 570
Warning (10230): Verilog HDL assignment warning at core.v(572): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 572
Warning (10230): Verilog HDL assignment warning at core.v(597): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 597
Warning (10230): Verilog HDL assignment warning at core.v(598): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 598
Warning (10230): Verilog HDL assignment warning at core.v(617): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 617
Warning (10230): Verilog HDL assignment warning at core.v(627): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 627
Warning (10230): Verilog HDL assignment warning at core.v(630): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 630
Warning (10230): Verilog HDL assignment warning at core.v(655): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 655
Warning (10230): Verilog HDL assignment warning at core.v(656): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 656
Info (10264): Verilog HDL Case Statement information at core.v(653): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 653
Warning (10230): Verilog HDL assignment warning at core.v(664): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 664
Warning (10230): Verilog HDL assignment warning at core.v(672): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 672
Warning (10230): Verilog HDL assignment warning at core.v(673): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 673
Warning (10230): Verilog HDL assignment warning at core.v(683): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 683
Warning (10230): Verilog HDL assignment warning at core.v(693): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 693
Warning (10230): Verilog HDL assignment warning at core.v(694): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 694
Warning (10230): Verilog HDL assignment warning at core.v(702): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 702
Warning (10230): Verilog HDL assignment warning at core.v(710): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/core.v Line: 710
Warning (10230): Verilog HDL assignment warning at core.v(717): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 717
Warning (10230): Verilog HDL assignment warning at core.v(727): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/core.v Line: 727
Warning (10230): Verilog HDL assignment warning at core.v(735): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 735
Warning (10230): Verilog HDL assignment warning at core.v(762): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 762
Warning (10230): Verilog HDL assignment warning at core.v(763): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 763
Warning (10230): Verilog HDL assignment warning at core.v(770): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 770
Warning (10230): Verilog HDL assignment warning at core.v(771): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 771
Warning (10230): Verilog HDL assignment warning at core.v(779): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 779
Warning (10230): Verilog HDL assignment warning at core.v(780): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 780
Warning (10230): Verilog HDL assignment warning at core.v(797): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 797
Warning (10230): Verilog HDL assignment warning at core.v(803): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 803
Info (10264): Verilog HDL Case Statement information at core.v(787): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 787
Warning (10230): Verilog HDL assignment warning at core.v(815): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 815
Warning (10230): Verilog HDL assignment warning at core.v(816): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 816
Info (10264): Verilog HDL Case Statement information at core.v(813): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 813
Warning (10230): Verilog HDL assignment warning at core.v(823): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 823
Warning (10230): Verilog HDL assignment warning at core.v(824): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 824
Info (10264): Verilog HDL Case Statement information at core.v(821): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 821
Warning (10230): Verilog HDL assignment warning at core.v(832): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 832
Warning (10230): Verilog HDL assignment warning at core.v(833): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 833
Warning (10230): Verilog HDL assignment warning at core.v(834): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 834
Warning (10230): Verilog HDL assignment warning at core.v(840): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 840
Warning (10230): Verilog HDL assignment warning at core.v(875): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 875
Warning (10230): Verilog HDL assignment warning at core.v(876): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 876
Warning (10230): Verilog HDL assignment warning at core.v(876): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 876
Warning (10230): Verilog HDL assignment warning at core.v(877): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 877
Warning (10230): Verilog HDL assignment warning at core.v(888): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 888
Warning (10230): Verilog HDL assignment warning at core.v(889): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 889
Info (10264): Verilog HDL Case Statement information at core.v(886): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 886
Info (10264): Verilog HDL Case Statement information at core.v(894): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 894
Warning (10230): Verilog HDL assignment warning at core.v(928): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 928
Info (10264): Verilog HDL Case Statement information at core.v(920): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 920
Warning (10230): Verilog HDL assignment warning at core.v(980): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 980
Warning (10230): Verilog HDL assignment warning at core.v(981): truncated value with size 17 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 981
Info (10264): Verilog HDL Case Statement information at core.v(978): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 978
Warning (10230): Verilog HDL assignment warning at core.v(998): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 998
Warning (10230): Verilog HDL assignment warning at core.v(999): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 999
Warning (10230): Verilog HDL assignment warning at core.v(1011): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1011
Warning (10230): Verilog HDL assignment warning at core.v(1012): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1012
Warning (10935): Verilog HDL Casex/Casez warning at core.v(378): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/00_i386/core.v Line: 378
Warning (10230): Verilog HDL assignment warning at core.v(1042): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1042
Warning (10230): Verilog HDL assignment warning at core.v(1051): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1051
Warning (10935): Verilog HDL Casex/Casez warning at core.v(1062): casex/casez item expression overlaps with a previous casex/casez item expression File: /home/fox/dev/03_x86/00_i386/core.v Line: 1062
Warning (10230): Verilog HDL assignment warning at core.v(1075): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1075
Warning (10230): Verilog HDL assignment warning at core.v(1084): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1084
Warning (10230): Verilog HDL assignment warning at core.v(1088): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1088
Warning (10230): Verilog HDL assignment warning at core.v(1114): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1114
Info (10264): Verilog HDL Case Statement information at core.v(1123): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 1123
Warning (10230): Verilog HDL assignment warning at core.v(1165): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1165
Warning (10230): Verilog HDL assignment warning at core.v(1167): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1167
Info (10264): Verilog HDL Case Statement information at core.v(1163): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 1163
Warning (10230): Verilog HDL assignment warning at core.v(1176): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1176
Info (10264): Verilog HDL Case Statement information at core.v(1172): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 1172
Warning (10230): Verilog HDL assignment warning at core.v(1202): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1202
Info (10264): Verilog HDL Case Statement information at core.v(99): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/core.v Line: 99
Warning (10230): Verilog HDL assignment warning at core.v(1215): truncated value with size 32 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1215
Warning (10230): Verilog HDL assignment warning at core.v(1216): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1216
Warning (10230): Verilog HDL assignment warning at core.v(1219): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1219
Warning (10230): Verilog HDL assignment warning at core.v(1220): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1220
Warning (10230): Verilog HDL assignment warning at core.v(1225): truncated value with size 32 to match size of target (16) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1225
Warning (10230): Verilog HDL assignment warning at core.v(1280): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1280
Warning (10027): Verilog HDL or VHDL warning at the core.v(1286): index expression is not wide enough to address all of the elements in the array File: /home/fox/dev/03_x86/00_i386/core.v Line: 1286
Warning (10027): Verilog HDL or VHDL warning at the core.v(1287): index expression is not wide enough to address all of the elements in the array File: /home/fox/dev/03_x86/00_i386/core.v Line: 1287
Warning (10230): Verilog HDL assignment warning at core.v(1307): truncated value with size 32 to match size of target (4) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1307
Warning (10230): Verilog HDL assignment warning at core.v(1308): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/core.v Line: 1308
Warning (12125): Using design file video.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: video File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 3
Info (12128): Elaborating entity "video" for hierarchy "video:VD" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 197
Warning (10230): Verilog HDL assignment warning at video.v(46): truncated value with size 32 to match size of target (10) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 46
Warning (10230): Verilog HDL assignment warning at video.v(47): truncated value with size 32 to match size of target (9) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 47
Warning (10230): Verilog HDL assignment warning at video.v(48): truncated value with size 32 to match size of target (10) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 48
Warning (10230): Verilog HDL assignment warning at video.v(54): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 54
Warning (10230): Verilog HDL assignment warning at video.v(63): truncated value with size 32 to match size of target (11) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 63
Warning (10230): Verilog HDL assignment warning at video.v(64): truncated value with size 32 to match size of target (11) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 64
Warning (10230): Verilog HDL assignment warning at video.v(74): truncated value with size 13 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 74
Warning (10230): Verilog HDL assignment warning at video.v(88): truncated value with size 32 to match size of target (17) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 88
Warning (10230): Verilog HDL assignment warning at video.v(96): truncated value with size 32 to match size of target (17) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 96
Warning (10230): Verilog HDL assignment warning at video.v(103): truncated value with size 32 to match size of target (24) File: /home/fox/dev/03_x86/00_i386/de0/video.v Line: 103
Warning (12125): Using design file mem_common.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_common File: /home/fox/dev/03_x86/00_i386/de0/mem_common.v Line: 5
Info (12128): Elaborating entity "mem_common" for hierarchy "mem_common:M0" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 221
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_common:M0|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_common.v Line: 46
Info (12130): Elaborated megafunction instantiation "mem_common:M0|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_common.v Line: 46
Info (12133): Instantiated megafunction "mem_common:M0|altsyncram:altsyncram_component" with the following parameter: File: /home/fox/dev/03_x86/00_i386/de0/mem_common.v Line: 46
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mem_common.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "131072"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2bs2.tdf
    Info (12023): Found entity 1: altsyncram_2bs2 File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_2bs2" for hierarchy "mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: /home/fox/dev/03_x86/00_i386/de0/db/decode_tma.tdf Line: 22
Info (12128): Elaborating entity "decode_tma" for hierarchy "mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated|decode_tma:decode2" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_m2a.tdf
    Info (12023): Found entity 1: decode_m2a File: /home/fox/dev/03_x86/00_i386/de0/db/decode_m2a.tdf Line: 22
Info (12128): Elaborating entity "decode_m2a" for hierarchy "mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated|decode_m2a:rden_decode_a" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: /home/fox/dev/03_x86/00_i386/de0/db/mux_dhb.tdf Line: 22
Info (12128): Elaborating entity "mux_dhb" for hierarchy "mem_common:M0|altsyncram:altsyncram_component|altsyncram_2bs2:auto_generated|mux_dhb:mux4" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_2bs2.tdf Line: 52
Warning (12125): Using design file mem_font.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_font File: /home/fox/dev/03_x86/00_i386/de0/mem_font.v Line: 5
Info (12128): Elaborating entity "mem_font" for hierarchy "mem_font:M1" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_font:M1|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_font.v Line: 46
Info (12130): Elaborated megafunction instantiation "mem_font:M1|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_font.v Line: 46
Info (12133): Instantiated megafunction "mem_font:M1|altsyncram:altsyncram_component" with the following parameter: File: /home/fox/dev/03_x86/00_i386/de0/mem_font.v Line: 46
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mif_font.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dur2.tdf
    Info (12023): Found entity 1: altsyncram_dur2 File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_dur2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dur2" for hierarchy "mem_font:M1|altsyncram:altsyncram_component|altsyncram_dur2:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file mem_video.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_video File: /home/fox/dev/03_x86/00_i386/de0/mem_video.v Line: 5
Info (12128): Elaborating entity "mem_video" for hierarchy "mem_video:M2" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 245
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_video:M2|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_video.v Line: 46
Info (12130): Elaborated megafunction instantiation "mem_video:M2|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_video.v Line: 46
Info (12133): Instantiated megafunction "mem_video:M2|altsyncram:altsyncram_component" with the following parameter: File: /home/fox/dev/03_x86/00_i386/de0/mem_video.v Line: 46
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mem_video.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g1s2.tdf
    Info (12023): Found entity 1: altsyncram_g1s2 File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_g1s2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g1s2" for hierarchy "mem_video:M2|altsyncram:altsyncram_component|altsyncram_g1s2:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file mem_hires.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_hires File: /home/fox/dev/03_x86/00_i386/de0/mem_hires.v Line: 5
Info (12128): Elaborating entity "mem_hires" for hierarchy "mem_hires:M3" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 257
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_hires:M3|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_hires.v Line: 46
Info (12130): Elaborated megafunction instantiation "mem_hires:M3|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_hires.v Line: 46
Info (12133): Instantiated megafunction "mem_hires:M3|altsyncram:altsyncram_component" with the following parameter: File: /home/fox/dev/03_x86/00_i386/de0/mem_hires.v Line: 46
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mem_hires.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "131072"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k7s2.tdf
    Info (12023): Found entity 1: altsyncram_k7s2 File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_k7s2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_k7s2" for hierarchy "mem_hires:M3|altsyncram:altsyncram_component|altsyncram_k7s2:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file mem_dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_dac File: /home/fox/dev/03_x86/00_i386/de0/mem_dac.v Line: 5
Info (12128): Elaborating entity "mem_dac" for hierarchy "mem_dac:M4" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 269
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_dac:M4|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_dac.v Line: 46
Info (12130): Elaborated megafunction instantiation "mem_dac:M4|altsyncram:altsyncram_component" File: /home/fox/dev/03_x86/00_i386/de0/mem_dac.v Line: 46
Info (12133): Instantiated megafunction "mem_dac:M4|altsyncram:altsyncram_component" with the following parameter: File: /home/fox/dev/03_x86/00_i386/de0/mem_dac.v Line: 46
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "mif_dac.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qmr2.tdf
    Info (12023): Found entity 1: altsyncram_qmr2 File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qmr2" for hierarchy "mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12125): Using design file sd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 1
Info (12128): Elaborating entity "sd" for hierarchy "sd:SD" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 296
Warning (10230): Verilog HDL assignment warning at sd.v(78): truncated value with size 32 to match size of target (18) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 78
Warning (10230): Verilog HDL assignment warning at sd.v(97): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 97
Warning (10230): Verilog HDL assignment warning at sd.v(102): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 102
Warning (10230): Verilog HDL assignment warning at sd.v(120): truncated value with size 32 to match size of target (3) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 120
Warning (10230): Verilog HDL assignment warning at sd.v(139): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 139
Warning (10230): Verilog HDL assignment warning at sd.v(140): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 140
Warning (10230): Verilog HDL assignment warning at sd.v(148): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 148
Warning (10230): Verilog HDL assignment warning at sd.v(164): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 164
Warning (10230): Verilog HDL assignment warning at sd.v(165): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 165
Warning (10230): Verilog HDL assignment warning at sd.v(203): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 203
Warning (10230): Verilog HDL assignment warning at sd.v(207): truncated value with size 8 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 207
Warning (10230): Verilog HDL assignment warning at sd.v(208): truncated value with size 8 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 208
Warning (10230): Verilog HDL assignment warning at sd.v(210): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 210
Warning (10230): Verilog HDL assignment warning at sd.v(210): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 210
Warning (10230): Verilog HDL assignment warning at sd.v(214): truncated value with size 8 to match size of target (6) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 214
Warning (10230): Verilog HDL assignment warning at sd.v(221): truncated value with size 32 to match size of target (8) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 221
Warning (10230): Verilog HDL assignment warning at sd.v(240): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 240
Warning (10230): Verilog HDL assignment warning at sd.v(247): truncated value with size 12 to match size of target (9) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 247
Warning (10230): Verilog HDL assignment warning at sd.v(251): truncated value with size 32 to match size of target (12) File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 251
Info (10264): Verilog HDL Case Statement information at sd.v(63): all case item expressions in this case statement are onehot File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 63
Warning (10034): Output port "i" at sd.v(20) has no driver File: /home/fox/dev/03_x86/00_i386/de0/sd.v Line: 20
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|q_a[12]" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf Line: 460
        Warning (14320): Synthesized away node "mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|q_a[13]" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf Line: 495
        Warning (14320): Synthesized away node "mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|q_a[14]" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf Line: 530
        Warning (14320): Synthesized away node "mem_dac:M4|altsyncram:altsyncram_component|altsyncram_qmr2:auto_generated|q_a[15]" File: /home/fox/dev/03_x86/00_i386/de0/db/altsyncram_qmr2.tdf Line: 565
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:u0|altera_pll:altera_pll_i|outclk_wire[2]" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "pll:u0|altera_pll:altera_pll_i|outclk_wire[3]" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v Line: 748
        Warning (14320): Synthesized away node "pll:u0|altera_pll:altera_pll_i|outclk_wire[4]" File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_CMD" and its non-tri-state driver. File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "SD_DATA[3]" and its non-tri-state driver. File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 52
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 44
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 45
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 46
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 47
    Warning (13040): bidirectional pin "CLOCK4_50" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 10
    Warning (13040): bidirectional pin "SD_DATA[1]" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 52
    Warning (13040): bidirectional pin "SD_DATA[2]" has no driver File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 52
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "SD_CMD~synth" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 51
    Warning (13010): Node "SD_DATA[3]~synth" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 52
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 13
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 14
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 15
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 16
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 18
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 19
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 20
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 21
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 22
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 23
    Warning (13410): Pin "HEX0[0]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX0[1]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX0[2]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX0[3]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX0[4]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX0[5]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 30
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 31
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX2[1]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX2[2]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 32
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 33
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX4[1]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX4[2]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 34
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "HEX5[1]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 35
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17049): 133 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/fox/dev/03_x86/00_i386/de0/output_files/de0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:u0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:u0|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/fox/app/quartus17/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 8
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 9
    Warning (15610): No output dependent on input pin "KEY[0]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 38
    Warning (15610): No output dependent on input pin "KEY[1]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 38
    Warning (15610): No output dependent on input pin "KEY[2]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 38
    Warning (15610): No output dependent on input pin "KEY[3]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 38
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/fox/dev/03_x86/00_i386/de0/de0.v Line: 55
Info (21057): Implemented 5853 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 5358 logic cells
    Info (21064): Implemented 284 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 304 warnings
    Info: Peak virtual memory: 1283 megabytes
    Info: Processing ended: Thu Apr 10 08:31:19 2025
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:53


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/fox/dev/03_x86/00_i386/de0/output_files/de0.map.smsg.


