0.6
2016.4
Jan 23 2017
19:19:20
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/hdl/design_1.v,1522919662,verilog,,,,design_1;design_1_axi_interconnect_0_0;m00_couplers_imp_P3KODA;m01_couplers_imp_1E9HINZ;m02_couplers_imp_QJ8X5P;m03_couplers_imp_1D3I8FW;m04_couplers_imp_MPPXSO;s00_couplers_imp_19B3V30,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_Cyclic_Prefix_0_0/sim/design_1_Cyclic_Prefix_0_0.v,1522919662,verilog,,,,design_1_Cyclic_Prefix_0_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_FFT_Controller_0_0/sim/design_1_FFT_Controller_0_0.v,1522919662,verilog,,,,design_1_FFT_Controller_0_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_Pilot_Insertion_0_0/sim/design_1_Pilot_Insertion_0_0.v,1522919662,verilog,,,,design_1_Pilot_Insertion_0_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_Preamble_0_0/sim/design_1_Preamble_0_0.v,1522919662,verilog,,,,design_1_Preamble_0_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_QAM_Modulator_0_0/sim/design_1_QAM_Modulator_0_0.v,1522155974,verilog,,,,design_1_QAM_Modulator_0_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,1522919662,verilog,,,,design_1_xbar_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xfft_0_0/sim/design_1_xfft_0_0.vhd,1521741420,vhdl,,,,design_1_xfft_0_0,,,,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,1522919662,verilog,,,,design_1_xlconcat_0_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_1/sim/design_1_xlconcat_0_1.v,1522919662,verilog,,,,design_1_xlconcat_0_1,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ip/edit_Cyclic_Prefix_v0_1.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1521741420,verilog,,,,fifo_generator_0,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/1279/hdl/CP_Top.v,1522919662,verilog,,,,CP_Top,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/1279/hdl/Cyclic_Prefix_v0_1.v,1522919662,verilog,,,,Cyclic_Prefix_v0_1,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/1279/hdl/Cyclic_Prefix_v0_1_M00_AXIS.v,1522919662,verilog,,,,Cyclic_Prefix_v0_1_M00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/1279/hdl/Cyclic_Prefix_v0_1_S00_AXI.v,1522919662,verilog,,,,Cyclic_Prefix_v0_1_S00_AXI,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/1279/hdl/Cyclic_Prefix_v0_1_S00_AXIS.v,1522919662,verilog,,,,Cyclic_Prefix_v0_1_S00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/2e37/xlconcat.v,1522919662,verilog,,,,xlconcat,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1.v,1522919662,verilog,,,,Pilot_Insertion_v0_1,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1_M00_AXIS.v,1522919662,verilog,,,,Pilot_Insertion_v0_1_M00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1_S00_AXI.v,1522919662,verilog,,,,Pilot_Insertion_v0_1_S00_AXI,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/4046/hdl/Pilot_Insertion_v0_1_S00_AXIS.v,1522919662,verilog,,,,Pilot_Insertion_v0_1_S00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/4046/hdl/Pilot_Top.v,1522919662,verilog,,,,Pilot_Top,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/9874/hdl/QAM_2.v,1522155974,verilog,,,,qam_2,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1.v,1522155974,verilog,,,,QAM_Modulator_v0_1,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1_M00_AXIS.v,1522155974,verilog,,,,QAM_Modulator_v0_1_M00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1_S00_AXI.v,1522155974,verilog,,,,QAM_Modulator_v0_1_S00_AXI,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/9874/hdl/QAM_Modulator_v0_1_S00_AXIS.v,1522155974,verilog,,,,QAM_Modulator_v0_1_S00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/9874/hdl/QAM_Top.v,1522155974,verilog,,,,qam_top,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/deb1/hdl/Preamble_v0_1.v,1522919662,verilog,,,,Preamble_v0_1,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/deb1/hdl/Preamble_v0_1_M00_AXIS.v,1522919662,verilog,,,,Preamble_v0_1_M00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/deb1/hdl/Preamble_v0_1_S00_AXI.v,1522919662,verilog,,,,Preamble_v0_1_S00_AXI,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/deb1/hdl/Preamble_v0_1_S00_AXIS.v,1522919662,verilog,,,,Preamble_v0_1_S00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/deb1/hdl/preamble.v,1522919662,verilog,,,,preamble,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/f45d/hdl/FFT_Controller_v0_1.v,1522920627,verilog,,,,FFT_Controller_v0_1,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/f45d/hdl/FFT_Controller_v0_1_M00_AXIS.v,1522920790,verilog,,,,FFT_Controller_v0_1_M00_AXIS,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/f45d/hdl/FFT_Controller_v0_1_S00_AXI.v,1522919662,verilog,,,,FFT_Controller_v0_1_S00_AXI,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.ip_user_files/bd/design_1/ipshared/f45d/hdl/controller.v,1522919662,verilog,,,,controller,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
/home/alex/GitHub/IFFT_Verilog/Verilog/OFDM/ofdm_baseband/ofdm_baseband.srcs/sim_1/new/baseband_tb.v,1522921027,verilog,,,,baseband_tb,,,../../../ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl,,,,,
