--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml memory_top.twx memory_top.ncd -o memory_top.twr
memory_top.pcf -ucf Spartan3EMaster.ucf

Design file:              memory_top.ncd
Physical constraint file: memory_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 243 paths analyzed, 134 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.218ns.
--------------------------------------------------------------------------------

Paths for end point good_read_next_15 (SLICE_X20Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sramCtl/state_FSM_FFd5 (FF)
  Destination:          good_read_next_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.058 - 0.069)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sramCtl/state_FSM_FFd5 to good_read_next_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.YQ      Tcko                  0.652   sramCtl/state_FSM_FFd6
                                                       sramCtl/state_FSM_FFd5
    SLICE_X37Y49.F3      net (fanout=34)       2.660   sramCtl/state_FSM_FFd5
    SLICE_X37Y49.X       Tilo                  0.704   good_read_next_not0001
                                                       good_read_next_not00011
    SLICE_X20Y30.CE      net (fanout=8)        2.636   good_read_next_not0001
    SLICE_X20Y30.CLK     Tceck                 0.555   good_read_next<15>
                                                       good_read_next_15
    -------------------------------------------------  ---------------------------
    Total                                      7.207ns (1.911ns logic, 5.296ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point good_read_next_14 (SLICE_X20Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sramCtl/state_FSM_FFd5 (FF)
  Destination:          good_read_next_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.058 - 0.069)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sramCtl/state_FSM_FFd5 to good_read_next_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.YQ      Tcko                  0.652   sramCtl/state_FSM_FFd6
                                                       sramCtl/state_FSM_FFd5
    SLICE_X37Y49.F3      net (fanout=34)       2.660   sramCtl/state_FSM_FFd5
    SLICE_X37Y49.X       Tilo                  0.704   good_read_next_not0001
                                                       good_read_next_not00011
    SLICE_X20Y30.CE      net (fanout=8)        2.636   good_read_next_not0001
    SLICE_X20Y30.CLK     Tceck                 0.555   good_read_next<15>
                                                       good_read_next_14
    -------------------------------------------------  ---------------------------
    Total                                      7.207ns (1.911ns logic, 5.296ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point good_read_next_11 (SLICE_X15Y34.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sramCtl/state_FSM_FFd5 (FF)
  Destination:          good_read_next_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.963ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.022 - 0.024)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sramCtl/state_FSM_FFd5 to good_read_next_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.YQ      Tcko                  0.652   sramCtl/state_FSM_FFd6
                                                       sramCtl/state_FSM_FFd5
    SLICE_X37Y49.F3      net (fanout=34)       2.660   sramCtl/state_FSM_FFd5
    SLICE_X37Y49.X       Tilo                  0.704   good_read_next_not0001
                                                       good_read_next_not00011
    SLICE_X15Y34.CE      net (fanout=8)        2.392   good_read_next_not0001
    SLICE_X15Y34.CLK     Tceck                 0.555   good_read_next<11>
                                                       good_read_next_11
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (1.911ns logic, 5.052ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point good_read_3 (SLICE_X22Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               good_read_next_3 (FF)
  Destination:          good_read_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: good_read_next_3 to good_read_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.XQ      Tcko                  0.473   good_read_next<3>
                                                       good_read_next_3
    SLICE_X22Y38.BX      net (fanout=1)        0.364   good_read_next<3>
    SLICE_X22Y38.CLK     Tckdi       (-Th)    -0.134   good_read<3>
                                                       good_read_3
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.607ns logic, 0.364ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Paths for end point addr_3 (SLICE_X64Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_next_3 (FF)
  Destination:          addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: addr_next_3 to addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y45.XQ      Tcko                  0.474   addr_next<3>
                                                       addr_next_3
    SLICE_X64Y44.BX      net (fanout=1)        0.364   addr_next<3>
    SLICE_X64Y44.CLK     Tckdi       (-Th)    -0.134   addr<3>
                                                       addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.608ns logic, 0.364ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point sramCtl/state_FSM_FFd7 (SLICE_X15Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sramCtl/state_FSM_FFd8 (FF)
  Destination:          sramCtl/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sramCtl/state_FSM_FFd8 to sramCtl/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.XQ      Tcko                  0.473   sramCtl/state_FSM_FFd8
                                                       sramCtl/state_FSM_FFd8
    SLICE_X15Y28.BY      net (fanout=1)        0.379   sramCtl/state_FSM_FFd8
    SLICE_X15Y28.CLK     Tckdi       (-Th)    -0.135   sramCtl/state_FSM_FFd8
                                                       sramCtl/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.608ns logic, 0.379ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: sramCtl/Rs2m<1>/SR
  Logical resource: sramCtl/Rs2m_1/SR
  Location pin: SLICE_X3Y41.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: sramCtl/Rs2m<1>/SR
  Logical resource: sramCtl/Rs2m_1/SR
  Location pin: SLICE_X3Y41.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: sramCtl/Rs2m<1>/SR
  Logical resource: sramCtl/Rs2m_0/SR
  Location pin: SLICE_X3Y41.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.218|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 243 paths, 0 nets, and 196 connections

Design statistics:
   Minimum period:   7.218ns{1}   (Maximum frequency: 138.543MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 23 18:44:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



