{
  "module_name": "psoc_global_conf_regs.h",
  "hash_id": "68c5dfd0bb1a5371e5ced0c23411605e5cd47b3017600b039f52b3742d50cff9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/psoc_global_conf_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PSOC_GLOBAL_CONF_REGS_H_\n#define ASIC_REG_PSOC_GLOBAL_CONF_REGS_H_\n\n \n\n#define mmPSOC_GLOBAL_CONF_NON_RST_FLOPS_0                           0xC4B000\n\n#define mmPSOC_GLOBAL_CONF_NON_RST_FLOPS_1                           0xC4B004\n\n#define mmPSOC_GLOBAL_CONF_NON_RST_FLOPS_2                           0xC4B008\n\n#define mmPSOC_GLOBAL_CONF_NON_RST_FLOPS_3                           0xC4B00C\n\n#define mmPSOC_GLOBAL_CONF_PCI_FW_FSM                                0xC4B020\n\n#define mmPSOC_GLOBAL_CONF_BOOT_SEQ_RE_START                         0xC4B024\n\n#define mmPSOC_GLOBAL_CONF_BTM_FSM                                   0xC4B028\n\n#define mmPSOC_GLOBAL_CONF_SW_BTM_FSM                                0xC4B030\n\n#define mmPSOC_GLOBAL_CONF_SW_BOOT_SEQ_FSM                           0xC4B034\n\n#define mmPSOC_GLOBAL_CONF_BOOT_SEQ_TIMEOUT                          0xC4B038\n\n#define mmPSOC_GLOBAL_CONF_SPI_MEM_EN                                0xC4B040\n\n#define mmPSOC_GLOBAL_CONF_PRSTN                                     0xC4B044\n\n#define mmPSOC_GLOBAL_CONF_PCIE_EN                                   0xC4B048\n\n#define mmPSOC_GLOBAL_CONF_SPI_IMG_STS                               0xC4B050\n\n#define mmPSOC_GLOBAL_CONF_BOOT_SEQ_FSM                              0xC4B054\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_0                              0xC4B100\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_1                              0xC4B104\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_2                              0xC4B108\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_3                              0xC4B10C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_4                              0xC4B110\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_5                              0xC4B114\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_6                              0xC4B118\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_7                              0xC4B11C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_8                              0xC4B120\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_9                              0xC4B124\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_10                             0xC4B128\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_11                             0xC4B12C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_12                             0xC4B130\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_13                             0xC4B134\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_14                             0xC4B138\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_15                             0xC4B13C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_16                             0xC4B140\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_17                             0xC4B144\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_18                             0xC4B148\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_19                             0xC4B14C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_20                             0xC4B150\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_21                             0xC4B154\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_22                             0xC4B158\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_23                             0xC4B15C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_24                             0xC4B160\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_25                             0xC4B164\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_26                             0xC4B168\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_27                             0xC4B16C\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_28                             0xC4B170\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_29                             0xC4B174\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_30                             0xC4B178\n\n#define mmPSOC_GLOBAL_CONF_SCRATCHPAD_31                             0xC4B17C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_0                               0xC4B200\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_1                               0xC4B204\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_2                               0xC4B208\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_3                               0xC4B20C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_4                               0xC4B210\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_5                               0xC4B214\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_6                               0xC4B218\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_7                               0xC4B21C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_8                               0xC4B220\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_9                               0xC4B224\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_10                              0xC4B228\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_11                              0xC4B22C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_12                              0xC4B230\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_13                              0xC4B234\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_14                              0xC4B238\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_15                              0xC4B23C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_16                              0xC4B240\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_17                              0xC4B244\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_18                              0xC4B248\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_19                              0xC4B24C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_20                              0xC4B250\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_21                              0xC4B254\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_22                              0xC4B258\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_23                              0xC4B25C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_24                              0xC4B260\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_25                              0xC4B264\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_26                              0xC4B268\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_27                              0xC4B26C\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_28                              0xC4B270\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_29                              0xC4B274\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_30                              0xC4B278\n\n#define mmPSOC_GLOBAL_CONF_SEMAPHORE_31                              0xC4B27C\n\n#define mmPSOC_GLOBAL_CONF_WARM_REBOOT                               0xC4B300\n\n#define mmPSOC_GLOBAL_CONF_UBOOT_MAGIC                               0xC4B304\n\n#define mmPSOC_GLOBAL_CONF_SPL_SOURCE                                0xC4B308\n\n#define mmPSOC_GLOBAL_CONF_I2C_MSTR1_DBG                             0xC4B30C\n\n#define mmPSOC_GLOBAL_CONF_I2C_SLV                                   0xC4B310\n\n#define mmPSOC_GLOBAL_CONF_I2C_SLV_INTR_MASK                         0xC4B314\n\n#define mmPSOC_GLOBAL_CONF_APP_STATUS                                0xC4B320\n\n#define mmPSOC_GLOBAL_CONF_BTL_STS                                   0xC4B340\n\n#define mmPSOC_GLOBAL_CONF_TIMEOUT_INTR                              0xC4B350\n\n#define mmPSOC_GLOBAL_CONF_COMB_TIMEOUT_INTR                         0xC4B354\n\n#define mmPSOC_GLOBAL_CONF_PERIPH_INTR                               0xC4B358\n\n#define mmPSOC_GLOBAL_CONF_COMB_PERIPH_INTR                          0xC4B35C\n\n#define mmPSOC_GLOBAL_CONF_AXI_ERR_INTR                              0xC4B360\n\n#define mmPSOC_GLOBAL_CONF_TARGETID                                  0xC4B400\n\n#define mmPSOC_GLOBAL_CONF_EMMC_INT_VOL_STABLE                       0xC4B420\n\n#define mmPSOC_GLOBAL_CONF_MII_ADDR                                  0xC4B424\n\n#define mmPSOC_GLOBAL_CONF_MII_SPEED                                 0xC4B428\n\n#define mmPSOC_GLOBAL_CONF_BOOT_STRAP_PINS                           0xC4B430\n\n#define mmPSOC_GLOBAL_CONF_MEM_REPAIR_CTRL                           0xC4B450\n\n#define mmPSOC_GLOBAL_CONF_MEM_REPAIR_STS                            0xC4B454\n\n#define mmPSOC_GLOBAL_CONF_OUTSTANT_TRANS                            0xC4B458\n\n#define mmPSOC_GLOBAL_CONF_MASK_REQ                                  0xC4B45C\n\n#define mmPSOC_GLOBAL_CONF_PRSTN_RST_CFG                             0xC4B470\n\n#define mmPSOC_GLOBAL_CONF_SW_ALL_RST_CFG                            0xC4B474\n\n#define mmPSOC_GLOBAL_CONF_WD_RST_CFG                                0xC4B478\n\n#define mmPSOC_GLOBAL_CONF_MNL_RST_CFG                               0xC4B47C\n\n#define mmPSOC_GLOBAL_CONF_UNIT_RST_N                                0xC4B480\n\n#define mmPSOC_GLOBAL_CONF_PRSTN_MASK                                0xC4B484\n\n#define mmPSOC_GLOBAL_CONF_WD_MASK                                   0xC4B488\n\n#define mmPSOC_GLOBAL_CONF_RST_SRC                                   0xC4B490\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_0                             0xC4B500\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_1                             0xC4B504\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_2                             0xC4B508\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_3                             0xC4B50C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_4                             0xC4B510\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_5                             0xC4B514\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_6                             0xC4B518\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_7                             0xC4B51C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_8                             0xC4B520\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_9                             0xC4B524\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_10                            0xC4B528\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_11                            0xC4B52C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_12                            0xC4B530\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_13                            0xC4B534\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_14                            0xC4B538\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_15                            0xC4B53C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_16                            0xC4B540\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_17                            0xC4B544\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_18                            0xC4B548\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_19                            0xC4B54C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_20                            0xC4B550\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_21                            0xC4B554\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_22                            0xC4B558\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_23                            0xC4B55C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_24                            0xC4B560\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_25                            0xC4B564\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_26                            0xC4B568\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_27                            0xC4B56C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_28                            0xC4B570\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_29                            0xC4B574\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_30                            0xC4B578\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_31                            0xC4B57C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_32                            0xC4B580\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_33                            0xC4B584\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_34                            0xC4B588\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_35                            0xC4B58C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_36                            0xC4B590\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_37                            0xC4B594\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_38                            0xC4B598\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_39                            0xC4B59C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_40                            0xC4B5A0\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_41                            0xC4B5A4\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_42                            0xC4B5A8\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_43                            0xC4B5AC\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_44                            0xC4B5B0\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_45                            0xC4B5B4\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_46                            0xC4B5B8\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_47                            0xC4B5BC\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_48                            0xC4B5C0\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_49                            0xC4B5C4\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_50                            0xC4B5C8\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_51                            0xC4B5CC\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_52                            0xC4B5D0\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_53                            0xC4B5D4\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_54                            0xC4B5D8\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_55                            0xC4B5DC\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_56                            0xC4B5E0\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_57                            0xC4B5E4\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_58                            0xC4B5E8\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_59                            0xC4B5EC\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_60                            0xC4B5F0\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_61                            0xC4B5F4\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_62                            0xC4B5F8\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_63                            0xC4B5FC\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_64                            0xC4B600\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_65                            0xC4B604\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_66                            0xC4B608\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_67                            0xC4B60C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_CFG_68                            0xC4B610\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_0                             0xC4B640\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_1                             0xC4B644\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_2                             0xC4B648\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_3                             0xC4B64C\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_4                             0xC4B650\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_5                             0xC4B654\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_6                             0xC4B658\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_7                             0xC4B65C\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_8                             0xC4B660\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_9                             0xC4B664\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_10                            0xC4B668\n\n#define mmPSOC_GLOBAL_CONF_PAD_3V3_CFG_11                            0xC4B66C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_INPUT_0                           0xC4B680\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_INPUT_1                           0xC4B684\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_INPUT_2                           0xC4B688\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_INPUT_3                           0xC4B68C\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_INPUT_4                           0xC4B690\n\n#define mmPSOC_GLOBAL_CONF_PAD_1V8_INPUT_5                           0xC4B694\n\n#define mmPSOC_GLOBAL_CONF_BNK3V3_MS                                 0xC4B6E0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_0                             0xC4B700\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_1                             0xC4B704\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_2                             0xC4B708\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_3                             0xC4B70C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_4                             0xC4B710\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_5                             0xC4B714\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_6                             0xC4B718\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_7                             0xC4B71C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_8                             0xC4B720\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_9                             0xC4B724\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_10                            0xC4B728\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_11                            0xC4B72C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_12                            0xC4B730\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_13                            0xC4B734\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_14                            0xC4B738\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_15                            0xC4B73C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_16                            0xC4B740\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_17                            0xC4B744\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_18                            0xC4B748\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_19                            0xC4B74C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_20                            0xC4B750\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_21                            0xC4B754\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_22                            0xC4B758\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_23                            0xC4B75C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_24                            0xC4B760\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_25                            0xC4B764\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_26                            0xC4B768\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_27                            0xC4B76C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_28                            0xC4B770\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_29                            0xC4B774\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_30                            0xC4B778\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_31                            0xC4B77C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_32                            0xC4B780\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_33                            0xC4B784\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_34                            0xC4B788\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_35                            0xC4B78C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_36                            0xC4B790\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_37                            0xC4B794\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_38                            0xC4B798\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_39                            0xC4B79C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_40                            0xC4B7A0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_41                            0xC4B7A4\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_42                            0xC4B7A8\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_43                            0xC4B7AC\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_44                            0xC4B7B0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_45                            0xC4B7B4\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_46                            0xC4B7B8\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_47                            0xC4B7BC\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_48                            0xC4B7C0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_49                            0xC4B7C4\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_50                            0xC4B7C8\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_51                            0xC4B7CC\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_52                            0xC4B7D0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_53                            0xC4B7D4\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_54                            0xC4B7D8\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_55                            0xC4B7DC\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_56                            0xC4B7E0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_57                            0xC4B7E4\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_58                            0xC4B7E8\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_59                            0xC4B7EC\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_60                            0xC4B7F0\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_61                            0xC4B7F4\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_62                            0xC4B7F8\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_63                            0xC4B7FC\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_64                            0xC4B800\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_65                            0xC4B804\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_66                            0xC4B808\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_67                            0xC4B80C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_68                            0xC4B810\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_69                            0xC4B814\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_70                            0xC4B818\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_71                            0xC4B81C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_72                            0xC4B820\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_73                            0xC4B824\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_74                            0xC4B828\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_75                            0xC4B82C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_76                            0xC4B830\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_77                            0xC4B834\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_78                            0xC4B838\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_79                            0xC4B83C\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_80                            0xC4B840\n\n#define mmPSOC_GLOBAL_CONF_PAD_DEFAULT_81                            0xC4B844\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_0                                 0xC4B900\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_1                                 0xC4B904\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_2                                 0xC4B908\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_3                                 0xC4B90C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_4                                 0xC4B910\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_5                                 0xC4B914\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_6                                 0xC4B918\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_7                                 0xC4B91C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_8                                 0xC4B920\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_9                                 0xC4B924\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_10                                0xC4B928\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_11                                0xC4B92C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_12                                0xC4B930\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_13                                0xC4B934\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_14                                0xC4B938\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_15                                0xC4B93C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_16                                0xC4B940\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_17                                0xC4B944\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_18                                0xC4B948\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_19                                0xC4B94C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_20                                0xC4B950\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_21                                0xC4B954\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_22                                0xC4B958\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_23                                0xC4B95C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_24                                0xC4B960\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_25                                0xC4B964\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_26                                0xC4B968\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_27                                0xC4B96C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_28                                0xC4B970\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_29                                0xC4B974\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_30                                0xC4B978\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_31                                0xC4B97C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_32                                0xC4B980\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_33                                0xC4B984\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_34                                0xC4B988\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_35                                0xC4B98C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_36                                0xC4B990\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_37                                0xC4B994\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_38                                0xC4B998\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_39                                0xC4B99C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_40                                0xC4B9A0\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_41                                0xC4B9A4\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_42                                0xC4B9A8\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_43                                0xC4B9AC\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_44                                0xC4B9B0\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_45                                0xC4B9B4\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_46                                0xC4B9B8\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_47                                0xC4B9BC\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_48                                0xC4B9C0\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_49                                0xC4B9C4\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_50                                0xC4B9C8\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_51                                0xC4B9CC\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_52                                0xC4B9D0\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_53                                0xC4B9D4\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_54                                0xC4B9D8\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_55                                0xC4B9DC\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_56                                0xC4B9E0\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_57                                0xC4B9E4\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_58                                0xC4B9E8\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_59                                0xC4B9EC\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_60                                0xC4B9F0\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_61                                0xC4B9F4\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_62                                0xC4B9F8\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_63                                0xC4B9FC\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_64                                0xC4BA00\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_65                                0xC4BA04\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_66                                0xC4BA08\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_67                                0xC4BA0C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_68                                0xC4BA10\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_69                                0xC4BA14\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_70                                0xC4BA18\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_71                                0xC4BA1C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_72                                0xC4BA20\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_73                                0xC4BA24\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_74                                0xC4BA28\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_75                                0xC4BA2C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_76                                0xC4BA30\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_77                                0xC4BA34\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_78                                0xC4BA38\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_79                                0xC4BA3C\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_80                                0xC4BA40\n\n#define mmPSOC_GLOBAL_CONF_PAD_SEL_81                                0xC4BA44\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}