/*
 * Copyright (c) 2006-2022, RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Change Logs:
 * Date           Author       Notes
 * 2022-11-26     GuEe-GUI     first version
 */

#include "can_dm.h"

#define DBG_TAG "canfd.rockchip"
#define DBG_LVL DBG_INFO
#include <rtdbg.h>

#define CAN_MODE            0x00
#define CAN_CMD             0x04
#define CAN_STATE           0x08
#define CAN_INT             0x0c
#define CAN_INT_MASK        0x10
#define CAN_LOSTARB_CODE    0x28
#define CAN_ERR_CODE        0x2c
#define CAN_RX_ERR_CNT      0x34
#define CAN_TX_ERR_CNT      0x38
#define CAN_IDCODE          0x3c
#define CAN_IDMASK          0x40
#define CAN_NBTP            0x100
#define CAN_DBTP            0x104
#define CAN_TDCR            0x108
#define CAN_TSCC            0x10c
#define CAN_TSCV            0x110
#define CAN_TXEFC           0x114
#define CAN_RXFC            0x118
#define CAN_AFC             0x11c
#define CAN_IDCODE0         0x120
#define CAN_IDMASK0         0x124
#define CAN_IDCODE1         0x128
#define CAN_IDMASK1         0x12c
#define CAN_IDCODE2         0x130
#define CAN_IDMASK2         0x134
#define CAN_IDCODE3         0x138
#define CAN_IDMASK3         0x13c
#define CAN_IDCODE4         0x140
#define CAN_IDMASK4         0x144
#define CAN_TXFIC           0x200
#define CAN_TXID            0x204
#define CAN_TXDAT0          0x208
#define CAN_TXDAT1          0x20c
#define CAN_TXDAT2          0x210
#define CAN_TXDAT3          0x214
#define CAN_TXDAT4          0x218
#define CAN_TXDAT5          0x21c
#define CAN_TXDAT6          0x220
#define CAN_TXDAT7          0x224
#define CAN_TXDAT8          0x228
#define CAN_TXDAT9          0x22c
#define CAN_TXDAT10         0x230
#define CAN_TXDAT11         0x234
#define CAN_TXDAT12         0x238
#define CAN_TXDAT13         0x23c
#define CAN_TXDAT14         0x240
#define CAN_TXDAT15         0x244
#define CAN_RXFIC           0x300
#define CAN_RXID            0x304
#define CAN_RXTS            0x308
#define CAN_RXDAT0          0x30c
#define CAN_RXDAT1          0x310
#define CAN_RXDAT2          0x314
#define CAN_RXDAT3          0x318
#define CAN_RXDAT4          0x31c
#define CAN_RXDAT5          0x320
#define CAN_RXDAT6          0x324
#define CAN_RXDAT7          0x328
#define CAN_RXDAT8          0x32c
#define CAN_RXDAT9          0x330
#define CAN_RXDAT10         0x334
#define CAN_RXDAT11         0x338
#define CAN_RXDAT12         0x33c
#define CAN_RXDAT13         0x340
#define CAN_RXDAT14         0x344
#define CAN_RXDAT15         0x348
#define CAN_RXFRD           0x400
#define CAN_TXEFRD          0x500

enum
{
    ROCKCHIP_CANFD_MODE = 0,
    ROCKCHIP_CAN_MODE,
};

#define DATE_LENGTH_12_BYTE     0x9
#define DATE_LENGTH_16_BYTE     0xa
#define DATE_LENGTH_20_BYTE     0xb
#define DATE_LENGTH_24_BYTE     0xc
#define DATE_LENGTH_32_BYTE     0xd
#define DATE_LENGTH_48_BYTE     0xe
#define DATE_LENGTH_64_BYTE     0xf

#define SLEEP_STATE             RT_BIT(6)
#define BUS_OFF_STATE           RT_BIT(5)
#define ERROR_WARNING_STATE     RT_BIT(4)
#define TX_PERIOD_STATE         RT_BIT(3)
#define RX_PERIOD_STATE         RT_BIT(2)
#define TX_BUFFER_FULL_STATE    RT_BIT(1)
#define RX_BUFFER_FULL_STATE    RT_BIT(0)

#define CAN_TX0_REQ             RT_BIT(0)
#define CAN_TX1_REQ             RT_BIT(1)
#define CAN_TX_REQ_FULL         ((CAN_TX0_REQ) | (CAN_TX1_REQ))

#define MODE_FDOE               RT_BIT(15)
#define MODE_BRSD               RT_BIT(13)
#define MODE_SPACE_RX           RT_BIT(12)
#define MODE_AUTO_RETX          RT_BIT(10)
#define MODE_RXSORT             RT_BIT(7)
#define MODE_TXORDER            RT_BIT(6)
#define MODE_RXSTX              RT_BIT(5)
#define MODE_LBACK              RT_BIT(4)
#define MODE_SILENT             RT_BIT(3)
#define MODE_SELF_TEST          RT_BIT(2)
#define MODE_SLEEP              RT_BIT(1)
#define RESET_MODE              0
#define WORK_MODE               RT_BIT(0)

#define RX_FINISH_INT           RT_BIT(0)
#define TX_FINISH_INT           RT_BIT(1)
#define ERR_WARN_INT            RT_BIT(2)
#define RX_BUF_OV_INT           RT_BIT(3)
#define PASSIVE_ERR_INT         RT_BIT(4)
#define TX_LOSTARB_INT          RT_BIT(5)
#define BUS_ERR_INT             RT_BIT(6)
#define RX_FIFO_FULL_INT        RT_BIT(7)
#define RX_FIFO_OV_INT          RT_BIT(8)
#define BUS_OFF_INT             RT_BIT(9)
#define BUS_OFF_RECOVERY_INT    RT_BIT(10)
#define TSC_OV_INT              RT_BIT(11)
#define TXE_FIFO_OV_INT         RT_BIT(12)
#define TXE_FIFO_FULL_INT       RT_BIT(13)
#define WAKEUP_INT              RT_BIT(14)

#define ERR_TYPE_MASK           RT_GENMASK(28, 26)
#define ERR_TYPE_SHIFT          26
#define BIT_ERR                 0
#define STUFF_ERR               1
#define FORM_ERR                2
#define ACK_ERR                 3
#define CRC_ERR                 4
#define ERR_DIR_RX              RT_BIT(25)
#define ERR_LOC_MASK            RT_GENMASK(15, 0)

/* Nominal Bit Timing & Prescaler Register (NBTP) */
#define NBTP_MODE_3_SAMPLES     RT_BIT(31)
#define NBTP_NSJW_SHIFT         24
#define NBTP_NSJW_MASK          (0x7f << NBTP_NSJW_SHIFT)
#define NBTP_NBRP_SHIFT         16
#define NBTP_NBRP_MASK          (0xff << NBTP_NBRP_SHIFT)
#define NBTP_NTSEG2_SHIFT       8
#define NBTP_NTSEG2_MASK        (0x7f << NBTP_NTSEG2_SHIFT)
#define NBTP_NTSEG1_SHIFT       0
#define NBTP_NTSEG1_MASK        (0x7f << NBTP_NTSEG1_SHIFT)

/* Data Bit Timing & Prescaler Register (DBTP) */
#define DBTP_MODE_3_SAMPLES     RT_BIT(21)
#define DBTP_DSJW_SHIFT         17
#define DBTP_DSJW_MASK          (0xf << DBTP_DSJW_SHIFT)
#define DBTP_DBRP_SHIFT         9
#define DBTP_DBRP_MASK          (0xff << DBTP_DBRP_SHIFT)
#define DBTP_DTSEG2_SHIFT       5
#define DBTP_DTSEG2_MASK        (0xf << DBTP_DTSEG2_SHIFT)
#define DBTP_DTSEG1_SHIFT       0
#define DBTP_DTSEG1_MASK        (0x1f << DBTP_DTSEG1_SHIFT)

/* Transmitter Delay Compensation Register (TDCR) */
#define TDCR_TDCO_SHIFT         1
#define TDCR_TDCO_MASK          (0x3f << TDCR_TDCO_SHIFT)
#define TDCR_TDC_ENABLE         RT_BIT(0)

#define TX_FD_ENABLE            RT_BIT(5)
#define TX_FD_BRS_ENABLE        RT_BIT(4)

#define FIFO_ENABLE             RT_BIT(0)

#define FORMAT_SHIFT            7
#define FORMAT_MASK             (0x1 << FORMAT_SHIFT)
#define RTR_SHIFT               6
#define RTR_MASK                (0x1 << RTR_SHIFT)
#define FDF_SHIFT               5
#define FDF_MASK                (0x1 << FDF_SHIFT)
#define BRS_SHIFT               4
#define BRS_MASK                (0x1 << BRS_SHIFT)
#define TDC_SHIFT               1
#define TDC_MASK                (0x3f << TDC_SHIFT)
#define DLC_SHIFT               0
#define DLC_MASK                (0xf << DLC_SHIFT)

#define CAN_RF_SIZE             0x48
#define CAN_TEF_SIZE            0x8
#define CAN_TXEFRD_OFFSET(n)    (CAN_TXEFRD + CAN_TEF_SIZE * (n))
#define CAN_RXFRD_OFFSET(n)     (CAN_RXFRD + CAN_RF_SIZE * (n))

#define CAN_RX_FILTER_MASK      0x1fffffff

struct rockchip_canfd
{
    struct rt_can_device parent;

    int irq;
    void *regs;
    rt_ubase_t mode;

    struct rt_can_msg rx_msg, tx_msg;

    struct rt_clk_array *clk_arr;
    struct rt_reset_control *rstc;
};

#define raw_to_rockchip_canfd(raw) rt_container_of(raw, struct rockchip_canfd, parent)

rt_inline rt_uint32_t rockchip_canfd_read(struct rockchip_canfd *rk_canfd,
        int offset)
{
    return HWREG32(rk_canfd->regs + offset);
}

rt_inline void rockchip_canfd_write(struct rockchip_canfd *rk_canfd,
        int offset, rt_uint32_t val)
{
    HWREG32(rk_canfd->regs + offset) = val;
}

static rt_err_t set_reset_mode(struct rockchip_canfd *rk_canfd)
{
    rt_reset_control_assert(rk_canfd->rstc);
    rt_hw_us_delay(2);
    rt_reset_control_deassert(rk_canfd->rstc);

    rockchip_canfd_write(rk_canfd, CAN_MODE, 0);

    return RT_EOK;
}

static rt_err_t set_normal_mode(struct rockchip_canfd *rk_canfd)
{
    rt_uint32_t val;

    val = rockchip_canfd_read(rk_canfd, CAN_MODE);
    val |= WORK_MODE;
    rockchip_canfd_write(rk_canfd, CAN_MODE, val);

    return RT_EOK;
}

static rt_err_t rockchip_canfd_configure(struct rt_can_device *can, struct can_configure *conf)
{
    rt_uint32_t val, reg_btp;
    rt_uint16_t n_brp, n_tseg1, n_tseg2, d_brp, d_tseg1, d_tseg2, tdc = 0, sjw = 0;
    struct rockchip_canfd *rk_canfd = raw_to_rockchip_canfd(can);

    set_reset_mode(rk_canfd);

    rockchip_canfd_write(rk_canfd, CAN_INT_MASK, 0xffff);

    /* RECEIVING FILTER, accept all */
    rockchip_canfd_write(rk_canfd, CAN_IDCODE, 0);
    rockchip_canfd_write(rk_canfd, CAN_IDMASK, CAN_RX_FILTER_MASK);
    rockchip_canfd_write(rk_canfd, CAN_IDCODE0, 0);
    rockchip_canfd_write(rk_canfd, CAN_IDMASK0, CAN_RX_FILTER_MASK);
    rockchip_canfd_write(rk_canfd, CAN_IDCODE1, 0);
    rockchip_canfd_write(rk_canfd, CAN_IDMASK1, CAN_RX_FILTER_MASK);
    rockchip_canfd_write(rk_canfd, CAN_IDCODE2, 0);
    rockchip_canfd_write(rk_canfd, CAN_IDMASK2, CAN_RX_FILTER_MASK);
    rockchip_canfd_write(rk_canfd, CAN_IDCODE3, 0);
    rockchip_canfd_write(rk_canfd, CAN_IDMASK3, CAN_RX_FILTER_MASK);
    rockchip_canfd_write(rk_canfd, CAN_IDCODE4, 0);
    rockchip_canfd_write(rk_canfd, CAN_IDMASK4, CAN_RX_FILTER_MASK);

    /* Set mode */
    val = rockchip_canfd_read(rk_canfd, CAN_MODE);

    /* RX fifo enable */
    rockchip_canfd_write(rk_canfd, CAN_RXFC,
                 rockchip_canfd_read(rk_canfd, CAN_RXFC) | FIFO_ENABLE);

    /* Mode */
    switch (conf->mode)
    {
    case RT_CAN_MODE_NORMAL:
        val |= MODE_FDOE;
        rockchip_canfd_write(rk_canfd, CAN_TXFIC,
                rockchip_canfd_read(rk_canfd, CAN_TXFIC) | TX_FD_ENABLE);
        break;

    case RT_CAN_MODE_LISTEN:
        val |= MODE_SILENT;
        break;

    case RT_CAN_MODE_LOOPBACK:
        val |= MODE_SELF_TEST | MODE_LBACK;
        break;
    }

    val |= MODE_AUTO_RETX;

    rockchip_canfd_write(rk_canfd, CAN_MODE, val);

    switch (conf->baud_rate)
    {
    case CAN1MBaud:
        d_brp = 4;
        d_tseg1 = 13;
        d_tseg2 = 4;
        n_brp = 4;
        n_tseg1 = 13;
        n_tseg2 = 4;
        break;

    case CAN800kBaud:
        d_brp = 4;
        d_tseg1 = 18;
        d_tseg2 = 4;
        n_brp = 4;
        n_tseg1 = 18;
        n_tseg2 = 4;
        break;

    case CAN500kBaud:
        d_brp = 9;
        d_tseg1 = 13;
        d_tseg2 = 4;
        n_brp = 4;
        n_tseg1 = 33;
        n_tseg2 = 4;
        break;

    case CAN250kBaud:
        d_brp = 9;
        d_tseg1 = 24;
        d_tseg2 = 13;
        n_brp = 4;
        n_tseg1 = 68;
        n_tseg2 = 9;
        break;

    case CAN125kBaud:
        d_brp = 24;
        d_tseg1 = 13;
        d_tseg2 = 4;
        n_brp = 9;
        n_tseg1 = 43;
        n_tseg2 = 4;
        break;

    case CAN100kBaud:
        d_brp = 24;
        d_tseg1 = 33;
        d_tseg2 = 4;
        n_brp = 24;
        n_tseg1 = 33;
        n_tseg2 = 4;
        break;

    case CAN50kBaud:
        d_brp = 49;
        d_tseg1 = 13;
        d_tseg2 = 4;
        n_brp = 24;
        n_tseg1 = 68;
        n_tseg2 = 9;
        break;

    default:
        d_brp = 4;
        d_tseg1 = 13;
        d_tseg2 = 4;
        n_brp = 4;
        n_tseg1 = 13;
        n_tseg2 = 4;
        break;
    }

    reg_btp = (n_brp << NBTP_NBRP_SHIFT) | (sjw << NBTP_NSJW_SHIFT) |
            (n_tseg1 << NBTP_NTSEG1_SHIFT) | (n_tseg2 << NBTP_NTSEG2_SHIFT);

    rockchip_canfd_write(rk_canfd, CAN_NBTP, reg_btp);

    reg_btp |= (d_brp << DBTP_DBRP_SHIFT) | (sjw << DBTP_DSJW_SHIFT) |
            (d_tseg1 << DBTP_DTSEG1_SHIFT) | (d_tseg2 << DBTP_DTSEG2_SHIFT);

    rockchip_canfd_write(rk_canfd, CAN_DBTP, reg_btp);

    if (tdc)
    {
        rockchip_canfd_write(rk_canfd, CAN_TDCR,
                rockchip_canfd_read(rk_canfd, CAN_TDCR) | (tdc << TDC_SHIFT));
    }

    set_normal_mode(rk_canfd);

    rockchip_canfd_write(rk_canfd, CAN_INT_MASK, 0);

    return RT_EOK;
}

static rt_err_t rockchip_canfd_control(struct rt_can_device *can, int cmd, void *args)
{
    struct rockchip_canfd *rk_canfd = raw_to_rockchip_canfd(can);

    switch (cmd)
    {
    case RT_CAN_CMD_SET_MODE:
        switch ((rt_base_t)args)
        {
        case RT_CAN_MODE_NORMAL:
        case RT_CAN_MODE_LISTEN:
        case RT_CAN_MODE_LOOPBACK:
        case RT_CAN_MODE_LOOPBACKANLISTEN:
            can->config.mode = (rt_uint32_t)(rt_base_t)args;
            break;

        default:
            return -RT_ENOSYS;
        }
        break;

    case RT_CAN_CMD_SET_BAUD:
        can->config.baud_rate = (rt_uint32_t)(rt_base_t)args;
        break;

    case RT_CAN_CMD_GET_STATUS:
        can->status.rcverrcnt = rockchip_canfd_read(rk_canfd, CAN_RX_ERR_CNT);
        can->status.snderrcnt = rockchip_canfd_read(rk_canfd, CAN_TX_ERR_CNT);
        can->status.errcode = rockchip_canfd_read(rk_canfd, CAN_ERR_CODE);
        rt_memcpy(args, &can->status, sizeof(can->status));
        return RT_EOK;

    default:
        return -RT_ENOSYS;
    }

    rockchip_canfd_configure(can, &can->config);

    return RT_EOK;
}

static int rockchip_canfd_sendmsg(struct rt_can_device *can, const void *buf, rt_uint32_t boxno)
{
    rt_uint32_t dlc, cmd;
    struct rt_can_msg *tx_msg;
    struct rockchip_canfd *rk_canfd = raw_to_rockchip_canfd(can);

    tx_msg = &rk_canfd->tx_msg;
    rt_memcpy(tx_msg, buf, sizeof(*tx_msg));

    if (rockchip_canfd_read(rk_canfd, CAN_CMD) & CAN_TX0_REQ)
    {
        cmd = CAN_TX1_REQ;
    }
    else
    {
        cmd = CAN_TX0_REQ;
    }

    dlc = can_len2dlc(tx_msg->len) & DLC_MASK;

    if (tx_msg->ide)
    {
        dlc |= FORMAT_MASK;
    }

    if (tx_msg->rtr)
    {
        dlc |= RTR_MASK;
    }

    if (can->config.mode == RT_CAN_MODE_NORMAL)
    {
        dlc |= TX_FD_ENABLE;
    }

    rockchip_canfd_write(rk_canfd, CAN_TXID, tx_msg->id);
    rockchip_canfd_write(rk_canfd, CAN_TXFIC, dlc);

    for (int i = 0; i < tx_msg->len; i += 4)
    {
        rockchip_canfd_write(rk_canfd, CAN_TXDAT0 + i,
                *(rt_uint32_t *)(tx_msg->data + i));
    }

    rockchip_canfd_write(rk_canfd, CAN_CMD, cmd);

    return RT_EOK;
}

static int rockchip_canfd_recvmsg(struct rt_can_device *can, void *buf, rt_uint32_t boxno)
{
    struct rockchip_canfd *rk_canfd = raw_to_rockchip_canfd(can);

    rt_memcpy(buf, &rk_canfd->rx_msg, sizeof(rk_canfd->rx_msg));

    return RT_EOK;
}

static const struct rt_can_ops rockchip_canfd_ops =
{
    .configure = rockchip_canfd_configure,
    .control = rockchip_canfd_control,
    .sendmsg = rockchip_canfd_sendmsg,
    .recvmsg = rockchip_canfd_recvmsg,
};

static rt_err_t rockchip_canfd_rx(struct rockchip_canfd *rk_canfd)
{
    struct rt_can_msg *rx_msg = &rk_canfd->rx_msg;
    rt_uint32_t id_rockchip_canfd, dlc, data[16] = { 0 };

    dlc = rockchip_canfd_read(rk_canfd, CAN_RXFRD);
    id_rockchip_canfd = rockchip_canfd_read(rk_canfd, CAN_RXFRD);
    rockchip_canfd_read(rk_canfd, CAN_RXFRD);

    for (int i = 0; i < RT_ARRAY_SIZE(data); ++i)
    {
        data[i] = rockchip_canfd_read(rk_canfd, CAN_RXFRD);
    }

    rx_msg->id = id_rockchip_canfd;
    rx_msg->ide = (dlc & FORMAT_MASK) >> FORMAT_SHIFT;
    rx_msg->rtr = (dlc & RTR_MASK) >> RTR_SHIFT;

    if (dlc & FDF_MASK)
    {
        rx_msg->len = can_dlc2len(dlc & DLC_MASK);
    }
    else
    {
        rx_msg->len = can_get_dlc(dlc & DLC_MASK);
    }

    if (!rx_msg->rtr)
    {
        for (int i = 0; i < rx_msg->len; i += 4)
        {
            *(rt_uint32_t *)(rx_msg->data + i) = data[i / 4];
        }
    }

    return RT_EOK;
}

static rt_err_t rockchip_canfd_err(struct rockchip_canfd *rk_canfd, rt_uint8_t ints)
{
    rt_uint32_t sta_reg;
    struct rt_can_device *can = &rk_canfd->parent;

    can->status.rcverrcnt = rockchip_canfd_read(rk_canfd, CAN_RX_ERR_CNT);
    can->status.snderrcnt = rockchip_canfd_read(rk_canfd, CAN_TX_ERR_CNT);
    can->status.errcode = rockchip_canfd_read(rk_canfd, CAN_ERR_CODE);
    sta_reg = rockchip_canfd_read(rk_canfd, CAN_STATE);

    if (ints & BUS_OFF_INT)
    {
        can->status.errcode |= BUSOFF;
    }
    else if (ints & ERR_WARN_INT)
    {
        can->status.errcode |= ERRWARNING;
    }
    else if (ints & PASSIVE_ERR_INT)
    {
        can->status.errcode |= ERRPASSIVE;
    }

    if ((can->status.errcode & BUSOFF) || (sta_reg & BUS_OFF_STATE))
    {
        LOG_E("%s should bus off");
    }

    return RT_EOK;
}

static void rockchip_canfd_isr(int irqno, void *param)
{
    rt_uint8_t ints;
    struct rockchip_canfd *rk_canfd = param;
    const rt_uint8_t err_ints = ERR_WARN_INT | RX_BUF_OV_INT | PASSIVE_ERR_INT |
            TX_LOSTARB_INT | BUS_ERR_INT;

    ints = rockchip_canfd_read(rk_canfd, CAN_INT);

    if (ints & RX_FINISH_INT)
    {
        rockchip_canfd_rx(rk_canfd);
        rt_hw_can_isr(&rk_canfd->parent, RT_CAN_EVENT_RX_IND);
    }
    else if (ints & TX_FINISH_INT)
    {
        rt_hw_can_isr(&rk_canfd->parent, RT_CAN_EVENT_TX_DONE);
    }
    else if (ints & (RX_FIFO_FULL_INT | RX_FIFO_OV_INT))
    {
        rt_hw_can_isr(&rk_canfd->parent, RT_CAN_EVENT_RXOF_IND);
        rockchip_canfd_rx(rk_canfd);
    }
    else if (ints & err_ints)
    {
        if (rockchip_canfd_err(rk_canfd, ints))
        {
            LOG_E("Bus error in ISR");
        }
    }

    rockchip_canfd_write(rk_canfd, CAN_INT, ints);
}

static rt_err_t rockchip_canfd_probe(struct rt_platform_device *pdev)
{
    rt_err_t err;
    const char *dev_name;
    struct rt_can_device *can;
    struct can_configure *conf;
    struct rt_device *dev = &pdev->parent;
    struct rockchip_canfd *rk_canfd = rt_calloc(1, sizeof(*rk_canfd));

    if (!rk_canfd)
    {
        return -RT_ENOMEM;
    }

    rk_canfd->mode = (rt_ubase_t)pdev->id->data;
    rk_canfd->regs = rt_dm_dev_iomap(dev, 0);

    if (!rk_canfd->regs)
    {
        err = -RT_EIO;
        goto _fail;
    }

    rk_canfd->irq = rt_dm_dev_get_irq(dev, 0);

    if (rk_canfd->irq < 0)
    {
        err = rk_canfd->irq;
        goto _fail;
    }

    rk_canfd->clk_arr = rt_clk_get_array(dev);

    if (!rk_canfd->clk_arr)
    {
        err = -RT_EIO;
        goto _fail;
    }

    if (rt_dm_dev_prop_read_bool(dev, "resets"))
    {
        rk_canfd->rstc = rt_reset_control_get_array(dev);

        if (!rk_canfd->rstc)
        {
            err = -RT_EIO;

            goto _fail;
        }
    }

    rt_pin_ctrl_confs_apply_by_name(dev, RT_NULL);

    can = &rk_canfd->parent;
    conf = &can->config;

    conf->baud_rate = rt_clk_get_rate(rk_canfd->clk_arr->clks[0]);
    conf->msgboxsz = 1;
    conf->sndboxnumber = 1;
    conf->mode = RT_CAN_MODE_NORMAL;
    conf->ticks = 50;
#ifdef RT_CAN_USING_HDR
    conf->maxhdr = 4;
#endif

    rt_dm_dev_set_name_auto(&can->parent, "can");
    dev_name = rt_dm_dev_get_name(&can->parent);

    rt_hw_interrupt_install(rk_canfd->irq, rockchip_canfd_isr, rk_canfd, dev_name);
    rt_hw_interrupt_umask(rk_canfd->irq);

    if ((err = rt_hw_can_register(can, dev_name, &rockchip_canfd_ops, rk_canfd)))
    {
        goto _fail;
    }

    return RT_EOK;

_fail:
    if (rk_canfd->regs)
    {
        rt_iounmap(rk_canfd->regs);
    }

    if (rk_canfd->clk_arr)
    {
        rt_clk_array_put(rk_canfd->clk_arr);
    }

    if (rk_canfd->rstc)
    {
        rt_reset_control_put(rk_canfd->rstc);
    }

    rt_free(rk_canfd);

    return err;
}

static const struct rt_ofw_node_id rockchip_canfd_ofw_ids[] =
{
    { .compatible = "rockchip,canfd-1.0", .data = (void *)ROCKCHIP_CANFD_MODE },
    { .compatible = "rockchip,can-2.0", .data = (void *)ROCKCHIP_CAN_MODE },
    { /* sentinel */ }
};

static struct rt_platform_driver rockchip_canfd_driver =
{
    .name = "canfd-rockchip",
    .ids = rockchip_canfd_ofw_ids,

    .probe = rockchip_canfd_probe,
};
RT_PLATFORM_DRIVER_EXPORT(rockchip_canfd_driver);
