Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Mar 11 00:24:26 2018
| Host         : DESKTOP-F64LM88 running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file top_clock_utilization_routed.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Clock Region Cell Placement per Global Clock: Region X0Y0
10. Clock Region Cell Placement per Global Clock: Region X0Y1
11. Clock Region Cell Placement per Global Clock: Region X1Y1
12. Clock Region Cell Placement per Global Clock: Region X0Y2
13. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    0 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+-------------------------------------+---------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                          | Net           |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+-------------------------------------+---------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 5 |         217 |               0 |              |       | clk_IBUF_BUFG_inst/O                | clk_IBUF_BUFG |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 5 |          35 |               0 |              |       | FSM_onehot_next_state_reg[34]_i_2/O | next_state    |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+-------+-------------------------------------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------+-------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                               | Net                                 |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------+-------------------------------------+
| src0      | g0        | IBUF/O          | IOB_X1Y126 | IOB_X1Y126   | X1Y2         |           1 |               0 |                     |              | clk_IBUF_inst/O                          | clk_IBUF                            |
| src1      | g1        | LUT5/O          | None       | SLICE_X57Y83 | X1Y1         |           1 |               0 |                     |              | AES1/FSM_onehot_next_state_reg[34]_i_3/O | AES1/FSM_onehot_curr_state_reg[0]_0 |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+------------------------------------------+-------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+--------------------------------------+-----------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                           | Net                                     |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+--------------------------------------+-----------------------------------------+
| 0        | FDCE/Q          | None       | SLICE_X14Y105/AFF | X0Y2         |         256 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[10]/Q | AES1/l1                                 |
| 1        | FDCE/Q          | None       | SLICE_X14Y105/CFF | X0Y2         |         256 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[15]/Q | AES1/l2                                 |
| 2        | FDCE/Q          | None       | SLICE_X69Y78/AFF  | X1Y1         |         256 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[20]/Q | AES1/l3                                 |
| 3        | FDCE/Q          | None       | SLICE_X34Y69/AFF  | X0Y1         |         256 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[25]/Q | AES1/l4                                 |
| 4        | FDCE/Q          | None       | SLICE_X26Y48/AFF  | X0Y0         |         256 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[30]/Q | AES1/l5                                 |
| 5        | FDCE/Q          | None       | SLICE_X31Y36/AFF  | X0Y0         |         128 |               1 |              |       | AES1/FSM_onehot_curr_state_reg[33]/Q | AES1/FSM_onehot_curr_state_reg_n_0_[33] |
| 6        | FDCE/Q          | None       | SLICE_X53Y102/AFF | X1Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[6]/Q  | AES1/d                                  |
| 7        | FDCE/Q          | None       | SLICE_X58Y102/AFF | X1Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[11]/Q | AES1/d1                                 |
| 8        | FDCE/Q          | None       | SLICE_X43Y97/DFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[16]/Q | AES1/d2                                 |
| 9        | FDCE/Q          | None       | SLICE_X45Y71/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[21]/Q | AES1/d3                                 |
| 10       | FDCE/Q          | None       | SLICE_X13Y52/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[26]/Q | AES1/d4                                 |
| 11       | FDCE/Q          | None       | SLICE_X26Y42/DFF  | X0Y0         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[31]/Q | AES1/d5                                 |
| 12       | FDCE/Q          | None       | SLICE_X72Y115/AFF | X1Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[9]/Q  | AES1/tempRow1                           |
| 13       | FDCE/Q          | None       | SLICE_X14Y105/BFF | X0Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[14]/Q | AES1/tempRow2                           |
| 14       | FDCE/Q          | None       | SLICE_X11Y82/BFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[19]/Q | AES1/tempRow3                           |
| 15       | FDCE/Q          | None       | SLICE_X42Y70/BFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[24]/Q | AES1/tempRow4                           |
| 16       | FDCE/Q          | None       | SLICE_X15Y53/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[29]/Q | AES1/tempRow5                           |
| 17       | FDCE/Q          | None       | SLICE_X56Y113/BFF | X1Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[8]/Q  | AES1/tempStart1                         |
| 18       | FDCE/Q          | None       | SLICE_X57Y109/AFF | X1Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[13]/Q | AES1/tempStart2                         |
| 19       | FDCE/Q          | None       | SLICE_X11Y82/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[18]/Q | AES1/tempStart3                         |
| 20       | FDCE/Q          | None       | SLICE_X42Y70/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[23]/Q | AES1/tempStart4                         |
| 21       | FDCE/Q          | None       | SLICE_X15Y51/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[28]/Q | AES1/tempStart5                         |
| 22       | FDCE/Q          | None       | SLICE_X31Y110/DFF | X0Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[7]/Q  | AES1/w1                                 |
| 23       | FDCE/Q          | None       | SLICE_X59Y113/DFF | X1Y2         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[12]/Q | AES1/w2                                 |
| 24       | FDCE/Q          | None       | SLICE_X38Y94/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[17]/Q | AES1/w3                                 |
| 25       | FDCE/Q          | None       | SLICE_X74Y73/AFF  | X1Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[22]/Q | AES1/w4                                 |
| 26       | FDCE/Q          | None       | SLICE_X33Y67/AFF  | X0Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[27]/Q | AES1/w5                                 |
| 27       | FDCE/Q          | None       | SLICE_X70Y56/AFF  | X1Y1         |         128 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[32]/Q | AES1/w6                                 |
| 28       | FDCE/Q          | None       | SLICE_X74Y73/CFF  | X1Y1         |         108 |               2 |              |       | AES1/FSM_onehot_curr_state_reg[5]/Q  | AES1/l                                  |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+--------------------------------------+-----------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  185 |  2600 |  132 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1500 |   73 |   550 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   12 |  2000 |  442 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   10 |  1900 |  340 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    4 |  2000 |  200 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    6 |  1900 |  220 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  1350 |    0 |   500 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  2 |  2 |
| Y1 |  2 |  2 |
| Y0 |  2 |  0 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net           |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
| g0        | BUFG/O          | n/a               |       |             |               |         217 |        0 |              0 |        0 | clk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-----+
|    | X0   | X1  |
+----+------+-----+
| Y3 |    0 |   0 |
| Y2 |    4 |   6 |
| Y1 |   12 |  10 |
| Y0 |  185 |   0 |
+----+------+-----+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net        |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------+
| g1        | BUFG/O          | n/a               |       |             |               |          35 |        0 |              0 |        0 | next_state |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-----+
|    | X0  | X1  |
+----+-----+-----+
| Y3 |   0 |   0 |
| Y2 |   4 |   6 |
| Y1 |  12 |  10 |
| Y0 |   3 |   0 |
+----+-----+-----+


9. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |         185 |               0 | 185 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |           3 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | next_state    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |          12 |               0 | 12 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |          12 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | next_state    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |          10 |               0 | 10 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |          10 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | next_state    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           4 |               0 |  4 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |           4 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | next_state    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net           |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
| g0        | n/a   | BUFG/O          | None       |           6 |               0 |  6 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk_IBUF_BUFG |
| g1        | n/a   | BUFG/O          | None       |           6 |               0 |  0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | next_state    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells FSM_onehot_next_state_reg[34]_i_2]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "next_state" driven by instance "FSM_onehot_next_state_reg[34]_i_2" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_next_state}
add_cells_to_pblock [get_pblocks  {CLKAG_next_state}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="next_state"}]]]
resize_pblock [get_pblocks {CLKAG_next_state}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_clk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2}
#endgroup
