{"vcs1":{"timestamp_begin":1739431943.204720989, "rt":0.28, "ut":0.13, "st":0.11}}
{"vcselab":{"timestamp_begin":1739431943.567595317, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739431943.877624847, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739431942.977685655}
{"VCS_COMP_START_TIME": 1739431942.977685655}
{"VCS_COMP_END_TIME": 1739431944.096754203}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150344}}
