// ----------------------------------------------------------------------------
// Smart High-Level Synthesis Tool Version 2023.1
// Copyright (c) 2015-2023 Microchip Technology Inc. All Rights Reserved.
// For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
// Date: Fri Mar 31 13:55:32 2023
// ----------------------------------------------------------------------------

SmartHLS Summary Report for Project: multiple_functions.

Table of Contents
  1. RTL Interface
  2. Scheduling Result
  3. Pipeline Result
  4. Memory Usage
  5. AXI4 Target Interface Address Map
  6. Resource Binding with Adaptive Latency


====== 1. RTL Interface ======

+----------------------------------------------------------------------------------------------------+
| RTL Interface Generated by SmartHLS                                                                |
+----------+-----------------+---------------------------------+------------------+------------------+
| C++ Name | Interface Type  | Signal Name                     | Signal Bit-width | Signal Direction |
+----------+-----------------+---------------------------------+------------------+------------------+
|          | Clock & Reset   | clk (positive edge)             | 1                | input            |
|          |                 | reset (synchronous active high) | 1                | input            |
+----------+-----------------+---------------------------------+------------------+------------------+
|          | Control         | finish                          | 1                | output           |
|          |                 | ready                           | 1                | output           |
|          |                 | return_val                      | 32               | output           |
|          |                 | start                           | 1                | input            |
+----------+-----------------+---------------------------------+------------------+------------------+
| n        | Scalar Argument | n                               | 32               | input            |
+----------+-----------------+---------------------------------+------------------+------------------+

The Verilog top-level module ports that are not listed in the above table are unused. Please tie the unused input ports to 0.

====== 2. Scheduling Result ======

Please use SmartHLS's schedule viewer to examine the schedule.

Basic Block Latencies:

+-------------------------------------------------------+
| Function: sum_collatz (non-pipelined function)        |
+-------------+---------------+-------------------------+
| Basic Block | Cycle Latency | Location in Source Code |
+-------------+---------------+-------------------------+
| entry       | 1             | main.cpp:8,11           |
| for_body    | 3             | main.cpp:11-12          |
| for_end     | 1             | main.cpp:14             |
+-------------+---------------+-------------------------+

+------------------------------------------------------------+
| Function: collatz (non-pipelined function)                 |
+------------------+---------------+-------------------------+
| Basic Block      | Cycle Latency | Location in Source Code |
+------------------+---------------+-------------------------+
| entry            | 1             | main.cpp:20             |
| if_end_preheader | 1             |                         |
| if_then_loopexit | 1             |                         |
| if_then          | 1             | main.cpp:21             |
| if_end           | 1             | main.cpp:23             |
| if_then1         | 1             | main.cpp:24-25          |
| if_else          | 1             |                         |
| for_inc          | 1             | main.cpp:20,24          |
+------------------+---------------+-------------------------+

====== 3. Pipeline Result ======

No pipeline is generated.

====== 4. Memory Usage ======

+----------------+
| Local Memories |
+----------------+
| None           |
+----------------+

+-------------------------+
| Local Constant Memories |
+-------------------------+
| None                    |
+-------------------------+

+-----------------------+
| Shared Local Memories |
+-----------------------+
| None                  |
+-----------------------+

+------------------+
| Aliased Memories |
+------------------+
| None             |
+------------------+

+--------------+
| I/O Memories |
+--------------+
| None         |
+--------------+


====== 5. AXI4 Target Interface Address Map ======

Compatibility of HLS accelerator with reference SoC features: No.
SoC feature is only supported for PolarFire SoC Icicle Kit, and all accelerator interfaces need to be either axi_target or axi_initiator:
  - This project is not an Icicle_SoC project. See the project's config.tcl.
  - The interfaces of the following argument(s), global variable(s), and/or module control are not axi_target or axi_initiator:
    module control, n.


====== 6. Resource Binding with Adaptive Latency ======

Binding to resource with adaptive latency is disabled.
You can enable this feature by setting config parameter 'ADAPTIVE_LATENCY_BINDING' to 1.


====== 7. Static Runtime Estimate ======

+-----------------------------------------------------------------+
| Function: sum_collatz                                           |
+--------------+--------+-----------+----------------+------------+
| Header Block | Parent | Trip Cout | Iteration Time | Total Time |
+--------------+--------+-----------+----------------+------------+
| for_body     | None   | 30        | -              | -          |
+--------------+--------+-----------+----------------+------------+


+-----------------------------------------------------------------+
| Function: collatz                                               |
+--------------+--------+-----------+----------------+------------+
| Header Block | Parent | Trip Cout | Iteration Time | Total Time |
+--------------+--------+-----------+----------------+------------+
| if_end       | None   | -         | 3              | -          |
+--------------+--------+-----------+----------------+------------+

