## Shift Register using Behavioral Modelling

This is the design of a generic SISO (serial input serial output) shift register written using the behavioral modelling

Design Specs:                                                                                                                                           
Parameter (WIDTH) >> specifies the width of the reg                                                                                                                                   
Inputs >> clk, rstn, SI                                                                                                                                   
Outputs >> SO
