---
title: CPU TLB
date: 2024-11-05 15:32:49
permalink: /pages/cc7042/
---

1. [52 MICRO] Prefetched Address Translation

---

## 1. [52 MICRO] Prefetched Address Translation

The idea behind this paper is fundamental, collect the last level PTE in contiunity.

### Motivational Data
![image](https://github.com/user-attachments/assets/370225d3-047d-4c8d-b540-f0a0452407af)

![image](https://github.com/user-attachments/assets/79092af3-0294-41a8-9bd5-5aa01932e363)

### Framework

![image](https://github.com/user-attachments/assets/f15a240f-b162-4fff-aa40-a7a0e3fa03b6)

There are two ways to achieve such placement of PT nodes in physical memory: first is to deploy a custom allocator to enforce page ordering and contiguity in physical memory for the PT, and second is to sort the already allocated PT nodes in the background.

![image](https://github.com/user-attachments/assets/4283b372-686a-4608-b7d2-7aa5e9ea0ee2)
