/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Google LWIS ZUMA ISP_FE Interrupt And Event Defines
 *
 * Copyright (c) 2022 Google, LLC
 */

#ifndef DT_BINDINGS_LWIS_PLATFORM_ZUMA_ISP_FE_H_
#define DT_BINDINGS_LWIS_PLATFORM_ZUMA_ISP_FE_H_

#include <dt-bindings/lwis/platform/common.h>

/* clang-format off */

#define ISP_FE_FC_BAYER_CTX0_BASE (HW_EVENT_MASK + 0)

#define ISP_FE_FC_BAYER_CTX0_FC_SOF 0
#define ISP_FE_FC_BAYER_CTX0_FC_EOF 1
#define ISP_FE_FC_BAYER_CTX0_FC_REG_UPDATED 2
#define ISP_FE_FC_BAYER_CTX0_FC_ABORT_START 3
#define ISP_FE_FC_BAYER_CTX0_FC_ABORT_DMA_CMPLT 4
#define ISP_FE_FC_BAYER_CTX0_FC_ABORT_DONE 5
#define ISP_FE_FC_BAYER_CTX0_FC_LATE_CONFIG 6
#define ISP_FE_FC_BAYER_CTX0_FC_ERROR 7
#define ISP_FE_FC_BAYER_CTX0_SPD_WDMA_BUS_ERROR 8
#define ISP_FE_FC_BAYER_CTX0_LMP_IDMA0_BUS_ERROR 9
#define ISP_FE_FC_BAYER_CTX0_LMP_IDMA1_BUS_ERROR 10

#define ISP_FE_FC_BAYER_CTX1_BASE (HW_EVENT_MASK + 32)

#define ISP_FE_FC_BAYER_CTX1_FC_SOF 0
#define ISP_FE_FC_BAYER_CTX1_FC_EOF 1
#define ISP_FE_FC_BAYER_CTX1_FC_REG_UPDATED 2
#define ISP_FE_FC_BAYER_CTX1_FC_ABORT_START 3
#define ISP_FE_FC_BAYER_CTX1_FC_ABORT_DMA_CMPLT 4
#define ISP_FE_FC_BAYER_CTX1_FC_ABORT_DONE 5
#define ISP_FE_FC_BAYER_CTX1_FC_LATE_CONFIG 6
#define ISP_FE_FC_BAYER_CTX1_FC_ERROR 7
#define ISP_FE_FC_BAYER_CTX1_SPD_WDMA_BUS_ERROR 8
#define ISP_FE_FC_BAYER_CTX1_LMP_IDMA0_BUS_ERROR 9
#define ISP_FE_FC_BAYER_CTX1_LMP_IDMA1_BUS_ERROR 10

#define ISP_FE_FC_BAYER_CTX2_BASE (HW_EVENT_MASK + 64)

#define ISP_FE_FC_BAYER_CTX2_FC_SOF 0
#define ISP_FE_FC_BAYER_CTX2_FC_EOF 1
#define ISP_FE_FC_BAYER_CTX2_FC_REG_UPDATED 2
#define ISP_FE_FC_BAYER_CTX2_FC_ABORT_START 3
#define ISP_FE_FC_BAYER_CTX2_FC_ABORT_DMA_CMPLT 4
#define ISP_FE_FC_BAYER_CTX2_FC_ABORT_DONE 5
#define ISP_FE_FC_BAYER_CTX2_FC_LATE_CONFIG 6
#define ISP_FE_FC_BAYER_CTX2_FC_ERROR 7
#define ISP_FE_FC_BAYER_CTX2_SPD_WDMA_BUS_ERROR 8
#define ISP_FE_FC_BAYER_CTX2_LMP_IDMA0_BUS_ERROR 9
#define ISP_FE_FC_BAYER_CTX2_LMP_IDMA1_BUS_ERROR 10

#define ISP_FE_FC_BAYER_CTX3_BASE (HW_EVENT_MASK + 96)

#define ISP_FE_FC_BAYER_CTX3_FC_SOF 0
#define ISP_FE_FC_BAYER_CTX3_FC_EOF 1
#define ISP_FE_FC_BAYER_CTX3_FC_REG_UPDATED 2
#define ISP_FE_FC_BAYER_CTX3_FC_ABORT_START 3
#define ISP_FE_FC_BAYER_CTX3_FC_ABORT_DMA_CMPLT 4
#define ISP_FE_FC_BAYER_CTX3_FC_ABORT_DONE 5
#define ISP_FE_FC_BAYER_CTX3_FC_LATE_CONFIG 6
#define ISP_FE_FC_BAYER_CTX3_FC_ERROR 7
#define ISP_FE_FC_BAYER_CTX3_SPD_WDMA_BUS_ERROR 8
#define ISP_FE_FC_BAYER_CTX3_LMP_IDMA0_BUS_ERROR 9
#define ISP_FE_FC_BAYER_CTX3_LMP_IDMA1_BUS_ERROR 10

#define ISP_FE_FC_BAYER_CTX4_BASE (HW_EVENT_MASK + 128)

#define ISP_FE_FC_BAYER_CTX4_FC_SOF 0
#define ISP_FE_FC_BAYER_CTX4_FC_EOF 1
#define ISP_FE_FC_BAYER_CTX4_FC_REG_UPDATED 2
#define ISP_FE_FC_BAYER_CTX4_FC_ABORT_START 3
#define ISP_FE_FC_BAYER_CTX4_FC_ABORT_DMA_CMPLT 4
#define ISP_FE_FC_BAYER_CTX4_FC_ABORT_DONE 5
#define ISP_FE_FC_BAYER_CTX4_FC_LATE_CONFIG 6
#define ISP_FE_FC_BAYER_CTX4_FC_ERROR 7
#define ISP_FE_FC_BAYER_CTX4_SPD_WDMA_BUS_ERROR 8
#define ISP_FE_FC_BAYER_CTX4_LMP_IDMA0_BUS_ERROR 9
#define ISP_FE_FC_BAYER_CTX4_LMP_IDMA1_BUS_ERROR 10

#define ISP_FE_FC_PDAF_CTX0_BASE (HW_EVENT_MASK + 160)

#define ISP_FE_FC_PDAF_CTX0_PDAF_LATE_CONFIG 0
#define ISP_FE_FC_PDAF_CTX0_PDAF_ERROR 1

#define ISP_FE_FC_PDAF_CTX1_BASE (HW_EVENT_MASK + 192)

#define ISP_FE_FC_PDAF_CTX1_PDAF_LATE_CONFIG 0
#define ISP_FE_FC_PDAF_CTX1_PDAF_ERROR 1

#define ISP_FE_FC_PDAF_CTX2_BASE (HW_EVENT_MASK + 224)

#define ISP_FE_FC_PDAF_CTX2_PDAF_LATE_CONFIG 0
#define ISP_FE_FC_PDAF_CTX2_PDAF_ERROR 1

#define ISP_FE_FC_PDAF_CTX3_BASE (HW_EVENT_MASK + 256)

#define ISP_FE_FC_PDAF_CTX3_PDAF_LATE_CONFIG 0
#define ISP_FE_FC_PDAF_CTX3_PDAF_ERROR 1

#define ISP_FE_PDMA_CTX0_BASE (HW_EVENT_MASK + 288)

#define ISP_FE_PDMA_CTX0_IRQ_CMD 0
#define ISP_FE_PDMA_CTX0_ALMOST_EMPTY 1

#define ISP_FE_PDMA_CTX1_BASE (HW_EVENT_MASK + 320)

#define ISP_FE_PDMA_CTX1_IRQ_CMD 0
#define ISP_FE_PDMA_CTX1_ALMOST_EMPTY 1

#define ISP_FE_PDMA_CTX2_BASE (HW_EVENT_MASK + 352)

#define ISP_FE_PDMA_CTX2_IRQ_CMD 0
#define ISP_FE_PDMA_CTX2_ALMOST_EMPTY 1

#define ISP_FE_PDMA_CTX3_BASE (HW_EVENT_MASK + 384)

#define ISP_FE_PDMA_CTX3_IRQ_CMD 0
#define ISP_FE_PDMA_CTX3_ALMOST_EMPTY 1

#define ISP_FE_PDMA_CTX4_BASE (HW_EVENT_MASK + 416)

#define ISP_FE_PDMA_CTX4_IRQ_CMD 0
#define ISP_FE_PDMA_CTX4_ALMOST_EMPTY 1

#define ISP_FE_PDMA_ERR_CTX0_BASE (HW_EVENT_MASK + 448)

#define ISP_FE_PDMA_ERR_CTX0_MEM_BUS_ERR 0
#define ISP_FE_PDMA_ERR_CTX0_CSR_BUS_ERR 1
#define ISP_FE_PDMA_ERR_CTX0_ILLEGAL_CMD 2
#define ISP_FE_PDMA_ERR_CTX0_RECUR_INDIR_CMD 3
#define ISP_FE_PDMA_ERR_CTX0_CMD_SIZE_MISMATCH 4

#define ISP_FE_PDMA_ERR_CTX1_BASE (HW_EVENT_MASK + 480)

#define ISP_FE_PDMA_ERR_CTX1_MEM_BUS_ERR 0
#define ISP_FE_PDMA_ERR_CTX1_CSR_BUS_ERR 1
#define ISP_FE_PDMA_ERR_CTX1_ILLEGAL_CMD 2
#define ISP_FE_PDMA_ERR_CTX1_RECUR_INDIR_CMD 3
#define ISP_FE_PDMA_ERR_CTX1_CMD_SIZE_MISMATCH 4

#define ISP_FE_PDMA_ERR_CTX2_BASE (HW_EVENT_MASK + 512)

#define ISP_FE_PDMA_ERR_CTX2_MEM_BUS_ERR 0
#define ISP_FE_PDMA_ERR_CTX2_CSR_BUS_ERR 1
#define ISP_FE_PDMA_ERR_CTX2_ILLEGAL_CMD 2
#define ISP_FE_PDMA_ERR_CTX2_RECUR_INDIR_CMD 3
#define ISP_FE_PDMA_ERR_CTX2_CMD_SIZE_MISMATCH 4

#define ISP_FE_PDMA_ERR_CTX3_BASE (HW_EVENT_MASK + 544)

#define ISP_FE_PDMA_ERR_CTX3_MEM_BUS_ERR 0
#define ISP_FE_PDMA_ERR_CTX3_CSR_BUS_ERR 1
#define ISP_FE_PDMA_ERR_CTX3_ILLEGAL_CMD 2
#define ISP_FE_PDMA_ERR_CTX3_RECUR_INDIR_CMD 3
#define ISP_FE_PDMA_ERR_CTX3_CMD_SIZE_MISMATCH 4

#define ISP_FE_PDMA_ERR_CTX4_BASE (HW_EVENT_MASK + 576)

#define ISP_FE_PDMA_ERR_CTX4_MEM_BUS_ERR 0
#define ISP_FE_PDMA_ERR_CTX4_CSR_BUS_ERR 1
#define ISP_FE_PDMA_ERR_CTX4_ILLEGAL_CMD 2
#define ISP_FE_PDMA_ERR_CTX4_RECUR_INDIR_CMD 3
#define ISP_FE_PDMA_ERR_CTX4_CMD_SIZE_MISMATCH 4

#define ISP_FE_PDMA_RSTCTL_CTX0_BASE (HW_EVENT_MASK + 608)

#define ISP_FE_PDMA_RSTCTL_CTX0_SW_RESET_DONE 0
#define ISP_FE_PDMA_RSTCTL_CTX0_INPUT_FLUSH_DONE 1
#define ISP_FE_PDMA_RSTCTL_CTX0_SW_MODE 2
#define ISP_FE_PDMA_RSTCTL_CTX0_APB_GKP_ERR 3
#define ISP_FE_PDMA_RSTCTL_CTX0_AXI_GKP_ERR 4

#define ISP_FE_PDMA_RSTCTL_CTX1_BASE (HW_EVENT_MASK + 640)

#define ISP_FE_PDMA_RSTCTL_CTX1_SW_RESET_DONE 0
#define ISP_FE_PDMA_RSTCTL_CTX1_INPUT_FLUSH_DONE 1
#define ISP_FE_PDMA_RSTCTL_CTX1_SW_MODE 2
#define ISP_FE_PDMA_RSTCTL_CTX1_APB_GKP_ERR 3
#define ISP_FE_PDMA_RSTCTL_CTX1_AXI_GKP_ERR 4

#define ISP_FE_PDMA_RSTCTL_CTX2_BASE (HW_EVENT_MASK + 672)

#define ISP_FE_PDMA_RSTCTL_CTX2_SW_RESET_DONE 0
#define ISP_FE_PDMA_RSTCTL_CTX2_INPUT_FLUSH_DONE 1
#define ISP_FE_PDMA_RSTCTL_CTX2_SW_MODE 2
#define ISP_FE_PDMA_RSTCTL_CTX2_APB_GKP_ERR 3
#define ISP_FE_PDMA_RSTCTL_CTX2_AXI_GKP_ERR 4

#define ISP_FE_PDMA_RSTCTL_CTX3_BASE (HW_EVENT_MASK + 704)

#define ISP_FE_PDMA_RSTCTL_CTX3_SW_RESET_DONE 0
#define ISP_FE_PDMA_RSTCTL_CTX3_INPUT_FLUSH_DONE 1
#define ISP_FE_PDMA_RSTCTL_CTX3_SW_MODE 2
#define ISP_FE_PDMA_RSTCTL_CTX3_APB_GKP_ERR 3
#define ISP_FE_PDMA_RSTCTL_CTX3_AXI_GKP_ERR 4

#define ISP_FE_PDMA_RSTCTL_CTX4_BASE (HW_EVENT_MASK + 736)

#define ISP_FE_PDMA_RSTCTL_CTX4_SW_RESET_DONE 0
#define ISP_FE_PDMA_RSTCTL_CTX4_INPUT_FLUSH_DONE 1
#define ISP_FE_PDMA_RSTCTL_CTX4_SW_MODE 2
#define ISP_FE_PDMA_RSTCTL_CTX4_APB_GKP_ERR 3
#define ISP_FE_PDMA_RSTCTL_CTX4_AXI_GKP_ERR 4

#define ISP_FE_LMP_BAYER_CTX0_BASE (HW_EVENT_MASK + 768)

#define ISP_FE_LMP_BAYER_CTX0_REGISTER_UPDATE 0
#define ISP_FE_LMP_BAYER_CTX0_EOF 1
#define ISP_FE_LMP_BAYER_CTX0_END_OF_BATCH 2
#define ISP_FE_LMP_BAYER_CTX0_FE_LMP_ERROR 3
#define ISP_FE_LMP_BAYER_CTX0_CDAF_PRIMARY 4
#define ISP_FE_LMP_BAYER_CTX0_CDAF_WINDOWS 5
#define ISP_FE_LMP_BAYER_CTX0_PRE_LSC_AE_STATS 6
#define ISP_FE_LMP_BAYER_CTX0_AWB_STATS 7
#define ISP_FE_LMP_BAYER_CTX0_LSC_STATS 8
#define ISP_FE_LMP_BAYER_CTX0_FLICKER_STATS 9
#define ISP_FE_LMP_BAYER_CTX0_HISTOGRAM0 10
#define ISP_FE_LMP_BAYER_CTX0_HISTOGRAM1 11
#define ISP_FE_LMP_BAYER_CTX0_HISTOGRAM2 12
#define ISP_FE_LMP_BAYER_CTX0_POST_LSC_AE_STATS 13
#define ISP_FE_LMP_BAYER_CTX0_MOTION_METERING 14
#define ISP_FE_LMP_BAYER_CTX0_BAYER0_WDMA 15
#define ISP_FE_LMP_BAYER_CTX0_BAYER1_WDMA 16
#define ISP_FE_LMP_BAYER_CTX0_LINEAR_RGB_OUTPUT 17
#define ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT0 18
#define ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT1 19
#define ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT2 20
#define ISP_FE_LMP_BAYER_CTX0_TNR_PYRAMID 21
#define ISP_FE_LMP_BAYER_CTX0_MERGE1 22
#define ISP_FE_LMP_BAYER_CTX0_MERGE2 23
#define ISP_FE_LMP_BAYER_CTX0_MERGE3 24
#define ISP_FE_LMP_BAYER_CTX0_MERGE4 25
#define ISP_FE_LMP_BAYER_CTX0_MERGE5 26
#define ISP_FE_LMP_BAYER_CTX0_MERGE6 27
#define ISP_FE_LMP_BAYER_CTX0_LMP_BUS_ERROR 28
#define ISP_FE_LMP_BAYER_CTX0_SOF 29

#define ISP_FE_LMP_BAYER_CTX1_BASE (HW_EVENT_MASK + 800)

#define ISP_FE_LMP_BAYER_CTX1_REGISTER_UPDATE 0
#define ISP_FE_LMP_BAYER_CTX1_EOF 1
#define ISP_FE_LMP_BAYER_CTX1_END_OF_BATCH 2
#define ISP_FE_LMP_BAYER_CTX1_FE_LMP_ERROR 3
#define ISP_FE_LMP_BAYER_CTX1_CDAF_PRIMARY 4
#define ISP_FE_LMP_BAYER_CTX1_CDAF_WINDOWS 5
#define ISP_FE_LMP_BAYER_CTX1_PRE_LSC_AE_STATS 6
#define ISP_FE_LMP_BAYER_CTX1_AWB_STATS 7
#define ISP_FE_LMP_BAYER_CTX1_LSC_STATS 8
#define ISP_FE_LMP_BAYER_CTX1_FLICKER_STATS 9
#define ISP_FE_LMP_BAYER_CTX1_HISTOGRAM0 10
#define ISP_FE_LMP_BAYER_CTX1_HISTOGRAM1 11
#define ISP_FE_LMP_BAYER_CTX1_HISTOGRAM2 12
#define ISP_FE_LMP_BAYER_CTX1_POST_LSC_AE_STATS 13
#define ISP_FE_LMP_BAYER_CTX1_MOTION_METERING 14
#define ISP_FE_LMP_BAYER_CTX1_BAYER0_WDMA 15
#define ISP_FE_LMP_BAYER_CTX1_BAYER1_WDMA 16
#define ISP_FE_LMP_BAYER_CTX1_LINEAR_RGB_OUTPUT 17
#define ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT0 18
#define ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT1 19
#define ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT2 20
#define ISP_FE_LMP_BAYER_CTX1_TNR_PYRAMID 21
#define ISP_FE_LMP_BAYER_CTX1_MERGE1 22
#define ISP_FE_LMP_BAYER_CTX1_MERGE2 23
#define ISP_FE_LMP_BAYER_CTX1_MERGE3 24
#define ISP_FE_LMP_BAYER_CTX1_MERGE4 25
#define ISP_FE_LMP_BAYER_CTX1_MERGE5 26
#define ISP_FE_LMP_BAYER_CTX1_MERGE6 27
#define ISP_FE_LMP_BAYER_CTX1_LMP_BUS_ERROR 28
#define ISP_FE_LMP_BAYER_CTX1_SOF 29

#define ISP_FE_LMP_BAYER_CTX2_BASE (HW_EVENT_MASK + 832)

#define ISP_FE_LMP_BAYER_CTX2_REGISTER_UPDATE 0
#define ISP_FE_LMP_BAYER_CTX2_EOF 1
#define ISP_FE_LMP_BAYER_CTX2_END_OF_BATCH 2
#define ISP_FE_LMP_BAYER_CTX2_FE_LMP_ERROR 3
#define ISP_FE_LMP_BAYER_CTX2_CDAF_PRIMARY 4
#define ISP_FE_LMP_BAYER_CTX2_CDAF_WINDOWS 5
#define ISP_FE_LMP_BAYER_CTX2_PRE_LSC_AE_STATS 6
#define ISP_FE_LMP_BAYER_CTX2_AWB_STATS 7
#define ISP_FE_LMP_BAYER_CTX2_LSC_STATS 8
#define ISP_FE_LMP_BAYER_CTX2_FLICKER_STATS 9
#define ISP_FE_LMP_BAYER_CTX2_HISTOGRAM0 10
#define ISP_FE_LMP_BAYER_CTX2_HISTOGRAM1 11
#define ISP_FE_LMP_BAYER_CTX2_HISTOGRAM2 12
#define ISP_FE_LMP_BAYER_CTX2_POST_LSC_AE_STATS 13
#define ISP_FE_LMP_BAYER_CTX2_MOTION_METERING 14
#define ISP_FE_LMP_BAYER_CTX2_BAYER0_WDMA 15
#define ISP_FE_LMP_BAYER_CTX2_BAYER1_WDMA 16
#define ISP_FE_LMP_BAYER_CTX2_LINEAR_RGB_OUTPUT 17
#define ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT0 18
#define ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT1 19
#define ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT2 20
#define ISP_FE_LMP_BAYER_CTX2_TNR_PYRAMID 21
#define ISP_FE_LMP_BAYER_CTX2_MERGE1 22
#define ISP_FE_LMP_BAYER_CTX2_MERGE2 23
#define ISP_FE_LMP_BAYER_CTX2_MERGE3 24
#define ISP_FE_LMP_BAYER_CTX2_MERGE4 25
#define ISP_FE_LMP_BAYER_CTX2_MERGE5 26
#define ISP_FE_LMP_BAYER_CTX2_MERGE6 27
#define ISP_FE_LMP_BAYER_CTX2_LMP_BUS_ERROR 28
#define ISP_FE_LMP_BAYER_CTX2_SOF 29

#define ISP_FE_LMP_BAYER_CTX3_BASE (HW_EVENT_MASK + 864)

#define ISP_FE_LMP_BAYER_CTX3_REGISTER_UPDATE 0
#define ISP_FE_LMP_BAYER_CTX3_EOF 1
#define ISP_FE_LMP_BAYER_CTX3_END_OF_BATCH 2
#define ISP_FE_LMP_BAYER_CTX3_FE_LMP_ERROR 3
#define ISP_FE_LMP_BAYER_CTX3_CDAF_PRIMARY 4
#define ISP_FE_LMP_BAYER_CTX3_CDAF_WINDOWS 5
#define ISP_FE_LMP_BAYER_CTX3_PRE_LSC_AE_STATS 6
#define ISP_FE_LMP_BAYER_CTX3_AWB_STATS 7
#define ISP_FE_LMP_BAYER_CTX3_LSC_STATS 8
#define ISP_FE_LMP_BAYER_CTX3_FLICKER_STATS 9
#define ISP_FE_LMP_BAYER_CTX3_HISTOGRAM0 10
#define ISP_FE_LMP_BAYER_CTX3_HISTOGRAM1 11
#define ISP_FE_LMP_BAYER_CTX3_HISTOGRAM2 12
#define ISP_FE_LMP_BAYER_CTX3_POST_LSC_AE_STATS 13
#define ISP_FE_LMP_BAYER_CTX3_MOTION_METERING 14
#define ISP_FE_LMP_BAYER_CTX3_BAYER0_WDMA 15
#define ISP_FE_LMP_BAYER_CTX3_BAYER1_WDMA 16
#define ISP_FE_LMP_BAYER_CTX3_LINEAR_RGB_OUTPUT 17
#define ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT0 18
#define ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT1 19
#define ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT2 20
#define ISP_FE_LMP_BAYER_CTX3_TNR_PYRAMID 21
#define ISP_FE_LMP_BAYER_CTX3_MERGE1 22
#define ISP_FE_LMP_BAYER_CTX3_MERGE2 23
#define ISP_FE_LMP_BAYER_CTX3_MERGE3 24
#define ISP_FE_LMP_BAYER_CTX3_MERGE4 25
#define ISP_FE_LMP_BAYER_CTX3_MERGE5 26
#define ISP_FE_LMP_BAYER_CTX3_MERGE6 27
#define ISP_FE_LMP_BAYER_CTX3_LMP_BUS_ERROR 28
#define ISP_FE_LMP_BAYER_CTX3_SOF 29

#define ISP_FE_LMP_BAYER_CTX4_BASE (HW_EVENT_MASK + 896)

#define ISP_FE_LMP_BAYER_CTX4_REGISTER_UPDATE 0
#define ISP_FE_LMP_BAYER_CTX4_EOF 1
#define ISP_FE_LMP_BAYER_CTX4_END_OF_BATCH 2
#define ISP_FE_LMP_BAYER_CTX4_FE_LMP_ERROR 3
#define ISP_FE_LMP_BAYER_CTX4_CDAF_PRIMARY 4
#define ISP_FE_LMP_BAYER_CTX4_CDAF_WINDOWS 5
#define ISP_FE_LMP_BAYER_CTX4_PRE_LSC_AE_STATS 6
#define ISP_FE_LMP_BAYER_CTX4_AWB_STATS 7
#define ISP_FE_LMP_BAYER_CTX4_LSC_STATS 8
#define ISP_FE_LMP_BAYER_CTX4_FLICKER_STATS 9
#define ISP_FE_LMP_BAYER_CTX4_HISTOGRAM0 10
#define ISP_FE_LMP_BAYER_CTX4_HISTOGRAM1 11
#define ISP_FE_LMP_BAYER_CTX4_HISTOGRAM2 12
#define ISP_FE_LMP_BAYER_CTX4_POST_LSC_AE_STATS 13
#define ISP_FE_LMP_BAYER_CTX4_MOTION_METERING 14
#define ISP_FE_LMP_BAYER_CTX4_BAYER0_WDMA 15
#define ISP_FE_LMP_BAYER_CTX4_BAYER1_WDMA 16
#define ISP_FE_LMP_BAYER_CTX4_LINEAR_RGB_OUTPUT 17
#define ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT0 18
#define ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT1 19
#define ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT2 20
#define ISP_FE_LMP_BAYER_CTX4_TNR_PYRAMID 21
#define ISP_FE_LMP_BAYER_CTX4_MERGE1 22
#define ISP_FE_LMP_BAYER_CTX4_MERGE2 23
#define ISP_FE_LMP_BAYER_CTX4_MERGE3 24
#define ISP_FE_LMP_BAYER_CTX4_MERGE4 25
#define ISP_FE_LMP_BAYER_CTX4_MERGE5 26
#define ISP_FE_LMP_BAYER_CTX4_MERGE6 27
#define ISP_FE_LMP_BAYER_CTX4_LMP_BUS_ERROR 28
#define ISP_FE_LMP_BAYER_CTX4_SOF 29

#define ISP_FE_LMP_PDAF_CTX0_BASE (HW_EVENT_MASK + 928)

#define ISP_FE_LMP_PDAF_CTX0_SOF 0
#define ISP_FE_LMP_PDAF_CTX0_EOF 1
#define ISP_FE_LMP_PDAF_CTX0_END_OF_BATCH 2
#define ISP_FE_LMP_PDAF_CTX0_EARLY 3
#define ISP_FE_LMP_PDAF_CTX0_REGISTER_UPDATE 4
#define ISP_FE_LMP_PDAF_CTX0_ABORT_START 5
#define ISP_FE_LMP_PDAF_CTX0_ABORT_DMA_COMPLETE 6
#define ISP_FE_LMP_PDAF_CTX0_ABORT_DONE 7
#define ISP_FE_LMP_PDAF_CTX0_ERROR 8
#define ISP_FE_LMP_PDAF_CTX0_BUS_ERROR 9

#define ISP_FE_LMP_PDAF_CTX1_BASE (HW_EVENT_MASK + 960)

#define ISP_FE_LMP_PDAF_CTX1_SOF 0
#define ISP_FE_LMP_PDAF_CTX1_EOF 1
#define ISP_FE_LMP_PDAF_CTX1_END_OF_BATCH 2
#define ISP_FE_LMP_PDAF_CTX1_EARLY 3
#define ISP_FE_LMP_PDAF_CTX1_REGISTER_UPDATE 4
#define ISP_FE_LMP_PDAF_CTX1_ABORT_START 5
#define ISP_FE_LMP_PDAF_CTX1_ABORT_DMA_COMPLETE 6
#define ISP_FE_LMP_PDAF_CTX1_ABORT_DONE 7
#define ISP_FE_LMP_PDAF_CTX1_ERROR 8
#define ISP_FE_LMP_PDAF_CTX1_BUS_ERROR 9

#define ISP_FE_LMP_PDAF_CTX2_BASE (HW_EVENT_MASK + 992)

#define ISP_FE_LMP_PDAF_CTX2_SOF 0
#define ISP_FE_LMP_PDAF_CTX2_EOF 1
#define ISP_FE_LMP_PDAF_CTX2_END_OF_BATCH 2
#define ISP_FE_LMP_PDAF_CTX2_EARLY 3
#define ISP_FE_LMP_PDAF_CTX2_REGISTER_UPDATE 4
#define ISP_FE_LMP_PDAF_CTX2_ABORT_START 5
#define ISP_FE_LMP_PDAF_CTX2_ABORT_DMA_COMPLETE 6
#define ISP_FE_LMP_PDAF_CTX2_ABORT_DONE 7
#define ISP_FE_LMP_PDAF_CTX2_ERROR 8
#define ISP_FE_LMP_PDAF_CTX2_BUS_ERROR 9

#define ISP_FE_LMP_PDAF_CTX3_BASE (HW_EVENT_MASK + 1024)

#define ISP_FE_LMP_PDAF_CTX3_SOF 0
#define ISP_FE_LMP_PDAF_CTX3_EOF 1
#define ISP_FE_LMP_PDAF_CTX3_END_OF_BATCH 2
#define ISP_FE_LMP_PDAF_CTX3_EARLY 3
#define ISP_FE_LMP_PDAF_CTX3_REGISTER_UPDATE 4
#define ISP_FE_LMP_PDAF_CTX3_ABORT_START 5
#define ISP_FE_LMP_PDAF_CTX3_ABORT_DMA_COMPLETE 6
#define ISP_FE_LMP_PDAF_CTX3_ABORT_DONE 7
#define ISP_FE_LMP_PDAF_CTX3_ERROR 8
#define ISP_FE_LMP_PDAF_CTX3_BUS_ERROR 9

#define ISP_FE_LMP_DEBUG_BASE (HW_EVENT_MASK + 1056)

#define ISP_FE_LMP_DEBUG_HW_TIMEOUT 0
#define ISP_FE_LMP_DEBUG_HW_BUS_ERROR 1
#define ISP_FE_LMP_DEBUG_HW_AXI_READ_DATA_OVERFLOW 2
#define ISP_FE_LMP_DEBUG_HW_AXI_WRITE_DATA_UNDERFLOW 3
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_NON_SEQ 4
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_NON_ATOMIC 5
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_BAYER 6
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF0 7
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF1 8
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF2 9
#define ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF3 10
#define ISP_FE_LMP_DEBUG_HW_UNDEFINED 11

#define ISP_FE_CSIS_CORE_CMN_CTL_BASE (HW_EVENT_MASK + 1088)

#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH0 0
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH1 1
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH2 2
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH3 3
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH4 4
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH5 5
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH6 6
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH7 7
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH8 8
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH9 9
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH10 10
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH11 11
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH12 12
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH13 13
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH14 14
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH15 15
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH16 16
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH17 17
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH18 18
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH19 19
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH20 20
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH21 21
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH22 22
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH23 23
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH24 24
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH25 25
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH26 26
#define ISP_FE_CSIS_CORE_CMN_CTL_LOCH27 27
#define ISP_FE_CSIS_CORE_CMN_CTL_RDMA0 28
#define ISP_FE_CSIS_CORE_CMN_CTL_RDMA1 29

#define ISP_FE_CSIS_CORE_EBUF_CTL_BASE (HW_EVENT_MASK + 1120)

#define ISP_FE_CSIS_CORE_EBUF_CTL_EBUF_FULL 0

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_BASE (HW_EVENT_MASK + 1152)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_BASE (HW_EVENT_MASK + 1184)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_BASE (HW_EVENT_MASK + 1216)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_BASE (HW_EVENT_MASK + 1248)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_BASE (HW_EVENT_MASK + 1280)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_BASE (HW_EVENT_MASK + 1312)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_BASE (HW_EVENT_MASK + 1344)

#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_START 2

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE (HW_EVENT_MASK + 1376)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE (HW_EVENT_MASK + 1408)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE (HW_EVENT_MASK + 1440)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE (HW_EVENT_MASK + 1472)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE (HW_EVENT_MASK + 1504)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE (HW_EVENT_MASK + 1536)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE (HW_EVENT_MASK + 1568)

#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_SOF 0
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_EOF 1
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_EOL 2
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_DMA_DONE 4
#define ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE (HW_EVENT_MASK + 1600)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE (HW_EVENT_MASK + 1632)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE (HW_EVENT_MASK + 1664)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE (HW_EVENT_MASK + 1696)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE (HW_EVENT_MASK + 1728)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE (HW_EVENT_MASK + 1760)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE (HW_EVENT_MASK + 1792)

#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_BASE (HW_EVENT_MASK + 1824)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_BASE (HW_EVENT_MASK + 1856)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_BASE (HW_EVENT_MASK + 1888)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_BASE (HW_EVENT_MASK + 1920)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_BASE (HW_EVENT_MASK + 1952)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_BASE (HW_EVENT_MASK + 1984)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_BASE (HW_EVENT_MASK + 2016)

#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_MUTE_EN 0
#define ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_BASE (HW_EVENT_MASK + 2048)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_BASE (HW_EVENT_MASK + 2080)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_BASE (HW_EVENT_MASK + 2112)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_BASE (HW_EVENT_MASK + 2144)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_BASE (HW_EVENT_MASK + 2176)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_BASE (HW_EVENT_MASK + 2208)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_BASE (HW_EVENT_MASK + 2240)

#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_START 2

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE (HW_EVENT_MASK + 2272)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH0_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE (HW_EVENT_MASK + 2304)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH1_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE (HW_EVENT_MASK + 2336)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH2_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE (HW_EVENT_MASK + 2368)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH3_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE (HW_EVENT_MASK + 2400)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH4_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE (HW_EVENT_MASK + 2432)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH5_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE (HW_EVENT_MASK + 2464)

#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_SOF 0
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_EOF 1
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_EOL 2
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_DMA_DONE 4
#define ISP_FE_CSIS_CORE_PD_PROC_LOCH6_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE (HW_EVENT_MASK + 2496)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE (HW_EVENT_MASK + 2528)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE (HW_EVENT_MASK + 2560)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE (HW_EVENT_MASK + 2592)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE (HW_EVENT_MASK + 2624)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE (HW_EVENT_MASK + 2656)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE (HW_EVENT_MASK + 2688)

#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_BASE (HW_EVENT_MASK + 2720)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_BASE (HW_EVENT_MASK + 2752)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_BASE (HW_EVENT_MASK + 2784)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_BASE (HW_EVENT_MASK + 2816)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_BASE (HW_EVENT_MASK + 2848)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_BASE (HW_EVENT_MASK + 2880)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_BASE (HW_EVENT_MASK + 2912)

#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_MUTE_EN 0
#define ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_BASE (HW_EVENT_MASK + 2944)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_BASE (HW_EVENT_MASK + 2976)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_BASE (HW_EVENT_MASK + 3008)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_BASE (HW_EVENT_MASK + 3040)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_BASE (HW_EVENT_MASK + 3072)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_BASE (HW_EVENT_MASK + 3104)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_BASE (HW_EVENT_MASK + 3136)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_BASE (HW_EVENT_MASK + 3168)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_BASE (HW_EVENT_MASK + 3200)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_BASE (HW_EVENT_MASK + 3232)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_BASE (HW_EVENT_MASK + 3264)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_BASE (HW_EVENT_MASK + 3296)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_BASE (HW_EVENT_MASK + 3328)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_BASE (HW_EVENT_MASK + 3360)

#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_START 2

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE (HW_EVENT_MASK + 3392)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH0_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE (HW_EVENT_MASK + 3424)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH1_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE (HW_EVENT_MASK + 3456)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH2_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE (HW_EVENT_MASK + 3488)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH3_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE (HW_EVENT_MASK + 3520)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH4_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE (HW_EVENT_MASK + 3552)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH5_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE (HW_EVENT_MASK + 3584)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH6_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE (HW_EVENT_MASK + 3616)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH7_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE (HW_EVENT_MASK + 3648)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH8_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE (HW_EVENT_MASK + 3680)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH9_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE (HW_EVENT_MASK + 3712)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH10_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE (HW_EVENT_MASK + 3744)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH11_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE (HW_EVENT_MASK + 3776)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH12_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE (HW_EVENT_MASK + 3808)

#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_SOF 0
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_EOF 1
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_EOL 2
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_SHADOW_UPDATE 3
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_DMA_DONE 4
#define ISP_FE_CSIS_CORE_VC_PROC_LOCH13_FRAME_DONE 5

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE (HW_EVENT_MASK + 3840)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE (HW_EVENT_MASK + 3872)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE (HW_EVENT_MASK + 3904)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE (HW_EVENT_MASK + 3936)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE (HW_EVENT_MASK + 3968)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE (HW_EVENT_MASK + 4000)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE (HW_EVENT_MASK + 4032)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE (HW_EVENT_MASK + 4064)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE (HW_EVENT_MASK + 4096)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE (HW_EVENT_MASK + 4128)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE (HW_EVENT_MASK + 4160)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE (HW_EVENT_MASK + 4192)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE (HW_EVENT_MASK + 4224)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE (HW_EVENT_MASK + 4256)

#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_LOST_OF_VSYNC 0
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SHORT_VB_ERROR 1
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SENSOR_RESOL_MISMATCH 2
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_EBUF_OVERFLOW 3
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_LATE_CONFIG_ERROR 4
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_WDMA_ERROR 5
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SQ_WDMA_ERROR 6
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ERROR 7
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ENC_ALC_ERROR 8
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ZP_FAIL_ERROR 9
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_STREAM_ERROR 10
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_CTX_CTL_EN_ERROR 11
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_WDMA_CSR_CHECK_FAIL 12
#define ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SHORT_VB_FATAL_ERROR 13

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_BASE (HW_EVENT_MASK + 4288)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_BASE (HW_EVENT_MASK + 4320)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_BASE (HW_EVENT_MASK + 4352)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_BASE (HW_EVENT_MASK + 4384)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_BASE (HW_EVENT_MASK + 4416)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_BASE (HW_EVENT_MASK + 4448)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_BASE (HW_EVENT_MASK + 4480)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_BASE (HW_EVENT_MASK + 4512)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_BASE (HW_EVENT_MASK + 4544)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_BASE (HW_EVENT_MASK + 4576)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_BASE (HW_EVENT_MASK + 4608)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_BASE (HW_EVENT_MASK + 4640)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_BASE (HW_EVENT_MASK + 4672)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_BASE (HW_EVENT_MASK + 4704)

#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_MUTE_EN 0
#define ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_UNMUTE_EN 1

#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_BASE (HW_EVENT_MASK + 4736)

#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_START 2

#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_BASE (HW_EVENT_MASK + 4768)

#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_DONE 0
#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_DMA_DONE 1
#define ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_START 2

#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_BASE (HW_EVENT_MASK + 4800)

#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_SHADOW_UPDATE 0
#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_DMA_DONE 1
#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_FRAME_DONE 2

#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_BASE (HW_EVENT_MASK + 4832)

#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_SHADOW_UPDATE 0
#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_DMA_DONE 1
#define ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_FRAME_DONE 2

#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_BASE (HW_EVENT_MASK + 4864)

#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_RDMA_ERR 0
#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_SBWC_ERR 1
#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_CTX_CTL_EN_ERROR 2

#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_BASE (HW_EVENT_MASK + 4896)

#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_RDMA_ERR 0
#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_SBWC_ERR 1
#define ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_CTX_CTL_EN_ERROR 2

#define ISP_FE_CSIS_INT0_CTX0_BASE (HW_EVENT_MASK + 4928)

#define ISP_FE_CSIS_INT0_CTX0_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX0_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX0_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX0_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX0_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX0_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX0_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX0_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX0_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX0_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX1_BASE (HW_EVENT_MASK + 4960)

#define ISP_FE_CSIS_INT0_CTX1_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX1_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX1_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX1_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX1_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX1_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX1_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX1_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX1_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX1_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX2_BASE (HW_EVENT_MASK + 4992)

#define ISP_FE_CSIS_INT0_CTX2_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX2_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX2_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX2_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX2_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX2_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX2_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX2_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX2_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX2_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX3_BASE (HW_EVENT_MASK + 5024)

#define ISP_FE_CSIS_INT0_CTX3_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX3_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX3_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX3_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX3_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX3_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX3_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX3_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX3_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX3_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX4_BASE (HW_EVENT_MASK + 5056)

#define ISP_FE_CSIS_INT0_CTX4_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX4_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX4_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX4_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX4_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX4_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX4_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX4_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX4_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX4_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX5_BASE (HW_EVENT_MASK + 5088)

#define ISP_FE_CSIS_INT0_CTX5_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX5_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX5_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX5_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX5_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX5_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX5_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX5_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX5_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX5_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX6_BASE (HW_EVENT_MASK + 5120)

#define ISP_FE_CSIS_INT0_CTX6_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX6_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX6_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX6_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX6_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX6_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX6_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX6_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX6_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX6_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX7_BASE (HW_EVENT_MASK + 5152)

#define ISP_FE_CSIS_INT0_CTX7_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX7_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX7_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX7_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX7_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX7_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX7_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX7_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX7_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX7_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX8_BASE (HW_EVENT_MASK + 5184)

#define ISP_FE_CSIS_INT0_CTX8_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX8_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX8_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX8_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX8_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX8_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX8_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX8_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX8_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX8_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX9_BASE (HW_EVENT_MASK + 5216)

#define ISP_FE_CSIS_INT0_CTX9_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX9_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX9_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX9_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX9_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX9_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX9_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX9_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX9_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX9_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX10_BASE (HW_EVENT_MASK + 5248)

#define ISP_FE_CSIS_INT0_CTX10_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX10_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX10_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX10_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX10_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX10_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX10_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX10_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX10_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX10_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT0_CTX11_BASE (HW_EVENT_MASK + 5280)

#define ISP_FE_CSIS_INT0_CTX11_ERR_ID 0
#define ISP_FE_CSIS_INT0_CTX11_ERR_CRC 1
#define ISP_FE_CSIS_INT0_CTX11_ERR_ECC 2
#define ISP_FE_CSIS_INT0_CTX11_ERR_WRONG_CONFIG 3
#define ISP_FE_CSIS_INT0_CTX11_ERR_OVER 4
#define ISP_FE_CSIS_INT0_CTX11_ERR_CRC_PH 5
#define ISP_FE_CSIS_INT0_CTX11_MAL_CRC 6
#define ISP_FE_CSIS_INT0_CTX11_ERR_SKEW 7
#define ISP_FE_CSIS_INT0_CTX11_ERR_DESKEW_OVER 8
#define ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE0 12
#define ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE1 13
#define ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE2 14
#define ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE3 15
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE0 16
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE1 17
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE2 18
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE3 19
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE0 20
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE1 21
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE2 22
#define ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE3 23
#define ISP_FE_CSIS_INT0_CTX11_PHY_TIMING_ERR 24

#define ISP_FE_CSIS_INT1_CTX0_BASE (HW_EVENT_MASK + 5312)

#define ISP_FE_CSIS_INT1_CTX0_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX0_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX0_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX0_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX0_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX0_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX0_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX1_BASE (HW_EVENT_MASK + 5344)

#define ISP_FE_CSIS_INT1_CTX1_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX1_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX1_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX1_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX1_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX1_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX1_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX2_BASE (HW_EVENT_MASK + 5376)

#define ISP_FE_CSIS_INT1_CTX2_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX2_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX2_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX2_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX2_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX2_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX2_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX3_BASE (HW_EVENT_MASK + 5408)

#define ISP_FE_CSIS_INT1_CTX3_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX3_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX3_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX3_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX3_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX3_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX3_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX4_BASE (HW_EVENT_MASK + 5440)

#define ISP_FE_CSIS_INT1_CTX4_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX4_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX4_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX4_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX4_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX4_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX4_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX5_BASE (HW_EVENT_MASK + 5472)

#define ISP_FE_CSIS_INT1_CTX5_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX5_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX5_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX5_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX5_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX5_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX5_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX6_BASE (HW_EVENT_MASK + 5504)

#define ISP_FE_CSIS_INT1_CTX6_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX6_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX6_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX6_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX6_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX6_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX6_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX7_BASE (HW_EVENT_MASK + 5536)

#define ISP_FE_CSIS_INT1_CTX7_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX7_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX7_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX7_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX7_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX7_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX7_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX8_BASE (HW_EVENT_MASK + 5568)

#define ISP_FE_CSIS_INT1_CTX8_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX8_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX8_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX8_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX8_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX8_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX8_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX9_BASE (HW_EVENT_MASK + 5600)

#define ISP_FE_CSIS_INT1_CTX9_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX9_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX9_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX9_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX9_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX9_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX9_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX10_BASE (HW_EVENT_MASK + 5632)

#define ISP_FE_CSIS_INT1_CTX10_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX10_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX10_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX10_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX10_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX10_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX10_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_INT1_CTX11_BASE (HW_EVENT_MASK + 5664)

#define ISP_FE_CSIS_INT1_CTX11_LINE_END 0
#define ISP_FE_CSIS_INT1_CTX11_FRAME_END 1
#define ISP_FE_CSIS_INT1_CTX11_FRAME_START 2
#define ISP_FE_CSIS_INT1_CTX11_ERR_LOST_FE 3
#define ISP_FE_CSIS_INT1_CTX11_ERR_LOST_FS 4
#define ISP_FE_CSIS_INT1_CTX11_HRESOL_MISMATCH 5
#define ISP_FE_CSIS_INT1_CTX11_VRESOL_MISMATCH 6

#define ISP_FE_CSIS_FS_INT_CTX0_BASE (HW_EVENT_MASK + 5696)

#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX1_BASE (HW_EVENT_MASK + 5728)

#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX2_BASE (HW_EVENT_MASK + 5760)

#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX3_BASE (HW_EVENT_MASK + 5792)

#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX4_BASE (HW_EVENT_MASK + 5824)

#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX5_BASE (HW_EVENT_MASK + 5856)

#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX6_BASE (HW_EVENT_MASK + 5888)

#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX7_BASE (HW_EVENT_MASK + 5920)

#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX8_BASE (HW_EVENT_MASK + 5952)

#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX9_BASE (HW_EVENT_MASK + 5984)

#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX10_BASE (HW_EVENT_MASK + 6016)

#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH31 31

#define ISP_FE_CSIS_FS_INT_CTX11_BASE (HW_EVENT_MASK + 6048)

#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH0 0
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH1 1
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH2 2
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH3 3
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH4 4
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH5 5
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH6 6
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH7 7
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH8 8
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH9 9
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH10 10
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH11 11
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH12 12
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH13 13
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH14 14
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH15 15
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH16 16
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH17 17
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH18 18
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH19 19
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH20 20
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH21 21
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH22 22
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH23 23
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH24 24
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH25 25
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH26 26
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH27 27
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH28 28
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH29 29
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH30 30
#define ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX0_BASE (HW_EVENT_MASK + 6080)

#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX1_BASE (HW_EVENT_MASK + 6112)

#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX2_BASE (HW_EVENT_MASK + 6144)

#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX3_BASE (HW_EVENT_MASK + 6176)

#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX4_BASE (HW_EVENT_MASK + 6208)

#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX5_BASE (HW_EVENT_MASK + 6240)

#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX6_BASE (HW_EVENT_MASK + 6272)

#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX7_BASE (HW_EVENT_MASK + 6304)

#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX8_BASE (HW_EVENT_MASK + 6336)

#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX9_BASE (HW_EVENT_MASK + 6368)

#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX10_BASE (HW_EVENT_MASK + 6400)

#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH31 31

#define ISP_FE_CSIS_FE_INT_CTX11_BASE (HW_EVENT_MASK + 6432)

#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH0 0
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH1 1
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH2 2
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH3 3
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH4 4
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH5 5
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH6 6
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH7 7
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH8 8
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH9 9
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH10 10
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH11 11
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH12 12
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH13 13
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH14 14
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH15 15
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH16 16
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH17 17
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH18 18
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH19 19
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH20 20
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH21 21
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH22 22
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH23 23
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH24 24
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH25 25
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH26 26
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH27 27
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH28 28
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH29 29
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH30 30
#define ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH31 31

/* clang-format on */

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_SOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_EOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_REG_UPDATED \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_REG_UPDATED)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_ABORT_START \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_ABORT_DMA_CMPLT \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_ABORT_DMA_CMPLT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_ABORT_DONE \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_FC_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_FC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_SPD_WDMA_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_SPD_WDMA_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_LMP_IDMA0_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_LMP_IDMA0_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX0_LMP_IDMA1_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX0_BASE, \
		 ISP_FE_FC_BAYER_CTX0_LMP_IDMA1_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_SOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_EOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_REG_UPDATED \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_REG_UPDATED)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_ABORT_START \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_ABORT_DMA_CMPLT \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_ABORT_DMA_CMPLT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_ABORT_DONE \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_FC_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_FC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_SPD_WDMA_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_SPD_WDMA_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_LMP_IDMA0_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_LMP_IDMA0_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX1_LMP_IDMA1_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX1_BASE, \
		 ISP_FE_FC_BAYER_CTX1_LMP_IDMA1_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_SOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_EOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_REG_UPDATED \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_REG_UPDATED)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_ABORT_START \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_ABORT_DMA_CMPLT \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_ABORT_DMA_CMPLT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_ABORT_DONE \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_FC_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_FC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_SPD_WDMA_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_SPD_WDMA_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_LMP_IDMA0_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_LMP_IDMA0_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX2_LMP_IDMA1_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX2_BASE, \
		 ISP_FE_FC_BAYER_CTX2_LMP_IDMA1_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_SOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_EOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_REG_UPDATED \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_REG_UPDATED)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_ABORT_START \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_ABORT_DMA_CMPLT \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_ABORT_DMA_CMPLT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_ABORT_DONE \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_FC_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_FC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_SPD_WDMA_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_SPD_WDMA_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_LMP_IDMA0_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_LMP_IDMA0_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX3_LMP_IDMA1_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX3_BASE, \
		 ISP_FE_FC_BAYER_CTX3_LMP_IDMA1_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_SOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_EOF \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_REG_UPDATED \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_REG_UPDATED)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_ABORT_START \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_ABORT_DMA_CMPLT \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_ABORT_DMA_CMPLT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_ABORT_DONE \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_FC_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_FC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_SPD_WDMA_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_SPD_WDMA_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_LMP_IDMA0_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_LMP_IDMA0_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_BAYER_CTX4_LMP_IDMA1_BUS_ERROR \
	EVENT_ID(ISP_FE_FC_BAYER_CTX4_BASE, \
		 ISP_FE_FC_BAYER_CTX4_LMP_IDMA1_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX0_PDAF_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_PDAF_CTX0_BASE, \
		 ISP_FE_FC_PDAF_CTX0_PDAF_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX0_PDAF_ERROR \
	EVENT_ID(ISP_FE_FC_PDAF_CTX0_BASE, \
		 ISP_FE_FC_PDAF_CTX0_PDAF_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX1_PDAF_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_PDAF_CTX1_BASE, \
		 ISP_FE_FC_PDAF_CTX1_PDAF_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX1_PDAF_ERROR \
	EVENT_ID(ISP_FE_FC_PDAF_CTX1_BASE, \
		 ISP_FE_FC_PDAF_CTX1_PDAF_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX2_PDAF_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_PDAF_CTX2_BASE, \
		 ISP_FE_FC_PDAF_CTX2_PDAF_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX2_PDAF_ERROR \
	EVENT_ID(ISP_FE_FC_PDAF_CTX2_BASE, \
		 ISP_FE_FC_PDAF_CTX2_PDAF_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX3_PDAF_LATE_CONFIG \
	EVENT_ID(ISP_FE_FC_PDAF_CTX3_BASE, \
		 ISP_FE_FC_PDAF_CTX3_PDAF_LATE_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_FC_PDAF_CTX3_PDAF_ERROR \
	EVENT_ID(ISP_FE_FC_PDAF_CTX3_BASE, \
		 ISP_FE_FC_PDAF_CTX3_PDAF_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX0_IRQ_CMD \
	EVENT_ID(ISP_FE_PDMA_CTX0_BASE, \
		 ISP_FE_PDMA_CTX0_IRQ_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX0_ALMOST_EMPTY \
	EVENT_ID(ISP_FE_PDMA_CTX0_BASE, \
		 ISP_FE_PDMA_CTX0_ALMOST_EMPTY)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX1_IRQ_CMD \
	EVENT_ID(ISP_FE_PDMA_CTX1_BASE, \
		 ISP_FE_PDMA_CTX1_IRQ_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX1_ALMOST_EMPTY \
	EVENT_ID(ISP_FE_PDMA_CTX1_BASE, \
		 ISP_FE_PDMA_CTX1_ALMOST_EMPTY)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX2_IRQ_CMD \
	EVENT_ID(ISP_FE_PDMA_CTX2_BASE, \
		 ISP_FE_PDMA_CTX2_IRQ_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX2_ALMOST_EMPTY \
	EVENT_ID(ISP_FE_PDMA_CTX2_BASE, \
		 ISP_FE_PDMA_CTX2_ALMOST_EMPTY)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX3_IRQ_CMD \
	EVENT_ID(ISP_FE_PDMA_CTX3_BASE, \
		 ISP_FE_PDMA_CTX3_IRQ_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX3_ALMOST_EMPTY \
	EVENT_ID(ISP_FE_PDMA_CTX3_BASE, \
		 ISP_FE_PDMA_CTX3_ALMOST_EMPTY)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX4_IRQ_CMD \
	EVENT_ID(ISP_FE_PDMA_CTX4_BASE, \
		 ISP_FE_PDMA_CTX4_IRQ_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_CTX4_ALMOST_EMPTY \
	EVENT_ID(ISP_FE_PDMA_CTX4_BASE, \
		 ISP_FE_PDMA_CTX4_ALMOST_EMPTY)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX0_MEM_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX0_BASE, \
		 ISP_FE_PDMA_ERR_CTX0_MEM_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX0_CSR_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX0_BASE, \
		 ISP_FE_PDMA_ERR_CTX0_CSR_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX0_ILLEGAL_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX0_BASE, \
		 ISP_FE_PDMA_ERR_CTX0_ILLEGAL_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX0_RECUR_INDIR_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX0_BASE, \
		 ISP_FE_PDMA_ERR_CTX0_RECUR_INDIR_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX0_CMD_SIZE_MISMATCH \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX0_BASE, \
		 ISP_FE_PDMA_ERR_CTX0_CMD_SIZE_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX1_MEM_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX1_BASE, \
		 ISP_FE_PDMA_ERR_CTX1_MEM_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX1_CSR_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX1_BASE, \
		 ISP_FE_PDMA_ERR_CTX1_CSR_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX1_ILLEGAL_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX1_BASE, \
		 ISP_FE_PDMA_ERR_CTX1_ILLEGAL_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX1_RECUR_INDIR_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX1_BASE, \
		 ISP_FE_PDMA_ERR_CTX1_RECUR_INDIR_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX1_CMD_SIZE_MISMATCH \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX1_BASE, \
		 ISP_FE_PDMA_ERR_CTX1_CMD_SIZE_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX2_MEM_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX2_BASE, \
		 ISP_FE_PDMA_ERR_CTX2_MEM_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX2_CSR_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX2_BASE, \
		 ISP_FE_PDMA_ERR_CTX2_CSR_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX2_ILLEGAL_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX2_BASE, \
		 ISP_FE_PDMA_ERR_CTX2_ILLEGAL_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX2_RECUR_INDIR_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX2_BASE, \
		 ISP_FE_PDMA_ERR_CTX2_RECUR_INDIR_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX2_CMD_SIZE_MISMATCH \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX2_BASE, \
		 ISP_FE_PDMA_ERR_CTX2_CMD_SIZE_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX3_MEM_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX3_BASE, \
		 ISP_FE_PDMA_ERR_CTX3_MEM_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX3_CSR_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX3_BASE, \
		 ISP_FE_PDMA_ERR_CTX3_CSR_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX3_ILLEGAL_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX3_BASE, \
		 ISP_FE_PDMA_ERR_CTX3_ILLEGAL_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX3_RECUR_INDIR_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX3_BASE, \
		 ISP_FE_PDMA_ERR_CTX3_RECUR_INDIR_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX3_CMD_SIZE_MISMATCH \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX3_BASE, \
		 ISP_FE_PDMA_ERR_CTX3_CMD_SIZE_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX4_MEM_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX4_BASE, \
		 ISP_FE_PDMA_ERR_CTX4_MEM_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX4_CSR_BUS_ERR \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX4_BASE, \
		 ISP_FE_PDMA_ERR_CTX4_CSR_BUS_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX4_ILLEGAL_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX4_BASE, \
		 ISP_FE_PDMA_ERR_CTX4_ILLEGAL_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX4_RECUR_INDIR_CMD \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX4_BASE, \
		 ISP_FE_PDMA_ERR_CTX4_RECUR_INDIR_CMD)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_ERR_CTX4_CMD_SIZE_MISMATCH \
	EVENT_ID(ISP_FE_PDMA_ERR_CTX4_BASE, \
		 ISP_FE_PDMA_ERR_CTX4_CMD_SIZE_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX0_SW_RESET_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX0_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX0_SW_RESET_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX0_INPUT_FLUSH_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX0_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX0_INPUT_FLUSH_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX0_SW_MODE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX0_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX0_SW_MODE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX0_APB_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX0_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX0_APB_GKP_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX0_AXI_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX0_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX0_AXI_GKP_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX1_SW_RESET_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX1_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX1_SW_RESET_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX1_INPUT_FLUSH_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX1_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX1_INPUT_FLUSH_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX1_SW_MODE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX1_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX1_SW_MODE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX1_APB_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX1_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX1_APB_GKP_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX1_AXI_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX1_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX1_AXI_GKP_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX2_SW_RESET_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX2_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX2_SW_RESET_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX2_INPUT_FLUSH_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX2_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX2_INPUT_FLUSH_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX2_SW_MODE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX2_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX2_SW_MODE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX2_APB_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX2_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX2_APB_GKP_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX2_AXI_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX2_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX2_AXI_GKP_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX3_SW_RESET_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX3_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX3_SW_RESET_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX3_INPUT_FLUSH_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX3_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX3_INPUT_FLUSH_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX3_SW_MODE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX3_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX3_SW_MODE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX3_APB_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX3_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX3_APB_GKP_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX3_AXI_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX3_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX3_AXI_GKP_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX4_SW_RESET_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX4_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX4_SW_RESET_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX4_INPUT_FLUSH_DONE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX4_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX4_INPUT_FLUSH_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX4_SW_MODE \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX4_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX4_SW_MODE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX4_APB_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX4_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX4_APB_GKP_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_PDMA_RSTCTL_CTX4_AXI_GKP_ERR \
	EVENT_ID(ISP_FE_PDMA_RSTCTL_CTX4_BASE, \
		 ISP_FE_PDMA_RSTCTL_CTX4_AXI_GKP_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_EOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_FE_LMP_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_FE_LMP_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_CDAF_PRIMARY \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_CDAF_PRIMARY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_CDAF_WINDOWS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_CDAF_WINDOWS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_PRE_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_PRE_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_AWB_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_AWB_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_LSC_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_LSC_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_FLICKER_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_FLICKER_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_HISTOGRAM0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_HISTOGRAM0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_HISTOGRAM1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_HISTOGRAM1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_HISTOGRAM2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_HISTOGRAM2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_POST_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_POST_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MOTION_METERING \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MOTION_METERING)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_BAYER0_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_BAYER0_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_BAYER1_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_BAYER1_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_LINEAR_RGB_OUTPUT \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_LINEAR_RGB_OUTPUT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_ML_OUTPUT2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_TNR_PYRAMID \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_TNR_PYRAMID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MERGE1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MERGE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MERGE2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MERGE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MERGE3 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MERGE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MERGE4 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MERGE4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MERGE5 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MERGE5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_MERGE6 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_MERGE6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_LMP_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_LMP_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX0_SOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX0_BASE, \
		 ISP_FE_LMP_BAYER_CTX0_SOF)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_EOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_FE_LMP_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_FE_LMP_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_CDAF_PRIMARY \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_CDAF_PRIMARY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_CDAF_WINDOWS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_CDAF_WINDOWS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_PRE_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_PRE_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_AWB_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_AWB_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_LSC_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_LSC_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_FLICKER_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_FLICKER_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_HISTOGRAM0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_HISTOGRAM0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_HISTOGRAM1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_HISTOGRAM1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_HISTOGRAM2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_HISTOGRAM2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_POST_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_POST_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MOTION_METERING \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MOTION_METERING)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_BAYER0_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_BAYER0_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_BAYER1_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_BAYER1_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_LINEAR_RGB_OUTPUT \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_LINEAR_RGB_OUTPUT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_ML_OUTPUT2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_TNR_PYRAMID \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_TNR_PYRAMID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MERGE1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MERGE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MERGE2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MERGE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MERGE3 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MERGE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MERGE4 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MERGE4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MERGE5 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MERGE5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_MERGE6 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_MERGE6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_LMP_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_LMP_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX1_SOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX1_BASE, \
		 ISP_FE_LMP_BAYER_CTX1_SOF)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_EOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_FE_LMP_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_FE_LMP_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_CDAF_PRIMARY \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_CDAF_PRIMARY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_CDAF_WINDOWS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_CDAF_WINDOWS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_PRE_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_PRE_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_AWB_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_AWB_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_LSC_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_LSC_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_FLICKER_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_FLICKER_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_HISTOGRAM0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_HISTOGRAM0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_HISTOGRAM1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_HISTOGRAM1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_HISTOGRAM2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_HISTOGRAM2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_POST_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_POST_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MOTION_METERING \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MOTION_METERING)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_BAYER0_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_BAYER0_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_BAYER1_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_BAYER1_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_LINEAR_RGB_OUTPUT \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_LINEAR_RGB_OUTPUT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_ML_OUTPUT2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_TNR_PYRAMID \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_TNR_PYRAMID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MERGE1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MERGE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MERGE2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MERGE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MERGE3 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MERGE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MERGE4 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MERGE4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MERGE5 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MERGE5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_MERGE6 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_MERGE6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_LMP_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_LMP_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX2_SOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX2_BASE, \
		 ISP_FE_LMP_BAYER_CTX2_SOF)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_EOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_FE_LMP_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_FE_LMP_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_CDAF_PRIMARY \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_CDAF_PRIMARY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_CDAF_WINDOWS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_CDAF_WINDOWS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_PRE_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_PRE_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_AWB_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_AWB_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_LSC_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_LSC_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_FLICKER_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_FLICKER_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_HISTOGRAM0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_HISTOGRAM0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_HISTOGRAM1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_HISTOGRAM1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_HISTOGRAM2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_HISTOGRAM2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_POST_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_POST_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MOTION_METERING \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MOTION_METERING)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_BAYER0_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_BAYER0_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_BAYER1_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_BAYER1_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_LINEAR_RGB_OUTPUT \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_LINEAR_RGB_OUTPUT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_ML_OUTPUT2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_TNR_PYRAMID \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_TNR_PYRAMID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MERGE1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MERGE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MERGE2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MERGE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MERGE3 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MERGE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MERGE4 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MERGE4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MERGE5 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MERGE5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_MERGE6 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_MERGE6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_LMP_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_LMP_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX3_SOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX3_BASE, \
		 ISP_FE_LMP_BAYER_CTX3_SOF)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_EOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_FE_LMP_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_FE_LMP_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_CDAF_PRIMARY \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_CDAF_PRIMARY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_CDAF_WINDOWS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_CDAF_WINDOWS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_PRE_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_PRE_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_AWB_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_AWB_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_LSC_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_LSC_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_FLICKER_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_FLICKER_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_HISTOGRAM0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_HISTOGRAM0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_HISTOGRAM1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_HISTOGRAM1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_HISTOGRAM2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_HISTOGRAM2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_POST_LSC_AE_STATS \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_POST_LSC_AE_STATS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MOTION_METERING \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MOTION_METERING)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_BAYER0_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_BAYER0_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_BAYER1_WDMA \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_BAYER1_WDMA)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_LINEAR_RGB_OUTPUT \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_LINEAR_RGB_OUTPUT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT0 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_ML_OUTPUT2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_TNR_PYRAMID \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_TNR_PYRAMID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MERGE1 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MERGE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MERGE2 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MERGE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MERGE3 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MERGE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MERGE4 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MERGE4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MERGE5 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MERGE5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_MERGE6 \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_MERGE6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_LMP_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_LMP_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_BAYER_CTX4_SOF \
	EVENT_ID(ISP_FE_LMP_BAYER_CTX4_BASE, \
		 ISP_FE_LMP_BAYER_CTX4_SOF)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_SOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_EOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_EARLY \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_EARLY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_ABORT_START \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_ABORT_DMA_COMPLETE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_ABORT_DMA_COMPLETE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_ABORT_DONE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX0_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX0_BASE, \
		 ISP_FE_LMP_PDAF_CTX0_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_SOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_EOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_EARLY \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_EARLY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_ABORT_START \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_ABORT_DMA_COMPLETE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_ABORT_DMA_COMPLETE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_ABORT_DONE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX1_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX1_BASE, \
		 ISP_FE_LMP_PDAF_CTX1_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_SOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_EOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_EARLY \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_EARLY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_ABORT_START \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_ABORT_DMA_COMPLETE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_ABORT_DMA_COMPLETE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_ABORT_DONE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX2_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX2_BASE, \
		 ISP_FE_LMP_PDAF_CTX2_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_SOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_EOF \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_END_OF_BATCH \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_END_OF_BATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_EARLY \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_EARLY)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_REGISTER_UPDATE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_REGISTER_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_ABORT_START \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_ABORT_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_ABORT_DMA_COMPLETE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_ABORT_DMA_COMPLETE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_ABORT_DONE \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_PDAF_CTX3_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_PDAF_CTX3_BASE, \
		 ISP_FE_LMP_PDAF_CTX3_BUS_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_TIMEOUT \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_TIMEOUT)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_BUS_ERROR \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_BUS_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_AXI_READ_DATA_OVERFLOW \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_AXI_READ_DATA_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_AXI_WRITE_DATA_UNDERFLOW \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_AXI_WRITE_DATA_UNDERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_NON_SEQ \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_NON_SEQ)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_NON_ATOMIC \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_NON_ATOMIC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_BAYER \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_BAYER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF0 \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF1 \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF2 \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF3 \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_LUT_ILLEGAL_PROGRAMMING_PARTIAL_PDAF3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_LMP_DEBUG_HW_UNDEFINED \
	EVENT_ID(ISP_FE_LMP_DEBUG_BASE, \
		 ISP_FE_LMP_DEBUG_HW_UNDEFINED)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH0 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH1 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH2 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH3 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH4 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH5 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH6 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH7 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH8 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH9 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH10 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH11 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH12 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH13 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH14 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH15 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH16 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH17 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH18 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH19 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH20 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH21 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH22 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH23 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH24 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH25 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH26 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_LOCH27 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_LOCH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_RDMA0 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_RDMA0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_CMN_CTL_RDMA1 \
	EVENT_ID(ISP_FE_CSIS_CORE_CMN_CTL_BASE, \
		 ISP_FE_CSIS_CORE_CMN_CTL_RDMA1)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_EBUF_CTL_EBUF_FULL \
	EVENT_ID(ISP_FE_CSIS_CORE_EBUF_CTL_BASE, \
		 ISP_FE_CSIS_CORE_EBUF_CTL_EBUF_FULL)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH0_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH1_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH2_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH3_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH4_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH5_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ABORT_DONE_LOCH6_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH0_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH1_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH2_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH3_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH4_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH5_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_PROC_LOCH6_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH0_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH1_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH2_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH3_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH4_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH5_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_ERR_LOCH6_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH0_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH1_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH2_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH3_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH4_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH5_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_IMG_MUTE_LOCH6_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH0_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH1_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH2_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH3_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH4_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH5_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ABORT_DONE_LOCH6_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH0_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH0_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH0_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH0_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH0_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH0_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH0_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH0_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH0_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH0_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH0_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH0_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH1_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH1_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH1_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH1_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH1_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH1_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH1_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH1_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH1_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH1_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH1_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH1_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH2_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH2_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH2_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH2_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH2_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH2_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH2_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH2_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH2_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH2_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH2_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH2_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH3_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH3_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH3_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH3_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH3_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH3_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH3_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH3_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH3_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH3_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH3_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH3_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH4_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH4_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH4_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH4_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH4_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH4_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH4_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH4_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH4_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH4_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH4_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH4_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH5_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH5_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH5_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH5_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH5_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH5_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH5_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH5_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH5_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH5_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH5_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH5_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH6_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH6_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH6_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH6_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH6_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH6_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH6_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH6_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH6_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH6_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_PROC_LOCH6_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_PROC_LOCH6_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH0_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH1_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH2_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH3_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH4_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH5_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_ERR_LOCH6_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH0_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH1_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH2_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH3_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH4_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH5_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_PD_MUTE_LOCH6_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH0_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH1_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH2_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH3_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH4_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH5_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH6_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH7_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH8_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH9_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH10_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH11_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH12_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ABORT_DONE_LOCH13_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH0_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH0_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH0_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH0_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH0_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH0_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH0_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH0_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH0_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH0_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH0_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH0_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH1_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH1_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH1_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH1_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH1_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH1_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH1_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH1_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH1_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH1_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH1_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH1_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH2_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH2_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH2_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH2_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH2_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH2_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH2_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH2_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH2_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH2_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH2_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH2_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH3_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH3_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH3_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH3_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH3_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH3_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH3_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH3_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH3_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH3_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH3_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH3_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH4_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH4_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH4_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH4_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH4_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH4_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH4_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH4_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH4_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH4_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH4_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH4_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH5_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH5_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH5_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH5_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH5_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH5_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH5_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH5_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH5_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH5_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH5_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH5_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH6_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH6_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH6_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH6_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH6_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH6_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH6_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH6_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH6_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH6_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH6_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH6_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH7_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH7_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH7_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH7_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH7_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH7_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH7_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH7_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH7_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH7_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH7_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH7_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH8_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH8_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH8_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH8_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH8_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH8_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH8_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH8_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH8_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH8_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH8_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH8_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH9_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH9_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH9_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH9_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH9_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH9_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH9_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH9_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH9_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH9_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH9_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH9_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH10_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH10_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH10_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH10_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH10_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH10_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH10_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH10_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH10_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH10_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH10_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH10_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH11_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH11_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH11_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH11_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH11_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH11_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH11_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH11_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH11_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH11_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH11_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH11_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH12_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH12_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH12_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH12_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH12_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH12_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH12_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH12_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH12_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH12_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH12_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH12_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH13_SOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH13_SOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH13_EOF \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH13_EOF)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH13_EOL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH13_EOL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH13_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH13_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH13_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH13_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_PROC_LOCH13_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_PROC_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_PROC_LOCH13_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH0_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH1_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH2_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH3_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH4_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH5_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH6_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH7_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH8_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH9_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH10_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH11_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH12_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_LOST_OF_VSYNC \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_LOST_OF_VSYNC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SHORT_VB_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SHORT_VB_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SENSOR_RESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SENSOR_RESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_EBUF_OVERFLOW \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_EBUF_OVERFLOW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_LATE_CONFIG_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_LATE_CONFIG_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SQ_WDMA_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SQ_WDMA_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ENC_ALC_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ENC_ALC_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ZP_FAIL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SBWC_ZP_FAIL_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_STREAM_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_STREAM_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_CTX_CTL_EN_ERROR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_WDMA_CSR_CHECK_FAIL \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_WDMA_CSR_CHECK_FAIL)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SHORT_VB_FATAL_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_ERR_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_ERR_LOCH13_SHORT_VB_FATAL_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH0_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH1_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH2_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH3_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH4_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH5_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH6_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH7_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH8_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH9_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH10_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH11_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH12_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_MUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_MUTE_EN)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_UNMUTE_EN \
	EVENT_ID(ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_BASE, \
		 ISP_FE_CSIS_CORE_VC_MUTE_LOCH13_UNMUTE_EN)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX0_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_START \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ABORT_DONE_CTX1_ABORT_START)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_PROC_CTX0_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_SHADOW_UPDATE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_SHADOW_UPDATE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_DMA_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_DMA_DONE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_FRAME_DONE \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_PROC_CTX1_FRAME_DONE)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_RDMA_ERR \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_RDMA_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_SBWC_ERR \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_SBWC_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ERR_CTX0_CTX_CTL_EN_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_RDMA_ERR \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_RDMA_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_SBWC_ERR \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_SBWC_ERR)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_CTX_CTL_EN_ERROR \
	EVENT_ID(ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_BASE, \
		 ISP_FE_CSIS_CORE_RDMA_ERR_CTX1_CTX_CTL_EN_ERROR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX0_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX0_BASE, \
		 ISP_FE_CSIS_INT0_CTX0_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX1_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX1_BASE, \
		 ISP_FE_CSIS_INT0_CTX1_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX2_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX2_BASE, \
		 ISP_FE_CSIS_INT0_CTX2_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX3_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX3_BASE, \
		 ISP_FE_CSIS_INT0_CTX3_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX4_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX4_BASE, \
		 ISP_FE_CSIS_INT0_CTX4_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX5_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX5_BASE, \
		 ISP_FE_CSIS_INT0_CTX5_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX6_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX6_BASE, \
		 ISP_FE_CSIS_INT0_CTX6_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX7_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX7_BASE, \
		 ISP_FE_CSIS_INT0_CTX7_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX8_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX8_BASE, \
		 ISP_FE_CSIS_INT0_CTX8_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX9_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX9_BASE, \
		 ISP_FE_CSIS_INT0_CTX9_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX10_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX10_BASE, \
		 ISP_FE_CSIS_INT0_CTX10_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_ID \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_ID)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_ECC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_ECC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_WRONG_CONFIG \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_WRONG_CONFIG)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_CRC_PH \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_CRC_PH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_MAL_CRC \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_MAL_CRC)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SKEW \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SKEW)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_DESKEW_OVER \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_DESKEW_OVER)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_RX_INVALID_CODE_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE0 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE1 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE2 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE3 \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_ERR_SOT_SYNC_HS_LANE3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT0_CTX11_PHY_TIMING_ERR \
	EVENT_ID(ISP_FE_CSIS_INT0_CTX11_BASE, \
		 ISP_FE_CSIS_INT0_CTX11_PHY_TIMING_ERR)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX0_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX0_BASE, \
		 ISP_FE_CSIS_INT1_CTX0_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX1_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX1_BASE, \
		 ISP_FE_CSIS_INT1_CTX1_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX2_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX2_BASE, \
		 ISP_FE_CSIS_INT1_CTX2_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX3_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX3_BASE, \
		 ISP_FE_CSIS_INT1_CTX3_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX4_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX4_BASE, \
		 ISP_FE_CSIS_INT1_CTX4_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX5_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX5_BASE, \
		 ISP_FE_CSIS_INT1_CTX5_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX6_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX6_BASE, \
		 ISP_FE_CSIS_INT1_CTX6_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX7_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX7_BASE, \
		 ISP_FE_CSIS_INT1_CTX7_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX8_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX8_BASE, \
		 ISP_FE_CSIS_INT1_CTX8_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX9_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX9_BASE, \
		 ISP_FE_CSIS_INT1_CTX9_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX10_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX10_BASE, \
		 ISP_FE_CSIS_INT1_CTX10_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_LINE_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_LINE_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_FRAME_END \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_FRAME_END)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_FRAME_START \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_FRAME_START)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_ERR_LOST_FE \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_ERR_LOST_FE)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_ERR_LOST_FS \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_ERR_LOST_FS)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_HRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_HRESOL_MISMATCH)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_INT1_CTX11_VRESOL_MISMATCH \
	EVENT_ID(ISP_FE_CSIS_INT1_CTX11_BASE, \
		 ISP_FE_CSIS_INT1_CTX11_VRESOL_MISMATCH)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX0_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX1_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX2_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX3_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX4_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX5_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX6_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX7_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX8_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX9_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX10_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH0 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH1 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH2 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH3 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH4 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH5 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH6 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH7 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH8 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH9 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH10 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH11 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH12 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH13 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH14 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH15 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH16 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH17 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH18 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH19 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH20 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH21 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH22 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH23 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH24 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH25 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH26 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH27 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH28 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH29 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH30 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH31 \
	EVENT_ID(ISP_FE_CSIS_FS_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FS_INT_CTX11_FRAME_START_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX0_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX0_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX1_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX1_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX2_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX2_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX3_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX3_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX4_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX4_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX5_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX5_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX6_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX6_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX7_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX7_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX8_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX8_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX9_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX9_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX10_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX10_FRAME_END_CH31)

#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH0 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH0)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH1 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH1)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH2 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH2)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH3 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH3)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH4 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH4)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH5 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH5)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH6 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH6)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH7 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH7)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH8 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH8)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH9 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH9)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH10 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH10)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH11 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH11)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH12 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH12)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH13 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH13)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH14 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH14)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH15 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH15)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH16 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH16)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH17 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH17)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH18 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH18)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH19 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH19)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH20 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH20)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH21 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH21)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH22 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH22)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH23 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH23)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH24 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH24)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH25 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH25)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH26 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH26)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH27 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH27)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH28 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH28)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH29 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH29)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH30 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH30)
#define LWIS_PLATFORM_EVENT_ID_ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH31 \
	EVENT_ID(ISP_FE_CSIS_FE_INT_CTX11_BASE, \
		 ISP_FE_CSIS_FE_INT_CTX11_FRAME_END_CH31)

#endif /* DT_BINDINGS_LWIS_PLATFORM_ZUMA_ISP_FE_H_ */
