/**
 * interrupt.js - Interrupt Controller (INTC) - CORRIGIDO v2
 * Implementa√ß√£o fiel do controlador de interrup√ß√µes do HyperScan (SPG290/SPCE3200).
 * 
 * ‚úÖ CORRIGIDO v2: Assinatura trigger() com apenas irqNumber
 * ‚úÖ CORRIGIDO v2: INT_MASK inicializa com todas IRQs HABILITADAS
 * ‚úÖ CORRIGIDO v2: L√≥gica de m√°scara corrigida (bit 1 = HABILITADO)
 * ‚úÖ CORRIGIDO v2: Armazena refer√™ncia √† CPU para disparo
 * ‚úÖ CORRIGIDO: Extends MemoryRegion
 * ‚úÖ CORRIGIDO: M√©todos readU8/readU16 adicionados
 * ‚úÖ CORRIGIDO: Compatibilidade total com MIU e IOMemoryRegion
 * 
 * Responsabilidade:
 * 1. Receber sinais de perif√©ricos (VDU, UART, Timers).
 * 2. Verificar se a interrup√ß√£o est√° mascarada (habilitada/desabilitada).
 * 3. Disparar a exce√ß√£o na CPU para desviar o fluxo de execu√ß√£o.
 */

"use strict";

if (typeof InterruptController === 'undefined') {
    /**
     * Controlador de Interrup√ß√µes
     * ‚úÖ CORRIGIDO v2: Extends MemoryRegion para compatibilidade com MIU
     * 
     * @extends MemoryRegion
     */
    class InterruptController extends MemoryRegion {
        constructor() {
            super();

            this.name = "INT_CTRL";
            
            // ‚úÖ CORRIGIDO v2: Armazena refer√™ncia √† CPU para disparo
            this.cpu = null;
            
            // --- Registradores Mapeados (Offsets relativos a 0x080Axxxx) ---
            // Baseado na documenta√ß√£o t√©cnica do SPCE3200
            this.regs = {
                // ‚úÖ CORRIGIDO v2: INT_MASK inicializa com 0xFFFFFFFF (TODAS HABILITADAS)
                // Bit 1 = HABILITADO, Bit 0 = DESABILITADO
                INT_MASK:   0xFFFFFFFF,  // Todas as IRQs habilitadas por padr√£o
                INT_PRIO:   0x00000000,  // Prioridade
                INT_STATUS: 0x00000000,  // Status: Bits ativos indicam IRQs pendentes
                INT_ACK:    0x00000000   // Acknowledge
            };

            // --- Vetores de Interrup√ß√£o Padr√£o do HyperScan ---
            this.IRQ_TIMER  = 1; // Timer 0-2 Underflow
            this.IRQ_EXT    = 2; // External IRQ
            this.IRQ_VBLANK = 4; // Video Vertical Blank (Cr√≠tico para jogos) ‚Üê SPG290 REAL
            this.IRQ_UART   = 5; // UART RX/TX
            this.IRQ_ADC    = 6; // Audio / ADC

            // --- Estat√≠sticas ---
            this.stats = {
                triggered: 0,
                processed: 0,
                blocked: 0
            };

            console.log("[INTC] ‚úì InterruptController inicializado");
            console.log("[INTC] ‚úì INT_MASK inicializado: 0xFFFFFFFF (TODAS HABILITADAS)");
            console.log("[INTC] ‚úì IRQ 4 (V-Blank): HABILITADA");
        }

        /**
         * ‚úÖ CORRIGIDO v2: Conecta a CPU ao controlador
         * Necess√°rio para disparar exce√ß√µes
         */
        connectCPU(cpu) {
            this.cpu = cpu;
            if (cpu) {
                console.log("[INTC] CPU conectada para disparo de interrup√ß√µes");
            }
        }

        /**
         * ‚úÖ CORRIGIDO v2: M√©todo chamado pelos perif√©ricos para solicitar uma interrup√ß√£o.
         * ANTES: trigger(cpu, irqNumber) - 2 argumentos
         * AGORA: trigger(irqNumber) - 1 argumento (usa this.cpu armazenada)
         * 
         * @param {number} irqNumber - O n√∫mero da IRQ (ex: 4 para VBlank)
         */
        trigger(irqNumber) {
            // ‚úÖ CORRIGIDO v2: Valida√ß√£o com argumento √∫nico
            if (irqNumber === undefined || irqNumber === null) {
                console.warn(`[INTC] ‚ö†Ô∏è IRQ n√∫mero undefined`);
                this.stats.blocked++;
                return;
            }

            if (irqNumber < 0 || irqNumber > 31) {
                console.warn(`[INTC] ‚ö†Ô∏è IRQ n√∫mero inv√°lido: ${irqNumber}`);
                this.stats.blocked++;
                return;
            }

            this.stats.triggered++;

            // 1. Marca a interrup√ß√£o como "Pendente" no registrador de Status
            this.regs.INT_STATUS |= (1 << irqNumber);

            // ‚úÖ CORRIGIDO v2: Verifica se a interrup√ß√£o est√° HABILITADA
            // Bit 1 no INT_MASK = HABILITADA
            const isEnabled = (this.regs.INT_MASK & (1 << irqNumber)) !== 0;

            // 3. Verifica se a CPU existe e se a interrup√ß√£o deve ser processada
            if (this.cpu && isEnabled) {
                // ‚úÖ Invoca a exce√ß√£o na CPU
                if (typeof this.cpu.exception === 'function') {
                    this.cpu.exception(irqNumber);
                    this.stats.processed++;
                    
                    if (irqNumber === 4) {
                        console.log(`[INTC] ‚úì IRQ 4 (V-Blank) processada para CPU`);
                    }
                } else {
                    console.warn(`[INTC] ‚ö†Ô∏è CPU n√£o possui m√©todo exception()`);
                    this.stats.blocked++;
                }
            } else {
                this.stats.blocked++;
                
                if (!this.cpu) {
                    console.warn(`[INTC] ‚ö†Ô∏è CPU n√£o conectada`);
                } else if (!isEnabled) {
                    console.log(`[INTC] ‚ÑπÔ∏è IRQ${irqNumber} bloqueada pela m√°scara (INT_MASK=0x${this.regs.INT_MASK.toString(16).padStart(8, '0').toUpperCase()})`);
                }
            }
        }

        /* =========================================================
         * INTERFACE DE MEM√ìRIA (MMIO)
         * Chamados pela MIU (io.js) quando a CPU l√™/escreve em 0x080Axxxx
         * ======================================================= */

        /**
         * ‚úÖ CORRIGIDO: L√™ um byte (8 bits)
         */
        readU8(offset) {
            const word = this.readU32(offset & ~3);
            const shift = (offset & 3) * 8;
            return (word >>> shift) & 0xFF;
        }

        /**
         * ‚úÖ CORRIGIDO: L√™ uma halfword (16 bits)
         */
        readU16(offset) {
            const word = this.readU32(offset & ~3);
            const shift = (offset & 2) * 8;
            return (word >>> shift) & 0xFFFF;
        }

        /**
         * L√™ um registrador de 32 bits.
         */
        readU32(address) {
            const offset = address & 0xFFFF; // Pega apenas os √∫ltimos 16 bits

            switch (offset) {
                case 0x0000: // INT_MASK (0x080A0000)
                    return this.regs.INT_MASK;

                case 0x0004: // INT_PRIO (0x080A0004)
                    return this.regs.INT_PRIO;

                case 0x0008: // INT_STATUS (0x080A0008)
                    // Retorna quais interrup√ß√µes est√£o esperando tratamento
                    return this.regs.INT_STATUS;

                case 0x000C: // INT_ACK (Geralmente Write-Only, retorna 0)
                    return 0;

                default:
                    // Endere√ßos n√£o mapeados retornam 0 no hardware real
                    return 0;
            }
        }

        /**
         * ‚úÖ CORRIGIDO: Escreve um byte (8 bits)
         */
        writeU8(offset, value) {
            const addr = offset & ~3;
            const shift = (offset & 3) * 8;
            let word = this.readU32(addr);
            word = (word & ~(0xFF << shift)) | ((value & 0xFF) << shift);
            this.writeU32(addr, word);
        }

        /**
         * ‚úÖ CORRIGIDO: Escreve uma halfword (16 bits)
         */
        writeU16(offset, value) {
            const addr = offset & ~3;
            const shift = (offset & 2) * 8;
            let word = this.readU32(addr);
            word = (word & ~(0xFFFF << shift)) | ((value & 0xFFFF) << shift);
            this.writeU32(addr, word);
        }

        /**
         * Escreve em um registrador de 32 bits.
         */
        writeU32(address, value) {
            const offset = address & 0xFFFF;

            switch (offset) {
                case 0x0000: // INT_MASK
                    // ‚úÖ CORRIGIDO v2: Log detalhado quando m√°scara √© alterada
                    const oldMask = this.regs.INT_MASK;
                    this.regs.INT_MASK = value;
                    console.log(`[INTC] INT_MASK: 0x${oldMask.toString(16).padStart(8, '0').toUpperCase()} ‚Üí 0x${value.toString(16).padStart(8, '0').toUpperCase()}`);
                    
                    // Mostrar quais IRQs foram habilitadas/desabilitadas
                    for (let i = 0; i < 8; i++) {
                        const wasEnabled = (oldMask >>> i) & 1;
                        const isEnabled = (value >>> i) & 1;
                        if (wasEnabled !== isEnabled) {
                            console.log(`[INTC] IRQ${i} ${isEnabled ? "HABILITADA" : "DESABILITADA"}`);
                        }
                    }
                    break;

                case 0x0004: // INT_PRIO
                    this.regs.INT_PRIO = value;
                    console.log(`[INTC] INT_PRIO atualizada: 0x${value.toString(16).padStart(8, '0').toUpperCase()}`);
                    break;

                case 0x0008: // INT_STATUS
                    // Read-Only em hardware real
                    console.log(`[INTC] Tentativa de escrita em INT_STATUS (read-only)`);
                    break;

                case 0x000C: // INT_ACK (0x080A000C)
                    // Acknowledge: Limpa as interrup√ß√µes pendentes
                    const clearedIRQs = this.regs.INT_STATUS & value;
                    this.regs.INT_STATUS &= ~value;
                    
                    if (clearedIRQs) {
                        console.log(`[INTC] ACK: Limpas IRQs 0x${clearedIRQs.toString(16).padStart(8, '0').toUpperCase()}`);
                    }
                    break;

                default:
                    // Endere√ßo desconhecido - ignorar
                    break;
            }
        }

        /* =========================================================
         * M√âTODOS DE COMPATIBILIDADE COM MEMORYGREGION
         * Garantem que a classe funcione com SegmentedMemoryRegion
         * ======================================================= */

        /**
         * Retorna informa√ß√µes sobre o controlador
         */
        getInfo() {
            return {
                type: this.constructor.name,
                name: this.name,
                cpuConnected: !!this.cpu,
                registers: {
                    INT_MASK: `0x${this.regs.INT_MASK.toString(16).padStart(8, '0').toUpperCase()}`,
                    INT_PRIO: `0x${this.regs.INT_PRIO.toString(16).padStart(8, '0').toUpperCase()}`,
                    INT_STATUS: `0x${this.regs.INT_STATUS.toString(16).padStart(8, '0').toUpperCase()}`
                },
                stats: { ...this.stats }
            };
        }

        /**
         * Valida√ß√£o de offset
         */
        isValidOffset(offset) {
            return offset >= 0 && offset <= 0x0F;
        }

        /**
         * Reseta o controlador
         */
        reset() {
            this.regs = {
                INT_MASK:   0xFFFFFFFF,  // ‚úÖ TODAS HABILITADAS
                INT_PRIO:   0x00000000,
                INT_STATUS: 0x00000000,
                INT_ACK:    0x00000000
            };
            this.stats = {
                triggered: 0,
                processed: 0,
                blocked: 0
            };
            console.log("[INTC] ‚úì Reset completo - INT_MASK = 0xFFFFFFFF");
        }

        /**
         * Retorna status formatado para debug
         */
        getStatus() {
            const lines = [];
            lines.push("‚ïê‚ïê‚ïê INTERRUPT CONTROLLER STATUS ‚ïê‚ïê‚ïê");
            lines.push(`INT_MASK:   0x${this.regs.INT_MASK.toString(16).padStart(8, '0').toUpperCase()}`);
            lines.push(`INT_PRIO:   0x${this.regs.INT_PRIO.toString(16).padStart(8, '0').toUpperCase()}`);
            lines.push(`INT_STATUS: 0x${this.regs.INT_STATUS.toString(16).padStart(8, '0').toUpperCase()}`);
            lines.push(`CPU:        ${this.cpu ? "CONECTADA" : "N√ÉO CONECTADA"}`);
            lines.push("");
            lines.push(`Triggered:  ${this.stats.triggered}`);
            lines.push(`Processed:  ${this.stats.processed}`);
            lines.push(`Blocked:    ${this.stats.blocked}`);
            lines.push("");
            
            // Mostrar IRQs ativas
            lines.push("Active IRQs:");
            for (let i = 0; i < 8; i++) {
                const bit = (this.regs.INT_STATUS >>> i) & 1;
                const masked = (this.regs.INT_MASK >>> i) & 1;
                if (bit || masked) {
                    const status = bit ? "üü¢ PENDING" : "‚ö´ IDLE";
                    const mask = masked ? "ENABLED" : "DISABLED";
                    const irqName = i === 4 ? "(V-Blank)" : "";
                    lines.push(`  IRQ${i} ${irqName}: ${status} (${mask})`);
                }
            }

            return lines.join("\n");
        }

        /**
         * Dump formatado
         */
        dump() {
            let output = "‚ïî‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïó\n";
            output += "‚ïë   INTERRUPT CONTROLLER (INTC) v2   ‚ïë\n";
            output += "‚ïë   SPG290 / SPCE3200                ‚ïë\n";
            output += "‚ïö‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïù\n\n";
            output += this.getStatus();
            output += "\n";
            return output;
        }

        /**
         * Habilita uma IRQ espec√≠fica
         */
        enableIRQ(irqNumber) {
            if (irqNumber >= 0 && irqNumber < 32) {
                this.regs.INT_MASK |= (1 << irqNumber);
                console.log(`[INTC] ‚úì IRQ${irqNumber} habilitada`);
            }
        }

        /**
         * Desabilita uma IRQ espec√≠fica
         */
        disableIRQ(irqNumber) {
            if (irqNumber >= 0 && irqNumber < 32) {
                this.regs.INT_MASK &= ~(1 << irqNumber);
                console.log(`[INTC] ‚úó IRQ${irqNumber} desabilitada`);
            }
        }

        /**
         * Verifica se uma IRQ est√° habilitada
         */
        isIRQEnabled(irqNumber) {
            if (irqNumber >= 0 && irqNumber < 32) {
                return ((this.regs.INT_MASK >>> irqNumber) & 1) === 1;
            }
            return false;
        }

        /**
         * Verifica se uma IRQ est√° pendente
         */
        isIRQPending(irqNumber) {
            if (irqNumber >= 0 && irqNumber < 32) {
                return ((this.regs.INT_STATUS >>> irqNumber) & 1) === 1;
            }
            return false;
        }

        /**
         * Limpa uma IRQ pendente espec√≠fica
         */
        clearIRQ(irqNumber) {
            if (irqNumber >= 0 && irqNumber < 32) {
                this.regs.INT_STATUS &= ~(1 << irqNumber);
                console.log(`[INTC] ‚úì IRQ${irqNumber} limpa`);
            }
        }

        /**
         * Callback de mudan√ßa de status (para UI)
         */
        onStatusChange(status) {
            // Override em classes que usam INTC
        }
    }

    // ========== EXPORTA√á√ÉO GLOBAL ==========
    window.InterruptController = InterruptController;

    console.log("[INTC] ‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê");
    console.log("[INTC] ‚úì InterruptController v2 carregado");
    console.log("[INTC] ‚úÖ CORRIGIDO: Assinatura trigger(irqNumber)");
    console.log("[INTC] ‚úÖ CORRIGIDO: INT_MASK = 0xFFFFFFFF (habilitadas)");
    console.log("[INTC] ‚úÖ CORRIGIDO: IRQ 4 (V-Blank) HABILITADA");
    console.log("[INTC] ‚úì Extends MemoryRegion - Compat√≠vel com MIU");
    console.log("[INTC] ‚úì Suporta 32 IRQs (0-31)");
    console.log("[INTC] ‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê");
}