
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036985                       # Number of seconds simulated
sim_ticks                                 36985400085                       # Number of ticks simulated
final_tick                               563951763270                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 260237                       # Simulator instruction rate (inst/s)
host_op_rate                                   328385                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2913466                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909304                       # Number of bytes of host memory used
host_seconds                                 12694.64                       # Real time elapsed on the host
sim_insts                                  3303620831                       # Number of instructions simulated
sim_ops                                    4168732041                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2408576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       540160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2002176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4956288                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1343488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1343488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18817                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4220                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15642                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38721                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10496                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10496                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65122345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14604682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     54134226                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134006608                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48452                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58834                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145355                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          36324820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               36324820                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          36324820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65122345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14604682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     54134226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              170331428                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88694006                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31083182                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25260707                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2117992                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12985530                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12125279                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3278664                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89757                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31185860                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172403828                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31083182                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15403943                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37910248                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11384199                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7239442                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15271966                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       909365                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85554349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.489207                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47644101     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3337564      3.90%     59.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2684763      3.14%     62.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6545992      7.65%     70.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1763891      2.06%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2277230      2.66%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1652421      1.93%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          925877      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18722510     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85554349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350454                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943805                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32624383                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7047052                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36457506                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248042                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9177364                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311502                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41751                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206111079                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76485                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9177364                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35013192                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1501495                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2013308                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34260061                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3588927                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198846846                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        32991                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1489576                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         2369                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278424671                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928283820                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928283820                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107729090                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41050                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23210                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9830642                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18525090                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9449636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       148744                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3045873                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188040615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39549                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149405648                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294008                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64922320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198251888                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6481                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85554349                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30176844     35.27%     35.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18281315     21.37%     56.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11952353     13.97%     70.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8850053     10.34%     80.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7615872      8.90%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3940239      4.61%     94.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381014      3.95%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       634571      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722088      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85554349                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         874581     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177573     14.45%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       176677     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124484702     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127067      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14829786      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7947559      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149405648                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684507                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228836                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008225                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385888487                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253003122                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145603408                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150634484                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560891                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7291119                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2882                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          640                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2423860                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9177364                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         636628                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82434                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188080164                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       406923                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18525090                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9449636                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23015                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          640                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1265834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2458185                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147033420                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13916626                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372226                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21655175                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745444                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7738549                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657761                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145699745                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145603408                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94888224                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267878817                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641638                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354221                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809437                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65271628                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2123560                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76376985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607938                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.135307                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30152417     39.48%     39.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20956303     27.44%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8525428     11.16%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4795061      6.28%     84.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3916724      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1589986      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1889198      2.47%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949863      1.24%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3602005      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76376985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809437                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655598                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3602005                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260856045                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385345418                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3139657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886940                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886940                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127472                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127472                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661443804                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201244983                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190200372                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88694006                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        33244390                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27141739                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2218202                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14140603                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        13107694                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3444712                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97625                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     34420322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             180578591                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           33244390                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16552406                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39169878                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11568298                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5477233                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16767927                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       871480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     88399214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        49229336     55.69%     55.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3227601      3.65%     59.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4828983      5.46%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3335427      3.77%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2334174      2.64%     71.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2274915      2.57%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1382522      1.56%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2930506      3.32%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18855750     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     88399214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374821                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035973                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35388026                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5718841                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         37414301                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       546579                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9331466                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5586252                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          332                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     216323832                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1666                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9331466                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        37385209                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         514958                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2339020                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35923326                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2905231                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     209877057                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1212947                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       988292                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    294418038                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    976986355                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    976986355                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181295018                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       113122958                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37851                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18069                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8617085                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19249840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9842805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       116690                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3286922                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195582843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        156242326                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       310101                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65154396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    199469876                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     88399214                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767463                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914324                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31798427     35.97%     35.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17513675     19.81%     55.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12927282     14.62%     70.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8472808      9.58%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8451062      9.56%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4097602      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3632734      4.11%     98.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       677991      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       827633      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     88399214                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         851503     71.27%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        168779     14.13%     85.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       174484     14.60%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130704344     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1973593      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18010      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15361568      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8184811      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     156242326                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761588                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1194766                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    402388732                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    260773740                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    151939142                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     157437092                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       490010                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7469257                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6538                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2351291                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9331466                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         265909                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        51008                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195618926                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       747420                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19249840                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9842805                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18069                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1350814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1206994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2557808                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153394670                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14358745                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2847655                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22355452                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21802364                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7996707                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729482                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152004570                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            151939142                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         98463864                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        279748807                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.713071                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351972                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105410333                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129933516                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     65685629                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2235991                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     79067748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.643319                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172455                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30439901     38.50%     38.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22547337     28.52%     67.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8512103     10.77%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4773432      6.04%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4055858      5.13%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1813132      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1737401      2.20%     93.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1180493      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4008091      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     79067748                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105410333                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129933516                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19272093                       # Number of memory references committed
system.switch_cpus1.commit.loads             11780579                       # Number of loads committed
system.switch_cpus1.commit.membars              18010                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18851986                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116973662                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2687449                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4008091                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           270678802                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400575774                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105410333                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129933516                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105410333                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841417                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841417                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188472                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188472                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       688939554                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211373779                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198784177                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36020                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88694006                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31616672                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25930035                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2058735                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13484477                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12347568                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3223235                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89093                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32700043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             173780968                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31616672                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15570803                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37345185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11038699                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7421652                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15996197                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       823607                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     86413241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.471226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.328494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49068056     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3725243      4.31%     61.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3259918      3.77%     64.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3511448      4.06%     68.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3081053      3.57%     72.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1609388      1.86%     74.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1049211      1.21%     75.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2770607      3.21%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18338317     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     86413241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356469                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.959332                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34391957                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6998600                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         35528035                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       554852                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8939796                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5182704                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6581                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     206089600                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        51909                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8939796                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36100224                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3270044                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       976368                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         34339423                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2787385                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199084319                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        13933                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1737178                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       766011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          532                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    276500013                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    928428096                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    928428096                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171649631                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       104850315                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34911                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18558                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7416971                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19620726                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     10232295                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       246794                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3496158                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         187695399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34894                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150808681                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288160                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     62283438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    190398081                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2202                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     86413241                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.745203                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905869                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31049696     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18165257     21.02%     56.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12348119     14.29%     71.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7803388      9.03%     80.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7644682      8.85%     89.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4536693      5.25%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3446788      3.99%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       754843      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       663775      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     86413241                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1105552     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            41      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        208541     13.21%     83.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       264258     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124070278     82.27%     82.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2059839      1.37%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16346      0.01%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     16076988     10.66%     94.31% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8585230      5.69%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150808681                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.700326                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1578392                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.010466                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    389897155                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250014785                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146582992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152387073                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       269905                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7162516                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          507                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1071                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2334369                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8939796                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2478528                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       164467                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    187730294                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       316659                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19620726                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     10232295                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18548                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        118337                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         6880                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1071                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1260975                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1149305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2410280                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148183880                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     15106196                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2624801                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23452067                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21004291                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8345871                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.670732                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146732962                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146582992                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         95633477                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        267100486                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.652682                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.358043                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102014656                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124888613                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     62845035                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32692                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2085033                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77473445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.612018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.166624                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     31239762     40.32%     40.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20867141     26.93%     67.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8547664     11.03%     78.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4375411      5.65%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3766182      4.86%     88.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1852317      2.39%     91.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2047067      2.64%     93.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1032012      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3745889      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77473445                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102014656                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124888613                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20356087                       # Number of memory references committed
system.switch_cpus2.commit.loads             12458182                       # Number of loads committed
system.switch_cpus2.commit.membars              16346                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17927755                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112365838                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2462079                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3745889                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           261461204                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          384415447                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2280765                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102014656                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124888613                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102014656                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.869424                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.869424                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.150187                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.150187                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       669089296                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      201074663                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      193285736                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32692                       # number of misc regfile writes
system.l20.replacements                         18832                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727250                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29072                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.015479                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.937525                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.335927                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3662.665938                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6322.060611                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024017                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357682                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617389                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53869                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53869                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19875                       # number of Writeback hits
system.l20.Writeback_hits::total                19875                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53869                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53869                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53869                       # number of overall hits
system.l20.overall_hits::total                  53869                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18817                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18831                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18817                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18831                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18817                       # number of overall misses
system.l20.overall_misses::total                18831                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1432717                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2529338338                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2530771055                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1432717                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2529338338                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2530771055                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1432717                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2529338338                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2530771055                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72686                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72700                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19875                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19875                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72686                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72700                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72686                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72700                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258881                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.259023                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258881                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259023                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258881                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259023                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 134417.725355                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 134393.874728                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 134417.725355                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 134393.874728                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 102336.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 134417.725355                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 134393.874728                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3527                       # number of writebacks
system.l20.writebacks::total                     3527                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18817                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18831                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18817                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18831                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18817                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18831                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2352066165                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2353368262                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2352066165                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2353368262                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1302097                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2352066165                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2353368262                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258881                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.259023                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258881                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259023                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258881                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259023                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 124996.873306                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 124973.090224                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 124996.873306                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 124973.090224                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 93006.928571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 124996.873306                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 124973.090224                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4237                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          317951                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14477                       # Sample count of references to valid blocks.
system.l21.avg_refs                         21.962492                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          479.927566                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.634367                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1958.976430                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.832433                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7782.629204                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046868                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001527                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.191306                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.760022                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30588                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30588                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9972                       # number of Writeback hits
system.l21.Writeback_hits::total                 9972                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30588                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30588                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30588                       # number of overall hits
system.l21.overall_hits::total                  30588                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4220                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4237                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4220                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4237                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4220                       # number of overall misses
system.l21.overall_misses::total                 4237                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2264411                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    534165799                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      536430210                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2264411                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    534165799                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       536430210                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2264411                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    534165799                       # number of overall miss cycles
system.l21.overall_miss_latency::total      536430210                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34808                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34825                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9972                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9972                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34808                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34825                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34808                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34825                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121236                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.121665                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121236                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.121665                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121236                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.121665                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 126579.573223                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 126606.138777                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 126579.573223                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 126606.138777                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 133200.647059                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 126579.573223                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 126606.138777                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2738                       # number of writebacks
system.l21.writebacks::total                     2738                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4220                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4237                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4220                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4237                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4220                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4237                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    494419527                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    496525079                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    494419527                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    496525079                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2105552                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    494419527                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    496525079                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121236                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.121665                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121236                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.121665                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121236                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.121665                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 117161.025355                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 117187.887420                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 117161.025355                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 117187.887420                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       123856                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 117161.025355                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 117187.887420                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15653                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          713913                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27941                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.550732                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.085913                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.688273                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6163.814184                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6086.411630                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002611                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000463                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.501612                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.495313                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        82329                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  82329                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18820                       # number of Writeback hits
system.l22.Writeback_hits::total                18820                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        82329                       # number of demand (read+write) hits
system.l22.demand_hits::total                   82329                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        82329                       # number of overall hits
system.l22.overall_hits::total                  82329                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15642                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15653                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15642                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15653                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15642                       # number of overall misses
system.l22.overall_misses::total                15653                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1043351                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2014017502                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2015060853                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1043351                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2014017502                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2015060853                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1043351                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2014017502                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2015060853                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        97971                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              97982                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18820                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18820                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        97971                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               97982                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        97971                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              97982                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.159659                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.159754                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.159659                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.159754                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.159659                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.159754                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 128757.032477                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 128733.204689                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 128757.032477                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 128733.204689                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 94850.090909                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 128757.032477                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 128733.204689                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4231                       # number of writebacks
system.l22.writebacks::total                     4231                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15642                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15653                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15642                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15653                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15642                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15653                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst       940070                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1866801387                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1867741457                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst       940070                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1866801387                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1867741457                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst       940070                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1866801387                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1867741457                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.159659                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.159754                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.159659                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.159754                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.159659                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.159754                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119345.440928                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119321.628889                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119345.440928                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119321.628889                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 85460.909091                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119345.440928                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119321.628889                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995431                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015279566                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042816.028169                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995431                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796467                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15271949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15271949                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15271949                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15271949                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15271949                       # number of overall hits
system.cpu0.icache.overall_hits::total       15271949                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1736363                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1736363                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1736363                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1736363                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15271966                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15271966                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15271966                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15271966                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15271966                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15271966                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       102139                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       102139                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       102139                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       102139                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1471387                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1471387                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1471387                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105099.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105099.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72686                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180561292                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72942                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2475.409120                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.515877                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.484123                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900453                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099547                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10568891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10568891                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22678                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22678                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17561596                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17561596                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17561596                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17561596                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       157051                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       157051                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       157051                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        157051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       157051                       # number of overall misses
system.cpu0.dcache.overall_misses::total       157051                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8903669936                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8903669936                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8903669936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8903669936                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8903669936                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8903669936                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10725942                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10725942                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22678                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17718647                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17718647                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17718647                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17718647                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014642                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014642                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008864                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008864                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008864                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008864                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56692.857327                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56692.857327                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56692.857327                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56692.857327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56692.857327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56692.857327                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19875                       # number of writebacks
system.cpu0.dcache.writebacks::total            19875                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        84365                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        84365                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        84365                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        84365                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        84365                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        84365                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72686                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72686                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72686                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72686                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2959697552                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2959697552                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2959697552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2959697552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2959697552                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2959697552                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006777                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004102                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004102                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004102                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004102                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40718.949344                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40718.949344                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40718.949344                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40718.949344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40718.949344                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40718.949344                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.999161                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018064193                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198842.749460                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.999161                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025640                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740383                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16767907                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16767907                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16767907                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16767907                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16767907                       # number of overall hits
system.cpu1.icache.overall_hits::total       16767907                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2522555                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2522555                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2522555                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2522555                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2522555                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2522555                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16767927                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16767927                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16767927                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16767927                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16767927                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16767927                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 126127.750000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 126127.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 126127.750000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 126127.750000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2298430                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2298430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2298430                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2298430                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 135201.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 135201.764706                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34808                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164791956                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35064                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4699.747775                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.133395                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.866605                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10930891                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10930891                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7455494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7455494                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18038                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18038                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18010                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18010                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18386385                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18386385                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18386385                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18386385                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        69978                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        69978                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        69978                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         69978                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        69978                       # number of overall misses
system.cpu1.dcache.overall_misses::total        69978                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2357740757                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2357740757                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2357740757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2357740757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2357740757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2357740757                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11000869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11000869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7455494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7455494                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18010                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18010                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18456363                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18456363                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18456363                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18456363                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33692.599917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33692.599917                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33692.599917                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33692.599917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33692.599917                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33692.599917                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9972                       # number of writebacks
system.cpu1.dcache.writebacks::total             9972                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35170                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35170                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35170                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35170                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35170                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34808                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34808                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34808                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34808                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34808                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    774094127                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    774094127                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    774094127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    774094127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    774094127                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    774094127                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22238.971702                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22238.971702                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22238.971702                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22238.971702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22238.971702                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22238.971702                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               550.998159                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1010911048                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834684.297641                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.998159                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017625                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.883010                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15996184                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15996184                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15996184                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15996184                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15996184                       # number of overall hits
system.cpu2.icache.overall_hits::total       15996184                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1164519                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1164519                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1164519                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1164519                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1164519                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1164519                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15996197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15996197                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15996197                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15996197                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15996197                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15996197                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89578.384615                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89578.384615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 89578.384615                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89578.384615                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1054351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1054351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1054351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1054351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 95850.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 95850.090909                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 97971                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191478462                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 98227                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1949.346534                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.509274                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.490726                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916052                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083948                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11875720                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11875720                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7865002                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7865002                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17569                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17569                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16346                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16346                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19740722                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19740722                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19740722                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19740722                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       364830                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       364830                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       364935                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        364935                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       364935                       # number of overall misses
system.cpu2.dcache.overall_misses::total       364935                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  14254139763                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14254139763                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7243131                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7243131                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  14261382894                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14261382894                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  14261382894                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14261382894                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     12240550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12240550                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7865107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7865107                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16346                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     20105657                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     20105657                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     20105657                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20105657                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.029805                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029805                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.018151                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018151                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.018151                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018151                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39070.634989                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39070.634989                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 68982.200000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68982.200000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39079.241218                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39079.241218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39079.241218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39079.241218                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18820                       # number of writebacks
system.cpu2.dcache.writebacks::total            18820                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       266859                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       266859                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       266964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       266964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       266964                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       266964                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        97971                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        97971                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        97971                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        97971                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        97971                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        97971                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2718551254                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2718551254                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2718551254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2718551254                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2718551254                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2718551254                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004873                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004873                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27748.530218                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27748.530218                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27748.530218                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27748.530218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27748.530218                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27748.530218                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
