#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Apr  3 16:31:38 2024
# Process ID: 15124
# Current directory: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1
# Command line: vivado -log design_1_RNI_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_RNI_0_0.tcl
# Log file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/design_1_RNI_0_0.vds
# Journal file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3691.476 MHz, CPU Physical cores: 4, Host memory: 16712 MB
#-----------------------------------------------------------
source design_1_RNI_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1334.309 ; gain = 0.023 ; free physical = 4491 ; free virtual = 8424
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_RNI_0_0
Command: synth_design -top design_1_RNI_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2043.641 ; gain = 377.770 ; free physical = 564 ; free virtual = 4513
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_RNI_0_0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_0_0/synth/design_1_RNI_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'RNI' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI.v:9]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized0' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized1' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized1' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized2' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized2' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'RNI_regslice_both__parameterized3' [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI_regslice_both__parameterized3' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RNI' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ipshared/c2f9/hdl/verilog/RNI.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_RNI_0_0' (0#1) [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_0_0/synth/design_1_RNI_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2116.578 ; gain = 450.707 ; free physical = 429 ; free virtual = 4378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.391 ; gain = 468.520 ; free physical = 416 ; free virtual = 4365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2134.391 ; gain = 468.520 ; free physical = 416 ; free virtual = 4365
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.391 ; gain = 0.000 ; free physical = 413 ; free virtual = 4362
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_0_0/constraints/RNI_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_0_0/constraints/RNI_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.141 ; gain = 0.000 ; free physical = 149 ; free virtual = 4096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2279.141 ; gain = 0.000 ; free physical = 148 ; free virtual = 4095
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 156 ; free virtual = 3805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 156 ; free virtual = 3805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 156 ; free virtual = 3805
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 146 ; free virtual = 3795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 14    
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 236 ; free virtual = 3789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 230 ; free virtual = 3788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 224 ; free virtual = 3783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 217 ; free virtual = 3776
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |    69|
|4     |LUT4 |    14|
|5     |LUT5 |    26|
|6     |LUT6 |    26|
|7     |FDRE |   153|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2279.141 ; gain = 468.520 ; free physical = 202 ; free virtual = 3761
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2279.141 ; gain = 613.270 ; free physical = 202 ; free virtual = 3761
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.141 ; gain = 0.000 ; free physical = 202 ; free virtual = 3761
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.141 ; gain = 0.000 ; free physical = 479 ; free virtual = 4038
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 352ecdfb
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2279.141 ; gain = 944.832 ; free physical = 479 ; free virtual = 4038
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1623.639; main = 1320.780; forked = 314.258
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3228.477; main = 2279.145; forked = 981.348
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/design_1_RNI_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_RNI_0_0, cache-ID = ff929e0a5f3841fa
INFO: [Coretcl 2-1174] Renamed 15 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/design_1_RNI_0_0_synth_1/design_1_RNI_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_RNI_0_0_utilization_synth.rpt -pb design_1_RNI_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 16:32:33 2024...
