// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.1
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="FFT_DIT4_FUNC,hls_ip_2016_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.419200,HLS_SYN_LAT=205,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=34,HLS_SYN_FF=3592,HLS_SYN_LUT=3681}" *)

module FFT_DIT4_FUNC (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        xcr_address0,
        xcr_ce0,
        xcr_we0,
        xcr_d0,
        xcr_q0,
        xci_address0,
        xci_ce0,
        xci_we0,
        xci_d0,
        xci_q0
);

parameter    ap_ST_st1_fsm_0 = 27'b1;
parameter    ap_ST_st2_fsm_1 = 27'b10;
parameter    ap_ST_st3_fsm_2 = 27'b100;
parameter    ap_ST_st4_fsm_3 = 27'b1000;
parameter    ap_ST_st5_fsm_4 = 27'b10000;
parameter    ap_ST_st6_fsm_5 = 27'b100000;
parameter    ap_ST_st7_fsm_6 = 27'b1000000;
parameter    ap_ST_st8_fsm_7 = 27'b10000000;
parameter    ap_ST_st9_fsm_8 = 27'b100000000;
parameter    ap_ST_st10_fsm_9 = 27'b1000000000;
parameter    ap_ST_st11_fsm_10 = 27'b10000000000;
parameter    ap_ST_st12_fsm_11 = 27'b100000000000;
parameter    ap_ST_st13_fsm_12 = 27'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 27'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 27'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 27'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 27'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 27'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 27'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 27'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 27'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 27'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 27'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 27'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 27'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 27'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 27'b100000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv5_1 = 5'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] xcr_address0;
output   xcr_ce0;
output   xcr_we0;
output  [31:0] xcr_d0;
input  [31:0] xcr_q0;
output  [3:0] xci_address0;
output   xci_ce0;
output   xci_we0;
output  [31:0] xci_d0;
input  [31:0] xci_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] xcr_address0;
reg xcr_ce0;
reg xcr_we0;
reg[31:0] xcr_d0;
reg[3:0] xci_address0;
reg xci_ce0;
reg xci_we0;
reg[31:0] xci_d0;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_42;
reg   [3:0] wnr_address0;
reg    wnr_ce0;
wire   [31:0] wnr_q0;
reg   [3:0] wni_address0;
reg    wni_ce0;
wire   [31:0] wni_q0;
reg   [31:0] reg_244;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_85;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_92;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_100;
reg   [31:0] reg_254;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_109;
reg   [31:0] reg_260;
reg   [31:0] reg_270;
wire   [31:0] grp_fu_228_p2;
reg   [31:0] reg_276;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_121;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_129;
wire   [31:0] grp_fu_232_p2;
reg   [31:0] reg_281;
wire   [31:0] grp_fu_236_p2;
reg   [31:0] reg_286;
wire   [31:0] grp_fu_240_p2;
reg   [31:0] reg_291;
wire   [31:0] grp_fu_188_p2;
reg   [31:0] reg_296;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_146;
reg    ap_sig_cseq_ST_st23_fsm_22;
reg    ap_sig_154;
wire   [31:0] grp_fu_192_p2;
reg   [31:0] reg_310;
wire   [31:0] grp_fu_196_p2;
reg   [31:0] reg_324;
wire   [31:0] grp_fu_200_p2;
reg   [31:0] reg_331;
wire   [31:0] grp_fu_204_p2;
reg   [31:0] reg_338;
wire   [31:0] grp_fu_208_p2;
reg   [31:0] reg_345;
wire   [31:0] grp_fu_212_p2;
reg   [31:0] reg_352;
wire   [31:0] grp_fu_216_p2;
reg   [31:0] reg_359;
wire   [31:0] grp_fu_220_p2;
reg   [31:0] reg_366;
wire   [31:0] grp_fu_224_p2;
reg   [31:0] reg_372;
wire   [1:0] m_fu_384_p2;
reg   [1:0] m_reg_682;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_184;
wire   [4:0] aux_cast_fu_416_p1;
reg   [4:0] aux_cast_reg_687;
wire   [0:0] exitcond1_fu_378_p2;
wire   [1:0] tmp_5_i_cast_fu_424_p2;
reg   [1:0] tmp_5_i_cast_reg_692;
wire   [8:0] tmp_3_i1_fu_454_p1;
reg   [8:0] tmp_3_i1_reg_697;
wire   [8:0] tmp_3_i_i_cast7_fu_478_p1;
reg   [8:0] tmp_3_i_i_cast7_reg_702;
wire   [8:0] tmp_8_i_cast_fu_494_p1;
reg   [8:0] tmp_8_i_cast_reg_707;
wire   [8:0] tmp_8_i1_cast_fu_512_p1;
reg   [8:0] tmp_8_i1_cast_reg_712;
wire   [2:0] i_fu_526_p2;
reg   [2:0] i_reg_720;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_209;
wire   [4:0] q_fu_549_p2;
reg   [4:0] q_reg_725;
wire   [0:0] exitcond_fu_520_p2;
reg   [3:0] xcr_addr_reg_732;
reg   [3:0] xci_addr_reg_737;
reg   [3:0] xcr_addr_1_reg_742;
reg   [3:0] xci_addr_1_reg_747;
reg   [3:0] xcr_addr_2_reg_752;
wire   [3:0] tmp_47_fu_615_p1;
reg   [3:0] tmp_47_reg_757;
reg   [3:0] xci_addr_2_reg_762;
reg   [3:0] xcr_addr_3_reg_767;
reg   [3:0] xci_addr_3_reg_772;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_241;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_252;
wire   [6:0] tmp_17_fu_664_p2;
reg   [6:0] tmp_17_reg_797;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_265;
reg   [31:0] xcr_load_3_reg_812;
reg   [31:0] xci_load_3_reg_818;
reg   [1:0] m_assign_reg_166;
reg   [2:0] x_assign_1_reg_177;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_286;
wire   [63:0] tmp_5_fu_579_p1;
wire   [63:0] tmp_7_fu_594_p1;
wire   [63:0] tmp_6_fu_609_p1;
wire   [63:0] tmp_16_fu_628_p1;
wire   [63:0] tmp_8_fu_634_p1;
wire   [63:0] tmp_11_fu_647_p1;
wire   [63:0] tmp_18_fu_673_p1;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_302;
reg    ap_sig_cseq_ST_st24_fsm_23;
reg    ap_sig_311;
reg    ap_sig_cseq_ST_st25_fsm_24;
reg    ap_sig_318;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_326;
reg   [31:0] grp_fu_188_p0;
reg   [31:0] grp_fu_188_p1;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_347;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_355;
reg   [31:0] grp_fu_192_p0;
reg   [31:0] grp_fu_192_p1;
reg   [31:0] grp_fu_196_p0;
reg   [31:0] grp_fu_196_p1;
reg   [31:0] grp_fu_200_p0;
reg   [31:0] grp_fu_200_p1;
reg   [31:0] grp_fu_204_p0;
reg   [31:0] grp_fu_204_p1;
reg   [31:0] grp_fu_208_p0;
reg   [31:0] grp_fu_208_p1;
reg   [31:0] grp_fu_212_p0;
reg   [31:0] grp_fu_212_p1;
reg   [31:0] grp_fu_216_p0;
reg   [31:0] grp_fu_216_p1;
reg   [31:0] grp_fu_220_p0;
reg   [31:0] grp_fu_220_p1;
reg   [31:0] grp_fu_224_p0;
reg   [31:0] grp_fu_224_p1;
reg   [31:0] grp_fu_228_p0;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_384;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_392;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_236_p0;
reg   [31:0] grp_fu_240_p0;
wire   [1:0] x_assign_fu_390_p2;
wire   [1:0] tmp_1_i_fu_400_p2;
wire   [2:0] tmp_1_i_cast_fu_406_p1;
wire   [2:0] tmp_i_cast_fu_396_p1;
wire   [2:0] tmp_2_i_fu_410_p2;
wire   [1:0] tmp_fu_420_p1;
wire   [2:0] tmp_i1_cast_fu_434_p1;
wire   [2:0] tmp_1_i1_fu_438_p2;
wire   [4:0] tmp_1_i1_cast_fu_444_p1;
wire   [4:0] tmp_i1_cast9_fu_430_p1;
wire   [4:0] tmp_2_i1_fu_448_p2;
wire   [1:0] tmp_1_i_i_fu_462_p2;
wire   [2:0] tmp_1_i_i_cast_fu_468_p1;
wire   [2:0] tmp_i_i_cast8_fu_458_p1;
wire   [2:0] tmp_2_i_i_fu_472_p2;
wire   [3:0] tmp_8_i_fu_486_p3;
wire   [4:0] p_shl1_fu_498_p3;
wire   [4:0] tmp_3_i_i_cast6_fu_482_p1;
wire   [4:0] tmp_8_i1_fu_506_p2;
wire   [1:0] tmp_10_fu_532_p1;
wire   [1:0] tmp_6_i_fu_536_p2;
wire   [2:0] q_fu_549_p0;
wire   [1:0] q_fu_549_p1;
wire   [4:0] x_assign_1_cast5_fu_516_p1;
wire   [4:0] tmp_1_fu_554_p2;
wire   [4:0] tmp_3_fu_564_p0;
wire  signed [4:0] tmp_3_fu_564_p1;
wire   [8:0] tmp_7_i_cast_fu_545_p1;
wire   [8:0] tmp_3_fu_564_p2;
wire   [8:0] l_fu_569_p2;
wire  signed [15:0] l_cast_fu_575_p1;
wire   [8:0] tmp_9_i_fu_585_p2;
wire  signed [15:0] tmp_9_i_cast_fu_590_p1;
wire   [8:0] tmp_9_i1_fu_600_p2;
wire  signed [15:0] tmp_9_i1_cast_fu_605_p1;
wire   [8:0] tmp_9_i2_fu_619_p2;
wire  signed [15:0] tmp_9_i2_cast_fu_624_p1;
wire   [4:0] tmp_48_fu_642_p2;
wire   [5:0] p_shl_fu_653_p3;
wire   [6:0] p_shl_cast_fu_660_p1;
wire   [6:0] tmp_10_cast3_fu_639_p1;
wire  signed [31:0] tmp_18_cast_fu_670_p1;
reg   [1:0] grp_fu_188_opcode;
reg   [1:0] grp_fu_196_opcode;
reg   [1:0] grp_fu_204_opcode;
reg   [1:0] grp_fu_212_opcode;
reg   [1:0] grp_fu_216_opcode;
reg   [1:0] grp_fu_224_opcode;
reg   [26:0] ap_NS_fsm;
wire   [4:0] q_fu_549_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'b1;
end

FFT_DIT4_FUNC_wnr #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wnr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wnr_address0),
    .ce0(wnr_ce0),
    .q0(wnr_q0)
);

FFT_DIT4_FUNC_wni #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
wni_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wni_address0),
    .ce0(wni_ce0),
    .q0(wni_q0)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U0(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_188_p0),
    .din1(grp_fu_188_p1),
    .opcode(grp_fu_188_opcode),
    .ce(1'b1),
    .dout(grp_fu_188_p2)
);

FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_192_p0),
    .din1(grp_fu_192_p1),
    .ce(1'b1),
    .dout(grp_fu_192_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_196_p0),
    .din1(grp_fu_196_p1),
    .opcode(grp_fu_196_opcode),
    .ce(1'b1),
    .dout(grp_fu_196_p2)
);

FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fadd_32ns_32ns_32_4_full_dsp_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_200_p0),
    .din1(grp_fu_200_p1),
    .ce(1'b1),
    .dout(grp_fu_200_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_204_p0),
    .din1(grp_fu_204_p1),
    .opcode(grp_fu_204_opcode),
    .ce(1'b1),
    .dout(grp_fu_204_p2)
);

FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_208_p0),
    .din1(grp_fu_208_p1),
    .ce(1'b1),
    .dout(grp_fu_208_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_212_p0),
    .din1(grp_fu_212_p1),
    .opcode(grp_fu_212_opcode),
    .ce(1'b1),
    .dout(grp_fu_212_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_216_p0),
    .din1(grp_fu_216_p1),
    .opcode(grp_fu_216_opcode),
    .ce(1'b1),
    .dout(grp_fu_216_p2)
);

FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fsub_32ns_32ns_32_4_full_dsp_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_220_p0),
    .din1(grp_fu_220_p1),
    .ce(1'b1),
    .dout(grp_fu_220_p2)
);

FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_faddfsub_32ns_32ns_32_4_full_dsp_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_224_p0),
    .din1(grp_fu_224_p1),
    .opcode(grp_fu_224_opcode),
    .ce(1'b1),
    .dout(grp_fu_224_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_228_p0),
    .din1(reg_254),
    .ce(1'b1),
    .dout(grp_fu_228_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_232_p0),
    .din1(reg_270),
    .ce(1'b1),
    .dout(grp_fu_232_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_236_p0),
    .din1(reg_270),
    .ce(1'b1),
    .dout(grp_fu_236_p2)
);

FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
FFT_DIT4_FUNC_fmul_32ns_32ns_32_2_max_dsp_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_240_p0),
    .din1(reg_254),
    .ce(1'b1),
    .dout(grp_fu_240_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_520_p2))) begin
        m_assign_reg_166 <= m_reg_682;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        m_assign_reg_166 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_378_p2 == 1'b0))) begin
        x_assign_1_reg_177 <= ap_const_lv3_0;
    end else if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        x_assign_1_reg_177 <= i_reg_720;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_378_p2 == 1'b0))) begin
        aux_cast_reg_687[2 : 0] <= aux_cast_fu_416_p1[2 : 0];
        tmp_3_i1_reg_697[4 : 0] <= tmp_3_i1_fu_454_p1[4 : 0];
        tmp_3_i_i_cast7_reg_702[2 : 0] <= tmp_3_i_i_cast7_fu_478_p1[2 : 0];
        tmp_5_i_cast_reg_692 <= tmp_5_i_cast_fu_424_p2;
        tmp_8_i1_cast_reg_712[4 : 0] <= tmp_8_i1_cast_fu_512_p1[4 : 0];
        tmp_8_i_cast_reg_707[3 : 1] <= tmp_8_i_cast_fu_494_p1[3 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_reg_720 <= i_fu_526_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        m_reg_682 <= m_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_520_p2))) begin
        q_reg_725 <= q_fu_549_p2;
        tmp_47_reg_757 <= tmp_47_fu_615_p1;
        xci_addr_1_reg_747 <= tmp_7_fu_594_p1;
        xci_addr_2_reg_762 <= tmp_6_fu_609_p1;
        xci_addr_3_reg_772 <= tmp_16_fu_628_p1;
        xci_addr_reg_737 <= tmp_5_fu_579_p1;
        xcr_addr_1_reg_742 <= tmp_7_fu_594_p1;
        xcr_addr_2_reg_752 <= tmp_6_fu_609_p1;
        xcr_addr_3_reg_767 <= tmp_16_fu_628_p1;
        xcr_addr_reg_732 <= tmp_5_fu_579_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
        reg_244 <= xcr_q0;
        reg_260 <= xci_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
        reg_254 <= wnr_q0;
        reg_270 <= wni_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14))) begin
        reg_276 <= grp_fu_228_p2;
        reg_281 <= grp_fu_232_p2;
        reg_286 <= grp_fu_236_p2;
        reg_291 <= grp_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st11_fsm_10) | (1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st23_fsm_22))) begin
        reg_296 <= grp_fu_188_p2;
        reg_310 <= grp_fu_192_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18) | (1'b1 == ap_sig_cseq_ST_st23_fsm_22))) begin
        reg_324 <= grp_fu_196_p2;
        reg_331 <= grp_fu_200_p2;
        reg_338 <= grp_fu_204_p2;
        reg_345 <= grp_fu_208_p2;
        reg_352 <= grp_fu_212_p2;
        reg_359 <= grp_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st15_fsm_14) | (1'b1 == ap_sig_cseq_ST_st19_fsm_18))) begin
        reg_366 <= grp_fu_220_p2;
        reg_372 <= grp_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        tmp_17_reg_797 <= tmp_17_fu_664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st13_fsm_12)) begin
        xci_load_3_reg_818 <= xci_q0;
        xcr_load_3_reg_812 <= xcr_q0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_378_p2 == 1'b0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond1_fu_378_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_302) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_100) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_265) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_109) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_392) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_129) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_347) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_146) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_42) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_355) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_154) begin
        ap_sig_cseq_ST_st23_fsm_22 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st23_fsm_22 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_311) begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st24_fsm_23 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_318) begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st25_fsm_24 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_326) begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_286) begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_184) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_209) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_241) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_85) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_384) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_121) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_252) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_92) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_188_opcode = ap_const_lv2_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_188_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_188_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_188_p0 = reg_324;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_188_p0 = reg_276;
    end else begin
        grp_fu_188_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_188_p1 = reg_296;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_188_p1 = reg_281;
    end else begin
        grp_fu_188_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_192_p0 = reg_331;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_192_p0 = reg_286;
    end else begin
        grp_fu_192_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_192_p1 = reg_310;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_192_p1 = reg_291;
    end else begin
        grp_fu_192_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_196_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_196_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_196_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_196_p0 = reg_338;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_196_p0 = reg_324;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_196_p0 = reg_244;
    end else begin
        grp_fu_196_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_196_p1 = reg_310;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_196_p1 = reg_296;
    end else begin
        grp_fu_196_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_200_p0 = reg_345;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_200_p0 = reg_331;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_200_p0 = reg_260;
    end else begin
        grp_fu_200_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_200_p1 = reg_296;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_200_p1 = reg_310;
    end else begin
        grp_fu_200_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        grp_fu_204_opcode = ap_const_lv2_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_204_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_204_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_204_p0 = reg_352;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_204_p0 = reg_338;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_204_p0 = reg_244;
    end else begin
        grp_fu_204_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        grp_fu_204_p1 = reg_296;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_204_p1 = reg_310;
    end else begin
        grp_fu_204_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_208_p0 = reg_359;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_208_p0 = reg_345;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_208_p0 = reg_260;
    end else begin
        grp_fu_208_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        grp_fu_208_p1 = reg_310;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_208_p1 = reg_296;
    end else begin
        grp_fu_208_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_212_opcode = ap_const_lv2_1;
    end else if (((1'b1 == ap_sig_cseq_ST_st16_fsm_15) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        grp_fu_212_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_212_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_212_p0 = reg_366;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_212_p0 = reg_352;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_212_p0 = reg_244;
    end else begin
        grp_fu_212_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_212_p1 = reg_310;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_212_p1 = reg_296;
    end else begin
        grp_fu_212_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st20_fsm_19))) begin
        grp_fu_216_opcode = ap_const_lv2_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_216_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_216_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_216_p0 = reg_372;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_216_p0 = reg_359;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_216_p0 = reg_260;
    end else begin
        grp_fu_216_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        grp_fu_216_p1 = reg_296;
    end else if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st16_fsm_15))) begin
        grp_fu_216_p1 = reg_310;
    end else begin
        grp_fu_216_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_220_p0 = reg_366;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_220_p0 = reg_244;
    end else begin
        grp_fu_220_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_220_p1 = reg_296;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_220_p1 = reg_310;
    end else begin
        grp_fu_220_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_224_opcode = ap_const_lv2_1;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_224_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_224_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_224_p0 = reg_372;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_224_p0 = reg_260;
    end else begin
        grp_fu_224_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        grp_fu_224_p1 = reg_310;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_fu_224_p1 = reg_296;
    end else begin
        grp_fu_224_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_228_p0 = xcr_load_3_reg_812;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        grp_fu_228_p0 = reg_244;
    end else begin
        grp_fu_228_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_232_p0 = xci_load_3_reg_818;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        grp_fu_232_p0 = reg_260;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_236_p0 = xcr_load_3_reg_812;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        grp_fu_236_p0 = reg_244;
    end else begin
        grp_fu_236_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_fu_240_p0 = xci_load_3_reg_818;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st6_fsm_5))) begin
        grp_fu_240_p0 = reg_260;
    end else begin
        grp_fu_240_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        wni_address0 = tmp_18_fu_673_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        wni_address0 = tmp_11_fu_647_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        wni_address0 = tmp_8_fu_634_p1;
    end else begin
        wni_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        wni_ce0 = 1'b1;
    end else begin
        wni_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        wnr_address0 = tmp_18_fu_673_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        wnr_address0 = tmp_11_fu_647_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        wnr_address0 = tmp_8_fu_634_p1;
    end else begin
        wnr_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11))) begin
        wnr_ce0 = 1'b1;
    end else begin
        wnr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26))) begin
        xci_address0 = xci_addr_3_reg_772;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        xci_address0 = xci_addr_reg_737;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        xci_address0 = xci_addr_2_reg_762;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24))) begin
        xci_address0 = xci_addr_1_reg_747;
    end else begin
        xci_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        xci_ce0 = 1'b1;
    end else begin
        xci_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        xci_d0 = reg_359;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        xci_d0 = reg_345;
    end else if ((1'b1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        xci_d0 = reg_331;
    end else if ((1'b1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        xci_d0 = reg_310;
    end else begin
        xci_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        xci_we0 = 1'b1;
    end else begin
        xci_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26))) begin
        xcr_address0 = xcr_addr_3_reg_767;
    end else if (((1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23))) begin
        xcr_address0 = xcr_addr_reg_732;
    end else if (((1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        xcr_address0 = xcr_addr_2_reg_752;
    end else if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24))) begin
        xcr_address0 = xcr_addr_1_reg_742;
    end else begin
        xcr_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st4_fsm_3) | (1'b1 == ap_sig_cseq_ST_st8_fsm_7) | (1'b1 == ap_sig_cseq_ST_st12_fsm_11) | (1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st10_fsm_9) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        xcr_ce0 = 1'b1;
    end else begin
        xcr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        xcr_d0 = reg_352;
    end else if ((1'b1 == ap_sig_cseq_ST_st26_fsm_25)) begin
        xcr_d0 = reg_338;
    end else if ((1'b1 == ap_sig_cseq_ST_st25_fsm_24)) begin
        xcr_d0 = reg_324;
    end else if ((1'b1 == ap_sig_cseq_ST_st24_fsm_23)) begin
        xcr_d0 = reg_296;
    end else begin
        xcr_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st27_fsm_26) | (1'b1 == ap_sig_cseq_ST_st24_fsm_23) | (1'b1 == ap_sig_cseq_ST_st25_fsm_24) | (1'b1 == ap_sig_cseq_ST_st26_fsm_25))) begin
        xcr_we0 = 1'b1;
    end else begin
        xcr_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(exitcond1_fu_378_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == exitcond_fu_520_p2)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        ap_ST_st21_fsm_20 : begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_100 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_109 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_121 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_129 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_146 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

always @ (*) begin
    ap_sig_154 = (1'b1 == ap_CS_fsm[ap_const_lv32_16]);
end

always @ (*) begin
    ap_sig_184 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_209 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_241 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_252 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_265 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_286 = (1'b1 == ap_CS_fsm[ap_const_lv32_1A]);
end

always @ (*) begin
    ap_sig_302 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_311 = (1'b1 == ap_CS_fsm[ap_const_lv32_17]);
end

always @ (*) begin
    ap_sig_318 = (1'b1 == ap_CS_fsm[ap_const_lv32_18]);
end

always @ (*) begin
    ap_sig_326 = (1'b1 == ap_CS_fsm[ap_const_lv32_19]);
end

always @ (*) begin
    ap_sig_347 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_355 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_384 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_392 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_42 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_85 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_92 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

assign aux_cast_fu_416_p1 = tmp_2_i_fu_410_p2;

assign exitcond1_fu_378_p2 = ((m_assign_reg_166 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign exitcond_fu_520_p2 = ((x_assign_1_reg_177 == ap_const_lv3_4) ? 1'b1 : 1'b0);

assign i_fu_526_p2 = (x_assign_1_reg_177 + ap_const_lv3_1);

assign l_cast_fu_575_p1 = $signed(l_fu_569_p2);

assign l_fu_569_p2 = (tmp_7_i_cast_fu_545_p1 + tmp_3_fu_564_p2);

assign m_fu_384_p2 = (m_assign_reg_166 + ap_const_lv2_1);

assign p_shl1_fu_498_p3 = {{tmp_2_i_i_fu_472_p2}, {ap_const_lv2_0}};

assign p_shl_cast_fu_660_p1 = p_shl_fu_653_p3;

assign p_shl_fu_653_p3 = {{tmp_47_reg_757}, {ap_const_lv2_0}};

assign q_fu_549_p0 = aux_cast_reg_687;

assign q_fu_549_p1 = q_fu_549_p10;

assign q_fu_549_p10 = tmp_6_i_fu_536_p2;

assign q_fu_549_p2 = (q_fu_549_p0 * q_fu_549_p1);

assign tmp_10_cast3_fu_639_p1 = q_reg_725;

assign tmp_10_fu_532_p1 = x_assign_1_reg_177[1:0];

assign tmp_11_fu_647_p1 = tmp_48_fu_642_p2;

assign tmp_16_fu_628_p1 = $unsigned(tmp_9_i2_cast_fu_624_p1);

assign tmp_17_fu_664_p2 = (p_shl_cast_fu_660_p1 - tmp_10_cast3_fu_639_p1);

assign tmp_18_cast_fu_670_p1 = $signed(tmp_17_reg_797);

assign tmp_18_fu_673_p1 = $unsigned(tmp_18_cast_fu_670_p1);

assign tmp_1_fu_554_p2 = (x_assign_1_cast5_fu_516_p1 - q_fu_549_p2);

assign tmp_1_i1_cast_fu_444_p1 = tmp_1_i1_fu_438_p2;

assign tmp_1_i1_fu_438_p2 = ap_const_lv3_1 << tmp_i1_cast_fu_434_p1;

assign tmp_1_i_cast_fu_406_p1 = tmp_1_i_fu_400_p2;

assign tmp_1_i_fu_400_p2 = ap_const_lv2_1 << x_assign_fu_390_p2;

assign tmp_1_i_i_cast_fu_468_p1 = tmp_1_i_i_fu_462_p2;

assign tmp_1_i_i_fu_462_p2 = ap_const_lv2_1 << m_assign_reg_166;

assign tmp_2_i1_fu_448_p2 = tmp_1_i1_cast_fu_444_p1 << tmp_i1_cast9_fu_430_p1;

assign tmp_2_i_fu_410_p2 = tmp_1_i_cast_fu_406_p1 << tmp_i_cast_fu_396_p1;

assign tmp_2_i_i_fu_472_p2 = tmp_1_i_i_cast_fu_468_p1 << tmp_i_i_cast8_fu_458_p1;

assign tmp_3_fu_564_p0 = tmp_3_i1_reg_697;

assign tmp_3_fu_564_p1 = tmp_1_fu_554_p2;

assign tmp_3_fu_564_p2 = ($signed({{1'b0}, {tmp_3_fu_564_p0}}) * $signed(tmp_3_fu_564_p1));

assign tmp_3_i1_fu_454_p1 = tmp_2_i1_fu_448_p2;

assign tmp_3_i_i_cast6_fu_482_p1 = tmp_2_i_i_fu_472_p2;

assign tmp_3_i_i_cast7_fu_478_p1 = tmp_2_i_i_fu_472_p2;

assign tmp_47_fu_615_p1 = q_fu_549_p2[3:0];

assign tmp_48_fu_642_p2 = q_reg_725 << ap_const_lv5_1;

assign tmp_5_fu_579_p1 = $unsigned(l_cast_fu_575_p1);

assign tmp_5_i_cast_fu_424_p2 = ($signed(ap_const_lv2_3) + $signed(tmp_fu_420_p1));

assign tmp_6_fu_609_p1 = $unsigned(tmp_9_i1_cast_fu_605_p1);

assign tmp_6_i_fu_536_p2 = tmp_10_fu_532_p1 >> tmp_5_i_cast_reg_692;

assign tmp_7_fu_594_p1 = $unsigned(tmp_9_i_cast_fu_590_p1);

assign tmp_7_i_cast_fu_545_p1 = tmp_6_i_fu_536_p2;

assign tmp_8_fu_634_p1 = q_reg_725;

assign tmp_8_i1_cast_fu_512_p1 = tmp_8_i1_fu_506_p2;

assign tmp_8_i1_fu_506_p2 = (p_shl1_fu_498_p3 - tmp_3_i_i_cast6_fu_482_p1);

assign tmp_8_i_cast_fu_494_p1 = tmp_8_i_fu_486_p3;

assign tmp_8_i_fu_486_p3 = {{tmp_2_i_i_fu_472_p2}, {1'b0}};

assign tmp_9_i1_cast_fu_605_p1 = $signed(tmp_9_i1_fu_600_p2);

assign tmp_9_i1_fu_600_p2 = (tmp_8_i_cast_reg_707 + l_fu_569_p2);

assign tmp_9_i2_cast_fu_624_p1 = $signed(tmp_9_i2_fu_619_p2);

assign tmp_9_i2_fu_619_p2 = (tmp_8_i1_cast_reg_712 + l_fu_569_p2);

assign tmp_9_i_cast_fu_590_p1 = $signed(tmp_9_i_fu_585_p2);

assign tmp_9_i_fu_585_p2 = (tmp_3_i_i_cast7_reg_702 + l_fu_569_p2);

assign tmp_fu_420_p1 = tmp_2_i_fu_410_p2[1:0];

assign tmp_i1_cast9_fu_430_p1 = m_fu_384_p2;

assign tmp_i1_cast_fu_434_p1 = m_fu_384_p2;

assign tmp_i_cast_fu_396_p1 = x_assign_fu_390_p2;

assign tmp_i_i_cast8_fu_458_p1 = m_assign_reg_166;

assign x_assign_1_cast5_fu_516_p1 = x_assign_1_reg_177;

assign x_assign_fu_390_p2 = (ap_const_lv2_1 - m_assign_reg_166);

always @ (posedge ap_clk) begin
    aux_cast_reg_687[4:3] <= 2'b00;
    tmp_3_i1_reg_697[8:5] <= 4'b0000;
    tmp_3_i_i_cast7_reg_702[8:3] <= 6'b000000;
    tmp_8_i_cast_reg_707[0] <= 1'b0;
    tmp_8_i_cast_reg_707[8:4] <= 5'b00000;
    tmp_8_i1_cast_reg_712[8:5] <= 4'b0000;
end

endmodule //FFT_DIT4_FUNC
