Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls opened at Tue Dec 09 15:04:33 GMT 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/IDST7.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDST7.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(19)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDST7.cpp 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDST7.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(20)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=IDST7' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=IDST7' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(21)
Execute     set_top IDST7 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(16)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.85 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.91 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(17)
Execute     config_export -format=xo 
Command   apply_ini done; 0.93 sec.
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.95 seconds. CPU system time: 0.18 seconds. Elapsed time: 2.02 seconds; current allocated memory: 909.387 MB.
Execute       set_directive_top IDST7 -name=IDST7 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/IDST7.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/IDST7.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang src/IDST7.cpp -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.cpp.clang.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/clang.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/.systemc_flag -fix-errors /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/all.directive.json -fix-errors /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.clang.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.88 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.17 seconds; current allocated memory: 912.008 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.g.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.92 sec.
Execute       run_link_or_opt -opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=IDST7 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=IDST7 -reflow-float-conversion -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.36 sec.
Execute       run_link_or_opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=IDST7 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=IDST7 -mllvm -hls-db-dir -mllvm /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,888 Compile/Link /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,888 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,353 Unroll/Inline (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,353 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,216 Unroll/Inline (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,216 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,189 Unroll/Inline (step 3) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,189 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,164 Unroll/Inline (step 4) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,164 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,551 Array/Struct (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,551 Array/Struct (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,551 Array/Struct (step 3) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,551 Array/Struct (step 4) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,554 Array/Struct (step 5) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,218 Performance (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,218 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,218 Performance (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,218 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,562 Performance (step 3) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,562 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,274 Performance (step 4) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,274 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,282 HW Transforms (step 1) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,282 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,130 HW Transforms (step 2) /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,130 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_32(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [32])' (src/IDST7.cpp:88:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_32(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [32])' into 'IDST7B32(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDST7.cpp:164:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_16(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [16])' (src/IDST7.cpp:62:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_16(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [16])' into 'IDST7B16(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDST7.cpp:118:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' (src/IDST7.cpp:35:18)
INFO: [HLS 214-131] Inlining function 'INV_MATMUL_8(ap_int<32> const*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32> const (*) [8])' into 'IDST7B8(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDST7.cpp:114:5)
INFO: [HLS 214-131] Inlining function 'CLIP3(ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' (src/IDST7.cpp:109:14)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_2' is marked as complete unroll implied by the pipeline pragma (src/IDST7.cpp:25:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_2' is marked as complete unroll implied by the pipeline pragma (src/IDST7.cpp:52:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_78_2' is marked as complete unroll implied by the pipeline pragma (src/IDST7.cpp:78:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_8' (src/IDST7.cpp:331:20) in function 'IDST7' completely with a factor of 4 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_338_9' (src/IDST7.cpp:338:31) in function 'IDST7' completely with a factor of 4 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_311_6' (src/IDST7.cpp:311:20) in function 'IDST7' completely with a factor of 8 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_7' (src/IDST7.cpp:318:31) in function 'IDST7' completely with a factor of 8 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_292_4' (src/IDST7.cpp:292:20) in function 'IDST7' completely with a factor of 16 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_299_5' (src/IDST7.cpp:299:31) in function 'IDST7' completely with a factor of 16 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_272_2' (src/IDST7.cpp:272:20) in function 'IDST7' completely with a factor of 32 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_3' (src/IDST7.cpp:279:31) in function 'IDST7' completely with a factor of 32 (src/IDST7.cpp:244:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_2' (src/IDST7.cpp:25:26) in function 'IDST7B8' completely with a factor of 8 (src/IDST7.cpp:113:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_25_2' (src/IDST7.cpp:25:26) in function 'IDST7B8' has been removed because the loop is unrolled completely (src/IDST7.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_2' (src/IDST7.cpp:52:26) in function 'IDST7B16' completely with a factor of 16 (src/IDST7.cpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_2' (src/IDST7.cpp:78:26) in function 'IDST7B32' completely with a factor of 32 (src/IDST7.cpp:162:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_78_2' (src/IDST7.cpp:78:26) in function 'IDST7B32' has been removed because the loop is unrolled completely (src/IDST7.cpp:162:0)
INFO: [HLS 214-178] Inlining function 'IDST7B4(ap_int<32>*, ap_int<32>*, ap_int<32>, ap_int<32>, ap_int<32>)' into 'IDST7' (src/IDST7.cpp:244:0)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (src/IDST7.cpp:267:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (src/IDST7.cpp:268:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data36': Complete partitioning on dimension 1. (src/IDST7.cpp:287:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data37': Complete partitioning on dimension 1. (src/IDST7.cpp:288:24)
INFO: [HLS 214-248] Applying array_partition to 'in_data79': Complete partitioning on dimension 1. (src/IDST7.cpp:306:24)
INFO: [HLS 214-248] Applying array_partition to 'out_data80': Complete partitioning on dimension 1. (src/IDST7.cpp:307:24)
INFO: [HLS 214-449] Automatically partitioning array '_ZL8idst7_32' dimension 1 completely based on constant index. (src/transform_coeffs.h:256:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL8idst7_16' dimension 1 completely based on constant index. (src/transform_coeffs.h:236:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL7idst7_8' dimension 1 completely based on constant index. (src/transform_coeffs.h:223:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'idst7_8' due to pipeline pragma (src/IDST7.cpp:23:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'idst7_16' due to pipeline pragma (src/IDST7.cpp:49:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'idst7_32' due to pipeline pragma (src/IDST7.cpp:75:9)
INFO: [HLS 214-248] Applying array_partition to '_ZL8idst7_32': Complete partitioning on dimension 1. (src/transform_coeffs.h:256:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL8idst7_16': Complete partitioning on dimension 1. (src/transform_coeffs.h:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7idst7_8': Complete partitioning on dimension 1. (src/transform_coeffs.h:223:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_259_1'(src/IDST7.cpp:259:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDST7.cpp:259:20)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 512 in loop 'VITIS_LOOP_259_1'(src/IDST7.cpp:259:20) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/IDST7.cpp:259:20)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/../../kernel.xml -> /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.09 seconds. CPU system time: 0.23 seconds. Elapsed time: 6.79 seconds; current allocated memory: 914.055 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 914.055 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top IDST7 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.0.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 916.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.1.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.2.prechk.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-24] src/IDST7.cpp:274: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 918.551 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.g.1.bc to /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.1.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.1.tmp.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDST7.cpp:23:9) to (src/IDST7.cpp:35:16) in function 'IDST7B8'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDST7.cpp:75:9) to (src/IDST7.cpp:88:16) in function 'IDST7B32'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/IDST7.cpp:49:9) to (src/IDST7.cpp:62:16) in function 'IDST7B16'... converting 33 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 942.746 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.2.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.2 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.3.bc -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 993.922 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.56 sec.
Command     elaborate done; 10.52 sec.
Execute     ap_eval exec zip -j /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'IDST7' ...
Execute       ap_set_top_model IDST7 
Execute       get_model_list IDST7 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model IDST7 
Execute       preproc_iomode -model IDST7B32 
Execute       preproc_iomode -model IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       preproc_iomode -model IDST7B16 
Execute       preproc_iomode -model IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       preproc_iomode -model IDST7B8 
Execute       preproc_iomode -model IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list IDST7 -filter all-wo-channel 
INFO-FLOW: Model list for configure: IDST7B8_Pipeline_VITIS_LOOP_21_1 IDST7B8 IDST7B16_Pipeline_VITIS_LOOP_47_1 IDST7B16 IDST7B32_Pipeline_VITIS_LOOP_73_1 IDST7B32 IDST7
INFO-FLOW: Configuring Module : IDST7B8_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       apply_spec_resource_limit IDST7B8_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Configuring Module : IDST7B8 ...
Execute       set_default_model IDST7B8 
Execute       apply_spec_resource_limit IDST7B8 
INFO-FLOW: Configuring Module : IDST7B16_Pipeline_VITIS_LOOP_47_1 ...
Execute       set_default_model IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       apply_spec_resource_limit IDST7B16_Pipeline_VITIS_LOOP_47_1 
INFO-FLOW: Configuring Module : IDST7B16 ...
Execute       set_default_model IDST7B16 
Execute       apply_spec_resource_limit IDST7B16 
INFO-FLOW: Configuring Module : IDST7B32_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       apply_spec_resource_limit IDST7B32_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Configuring Module : IDST7B32 ...
Execute       set_default_model IDST7B32 
Execute       apply_spec_resource_limit IDST7B32 
INFO-FLOW: Configuring Module : IDST7 ...
Execute       set_default_model IDST7 
Execute       apply_spec_resource_limit IDST7 
INFO-FLOW: Model list for preprocess: IDST7B8_Pipeline_VITIS_LOOP_21_1 IDST7B8 IDST7B16_Pipeline_VITIS_LOOP_47_1 IDST7B16 IDST7B32_Pipeline_VITIS_LOOP_73_1 IDST7B32 IDST7
INFO-FLOW: Preprocessing Module: IDST7B8_Pipeline_VITIS_LOOP_21_1 ...
Execute       set_default_model IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       cdfg_preprocess -model IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess IDST7B8_Pipeline_VITIS_LOOP_21_1 
INFO-FLOW: Preprocessing Module: IDST7B8 ...
Execute       set_default_model IDST7B8 
Execute       cdfg_preprocess -model IDST7B8 
Execute       rtl_gen_preprocess IDST7B8 
INFO-FLOW: Preprocessing Module: IDST7B16_Pipeline_VITIS_LOOP_47_1 ...
Execute       set_default_model IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       cdfg_preprocess -model IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       rtl_gen_preprocess IDST7B16_Pipeline_VITIS_LOOP_47_1 
INFO-FLOW: Preprocessing Module: IDST7B16 ...
Execute       set_default_model IDST7B16 
Execute       cdfg_preprocess -model IDST7B16 
Execute       rtl_gen_preprocess IDST7B16 
INFO-FLOW: Preprocessing Module: IDST7B32_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       cdfg_preprocess -model IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess IDST7B32_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Preprocessing Module: IDST7B32 ...
Execute       set_default_model IDST7B32 
Execute       cdfg_preprocess -model IDST7B32 
Execute       rtl_gen_preprocess IDST7B32 
INFO-FLOW: Preprocessing Module: IDST7 ...
Execute       set_default_model IDST7 
Execute       cdfg_preprocess -model IDST7 
Execute       rtl_gen_preprocess IDST7 
INFO-FLOW: Model list for synthesis: IDST7B8_Pipeline_VITIS_LOOP_21_1 IDST7B8 IDST7B16_Pipeline_VITIS_LOOP_47_1 IDST7B16 IDST7B32_Pipeline_VITIS_LOOP_73_1 IDST7B32 IDST7
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7B8_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       schedule -model IDST7B8_Pipeline_VITIS_LOOP_21_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_21_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 996.625 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7B8_Pipeline_VITIS_LOOP_21_1.
Execute       set_default_model IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       bind -model IDST7B8_Pipeline_VITIS_LOOP_21_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 996.625 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.bind.adb -f 
INFO-FLOW: Finish binding IDST7B8_Pipeline_VITIS_LOOP_21_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7B8 
Execute       schedule -model IDST7B8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 996.625 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7B8.
Execute       set_default_model IDST7B8 
Execute       bind -model IDST7B8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 996.625 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.bind.adb -f 
INFO-FLOW: Finish binding IDST7B8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7B16_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       schedule -model IDST7B16_Pipeline_VITIS_LOOP_47_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 999.375 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7B16_Pipeline_VITIS_LOOP_47_1.
Execute       set_default_model IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       bind -model IDST7B16_Pipeline_VITIS_LOOP_47_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 999.375 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.bind.adb -f 
INFO-FLOW: Finish binding IDST7B16_Pipeline_VITIS_LOOP_47_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7B16 
Execute       schedule -model IDST7B16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 999.375 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7B16.
Execute       set_default_model IDST7B16 
Execute       bind -model IDST7B16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 999.375 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.bind.adb -f 
INFO-FLOW: Finish binding IDST7B16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7B32_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       schedule -model IDST7B32_Pipeline_VITIS_LOOP_73_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1004.773 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7B32_Pipeline_VITIS_LOOP_73_1.
Execute       set_default_model IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       bind -model IDST7B32_Pipeline_VITIS_LOOP_73_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1004.773 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.bind.adb -f 
INFO-FLOW: Finish binding IDST7B32_Pipeline_VITIS_LOOP_73_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7B32 
Execute       schedule -model IDST7B32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1004.773 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7B32.
Execute       set_default_model IDST7B32 
Execute       bind -model IDST7B32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1004.773 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.bind.adb -f 
INFO-FLOW: Finish binding IDST7B32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'IDST7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model IDST7 
Execute       schedule -model IDST7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1005.996 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.sched.adb -f 
INFO-FLOW: Finish scheduling IDST7.
Execute       set_default_model IDST7 
Execute       bind -model IDST7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1005.996 MB.
Execute       syn_report -verbosereport -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.bind.adb -f 
INFO-FLOW: Finish binding IDST7.
Execute       get_model_list IDST7 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       rtl_gen_preprocess IDST7B8 
Execute       rtl_gen_preprocess IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       rtl_gen_preprocess IDST7B16 
Execute       rtl_gen_preprocess IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess IDST7B32 
Execute       rtl_gen_preprocess IDST7 
INFO-FLOW: Model list for RTL generation: IDST7B8_Pipeline_VITIS_LOOP_21_1 IDST7B8 IDST7B16_Pipeline_VITIS_LOOP_47_1 IDST7B16 IDST7B32_Pipeline_VITIS_LOOP_73_1 IDST7B32 IDST7
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7B8_Pipeline_VITIS_LOOP_21_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7B8_Pipeline_VITIS_LOOP_21_1 -top_prefix IDST7_ -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDST7B8_Pipeline_VITIS_LOOP_21_1' pipeline 'VITIS_LOOP_21_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_32_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7B8_Pipeline_VITIS_LOOP_21_1'.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1006.777 MB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7B8_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       gen_rtl IDST7B8_Pipeline_VITIS_LOOP_21_1 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1 
Execute       syn_report -csynth -model IDST7B8_Pipeline_VITIS_LOOP_21_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B8_Pipeline_VITIS_LOOP_21_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7B8_Pipeline_VITIS_LOOP_21_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B8_Pipeline_VITIS_LOOP_21_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7B8_Pipeline_VITIS_LOOP_21_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7B8_Pipeline_VITIS_LOOP_21_1 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.adb 
Execute       db_write -model IDST7B8_Pipeline_VITIS_LOOP_21_1 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7B8_Pipeline_VITIS_LOOP_21_1 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7B8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7B8 -top_prefix IDST7_ -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7B8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1009.508 MB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7B8 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7_IDST7B8 
Execute       gen_rtl IDST7B8 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7_IDST7B8 
Execute       syn_report -csynth -model IDST7B8 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B8_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7B8 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B8_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7B8 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7B8 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.adb 
Execute       db_write -model IDST7B8 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7B8 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7B16_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7B16_Pipeline_VITIS_LOOP_47_1 -top_prefix IDST7_ -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDST7B16_Pipeline_VITIS_LOOP_47_1' pipeline 'VITIS_LOOP_47_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_32_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7B16_Pipeline_VITIS_LOOP_47_1'.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1012.484 MB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7B16_Pipeline_VITIS_LOOP_47_1 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       gen_rtl IDST7B16_Pipeline_VITIS_LOOP_47_1 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1 
Execute       syn_report -csynth -model IDST7B16_Pipeline_VITIS_LOOP_47_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B16_Pipeline_VITIS_LOOP_47_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7B16_Pipeline_VITIS_LOOP_47_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B16_Pipeline_VITIS_LOOP_47_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7B16_Pipeline_VITIS_LOOP_47_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7B16_Pipeline_VITIS_LOOP_47_1 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.adb 
Execute       db_write -model IDST7B16_Pipeline_VITIS_LOOP_47_1 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7B16_Pipeline_VITIS_LOOP_47_1 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7B16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7B16 -top_prefix IDST7_ -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7B16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1017.000 MB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7B16 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7_IDST7B16 
Execute       gen_rtl IDST7B16 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7_IDST7B16 
Execute       syn_report -csynth -model IDST7B16 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B16_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7B16 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B16_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7B16 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7B16 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.adb 
Execute       db_write -model IDST7B16 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7B16 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7B32_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7B32_Pipeline_VITIS_LOOP_73_1 -top_prefix IDST7_ -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'IDST7B32_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_32s_32_1_1': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7B32_Pipeline_VITIS_LOOP_73_1'.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1022.176 MB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7B32_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       gen_rtl IDST7B32_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1 
Execute       syn_report -csynth -model IDST7B32_Pipeline_VITIS_LOOP_73_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B32_Pipeline_VITIS_LOOP_73_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7B32_Pipeline_VITIS_LOOP_73_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B32_Pipeline_VITIS_LOOP_73_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7B32_Pipeline_VITIS_LOOP_73_1 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7B32_Pipeline_VITIS_LOOP_73_1 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.adb 
Execute       db_write -model IDST7B32_Pipeline_VITIS_LOOP_73_1 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7B32_Pipeline_VITIS_LOOP_73_1 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7B32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7B32 -top_prefix IDST7_ -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7B32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.006 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7B32 -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7_IDST7B32 
Execute       gen_rtl IDST7B32 -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7_IDST7B32 
Execute       syn_report -csynth -model IDST7B32 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B32_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7B32 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7B32_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7B32 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7B32 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.adb 
Execute       db_write -model IDST7B32 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7B32 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'IDST7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model IDST7 -top_prefix  -sub_prefix IDST7_ -mg_file /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/block_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/sIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/shift' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/oMin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'IDST7/oMax' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'IDST7' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'out_r', 'block_size', 'sIn', 'size', 'shift', 'oMin', 'oMax' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'IDST7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.012 GB.
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       gen_rtl IDST7 -istop -style xilinx -f -lang vhdl -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/vhdl/IDST7 
Execute       gen_rtl IDST7 -istop -style xilinx -f -lang vlog -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/verilog/IDST7 
Execute       syn_report -csynth -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/IDST7_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model IDST7 -f -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.adb 
Execute       db_write -model IDST7 -bindview -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info IDST7 -p /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7 
Execute       export_constraint_db -f -tool general -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.constraint.tcl 
Execute       syn_report -designview -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.design.xml 
Execute       syn_report -csynthDesign -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth.rpt -MHOut /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model IDST7 -o /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.protoinst 
Execute       sc_get_clocks IDST7 
Execute       sc_get_portdomain IDST7 
INFO-FLOW: Model list for RTL component generation: IDST7B8_Pipeline_VITIS_LOOP_21_1 IDST7B8 IDST7B16_Pipeline_VITIS_LOOP_47_1 IDST7B16 IDST7B32_Pipeline_VITIS_LOOP_73_1 IDST7B32 IDST7
INFO-FLOW: Handling components in module [IDST7B8_Pipeline_VITIS_LOOP_21_1] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
INFO-FLOW: Found component IDST7_mul_7ns_32s_32_1_1.
INFO-FLOW: Append model IDST7_mul_7ns_32s_32_1_1
INFO-FLOW: Found component IDST7_mul_8s_32s_32_1_1.
INFO-FLOW: Append model IDST7_mul_8s_32s_32_1_1
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IDST7_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [IDST7B8] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.compgen.tcl 
INFO-FLOW: Handling components in module [IDST7B16_Pipeline_VITIS_LOOP_47_1] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.compgen.tcl 
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IDST7_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [IDST7B16] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.compgen.tcl 
INFO-FLOW: Handling components in module [IDST7B32_Pipeline_VITIS_LOOP_73_1] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R.
INFO-FLOW: Append model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R
INFO-FLOW: Found component IDST7_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model IDST7_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [IDST7B32] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.compgen.tcl 
INFO-FLOW: Handling components in module [IDST7] ... 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.tcl 
INFO-FLOW: Found component IDST7_gmem0_m_axi.
INFO-FLOW: Append model IDST7_gmem0_m_axi
INFO-FLOW: Found component IDST7_gmem1_m_axi.
INFO-FLOW: Append model IDST7_gmem1_m_axi
INFO-FLOW: Found component IDST7_control_s_axi.
INFO-FLOW: Append model IDST7_control_s_axi
INFO-FLOW: Append model IDST7B8_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: Append model IDST7B8
INFO-FLOW: Append model IDST7B16_Pipeline_VITIS_LOOP_47_1
INFO-FLOW: Append model IDST7B16
INFO-FLOW: Append model IDST7B32_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: Append model IDST7B32
INFO-FLOW: Append model IDST7
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: IDST7_mul_7ns_32s_32_1_1 IDST7_mul_8s_32s_32_1_1 IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R IDST7_flow_control_loop_pipe_sequential_init IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R IDST7_flow_control_loop_pipe_sequential_init IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R IDST7_flow_control_loop_pipe_sequential_init IDST7_gmem0_m_axi IDST7_gmem1_m_axi IDST7_control_s_axi IDST7B8_Pipeline_VITIS_LOOP_21_1 IDST7B8 IDST7B16_Pipeline_VITIS_LOOP_47_1 IDST7B16 IDST7B32_Pipeline_VITIS_LOOP_73_1 IDST7B32 IDST7
INFO-FLOW: Generating /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model IDST7_mul_7ns_32s_32_1_1
INFO-FLOW: To file: write model IDST7_mul_8s_32s_32_1_1
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R
INFO-FLOW: To file: write model IDST7_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model IDST7_gmem0_m_axi
INFO-FLOW: To file: write model IDST7_gmem1_m_axi
INFO-FLOW: To file: write model IDST7_control_s_axi
INFO-FLOW: To file: write model IDST7B8_Pipeline_VITIS_LOOP_21_1
INFO-FLOW: To file: write model IDST7B8
INFO-FLOW: To file: write model IDST7B16_Pipeline_VITIS_LOOP_47_1
INFO-FLOW: To file: write model IDST7B16
INFO-FLOW: To file: write model IDST7B32_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: To file: write model IDST7B32
INFO-FLOW: To file: write model IDST7
INFO-FLOW: Generating /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/vhdl' dstVlogDir='/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/vlog' tclDir='/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db' modelList='IDST7_mul_7ns_32s_32_1_1
IDST7_mul_8s_32s_32_1_1
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_gmem0_m_axi
IDST7_gmem1_m_axi
IDST7_control_s_axi
IDST7B8_Pipeline_VITIS_LOOP_21_1
IDST7B8
IDST7B16_Pipeline_VITIS_LOOP_47_1
IDST7B16
IDST7B32_Pipeline_VITIS_LOOP_73_1
IDST7B32
IDST7
' expOnly='0'
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.compgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.020 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='IDST7_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='IDST7_mul_7ns_32s_32_1_1
IDST7_mul_8s_32s_32_1_1
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_gmem0_m_axi
IDST7_gmem1_m_axi
IDST7_control_s_axi
IDST7B8_Pipeline_VITIS_LOOP_21_1
IDST7B8
IDST7B16_Pipeline_VITIS_LOOP_47_1
IDST7B16
IDST7B32_Pipeline_VITIS_LOOP_73_1
IDST7B32
IDST7
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.dataonly.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.dataonly.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.dataonly.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.constraint.tcl 
Execute       sc_get_clocks IDST7 
Execute       source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 29 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST IDST7 MODULE2INSTS {IDST7 IDST7 IDST7B8 grp_IDST7B8_fu_650 IDST7B8_Pipeline_VITIS_LOOP_21_1 grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 IDST7B16 grp_IDST7B16_fu_690 IDST7B16_Pipeline_VITIS_LOOP_47_1 grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 IDST7B32 grp_IDST7B32_fu_762 IDST7B32_Pipeline_VITIS_LOOP_73_1 grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332} INST2MODULE {IDST7 IDST7 grp_IDST7B8_fu_650 IDST7B8 grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 IDST7B8_Pipeline_VITIS_LOOP_21_1 grp_IDST7B16_fu_690 IDST7B16 grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 IDST7B16_Pipeline_VITIS_LOOP_47_1 grp_IDST7B32_fu_762 IDST7B32 grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 IDST7B32_Pipeline_VITIS_LOOP_73_1} INSTDATA {IDST7 {DEPTH 1 CHILDREN {grp_IDST7B8_fu_650 grp_IDST7B16_fu_690 grp_IDST7B32_fu_762}} grp_IDST7B8_fu_650 {DEPTH 2 CHILDREN grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158} grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158 {DEPTH 3 CHILDREN {}} grp_IDST7B16_fu_690 {DEPTH 2 CHILDREN grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258} grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258 {DEPTH 3 CHILDREN {}} grp_IDST7B32_fu_762 {DEPTH 2 CHILDREN grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332} grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332 {DEPTH 3 CHILDREN {}}} MODULEDATA {IDST7B8_Pipeline_VITIS_LOOP_21_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp50_fu_450_p2 SOURCE {} VARIABLE icmp50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_6_fu_456_p2 SOURCE {} VARIABLE cmp_i_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_5_fu_462_p2 SOURCE {} VARIABLE cmp_i_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_4_fu_468_p2 SOURCE {} VARIABLE cmp_i_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp47_fu_474_p2 SOURCE {} VARIABLE icmp47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_2_fu_480_p2 SOURCE {} VARIABLE cmp_i_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_fu_486_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_fu_492_p2 SOURCE {} VARIABLE cmp_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_506_p2 SOURCE src/IDST7.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_512_p2 SOURCE src/IDST7.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_32s_32_1_1_U1 SOURCE src/IDST7.cpp:30 VARIABLE sum LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_1_fu_544_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U2 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_2_fu_556_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_2 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_3_fu_562_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_3 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U3 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30_1 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_4_fu_574_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_4 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_5_fu_590_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_5 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U4 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30_2 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_6_fu_595_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_6 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_7_fu_600_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_7 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U5 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30_3 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_8_fu_607_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_8 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_9_fu_612_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_9 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U6 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30_4 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_10_fu_623_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_10 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_11_fu_629_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_11 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U7 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30_5 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_12_fu_640_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_12 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_13_fu_646_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_13 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U8 SOURCE src/IDST7.cpp:30 VARIABLE mul_ln30_6 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_14_fu_657_p2 SOURCE src/IDST7.cpp:30 VARIABLE sum_14 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_15_fu_661_p3 SOURCE src/IDST7.cpp:30 VARIABLE sum_15 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_671_p2 SOURCE src/IDST7.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln34_fu_676_p2 SOURCE src/IDST7.cpp:34 VARIABLE shl_ln34 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln34_fu_681_p2 SOURCE src/IDST7.cpp:34 VARIABLE ashr_ln34 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scaled_fu_694_p3 SOURCE src/IDST7.cpp:34 VARIABLE scaled LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_fu_701_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_fu_706_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_fu_711_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_718_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8 LOOP VITIS_LOOP_21_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_0_U SOURCE {} VARIABLE p_ZL7idst7_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_1_U SOURCE {} VARIABLE p_ZL7idst7_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_2_U SOURCE {} VARIABLE p_ZL7idst7_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_3_U SOURCE {} VARIABLE p_ZL7idst7_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_4_U SOURCE {} VARIABLE p_ZL7idst7_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_5_U SOURCE {} VARIABLE p_ZL7idst7_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_6_U SOURCE {} VARIABLE p_ZL7idst7_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL7idst7_8_7_U SOURCE {} VARIABLE p_ZL7idst7_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 8 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} IDST7B8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_227_p2 SOURCE src/IDST7.cpp:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_245_p2 SOURCE src/IDST7.cpp:17 VARIABLE sub_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME rndFactor_fu_251_p2 SOURCE src/IDST7.cpp:17 VARIABLE rndFactor LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME rndFactor_1_fu_257_p2 SOURCE src/IDST7.cpp:17 VARIABLE rndFactor_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rndFactor_2_fu_263_p3 SOURCE src/IDST7.cpp:17 VARIABLE rndFactor_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cutoff_fu_272_p2 SOURCE src/IDST7.cpp:18 VARIABLE cutoff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_i_i_fu_288_p2 SOURCE src/IDST7.cpp:113 VARIABLE sub_i_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} IDST7B16_Pipeline_VITIS_LOOP_47_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp101_fu_780_p2 SOURCE {} VARIABLE icmp101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_14_fu_786_p2 SOURCE {} VARIABLE cmp_i_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_13_fu_792_p2 SOURCE {} VARIABLE cmp_i_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_12_fu_798_p2 SOURCE {} VARIABLE cmp_i_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_11_fu_804_p2 SOURCE {} VARIABLE cmp_i_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_10_fu_810_p2 SOURCE {} VARIABLE cmp_i_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_9_fu_816_p2 SOURCE {} VARIABLE cmp_i_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_8_fu_822_p2 SOURCE {} VARIABLE cmp_i_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp98_fu_828_p2 SOURCE {} VARIABLE icmp98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_6_fu_834_p2 SOURCE {} VARIABLE cmp_i_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_5_fu_840_p2 SOURCE {} VARIABLE cmp_i_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_4_fu_846_p2 SOURCE {} VARIABLE cmp_i_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp95_fu_852_p2 SOURCE {} VARIABLE icmp95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_2_fu_858_p2 SOURCE {} VARIABLE cmp_i_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_fu_864_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_fu_870_p2 SOURCE {} VARIABLE cmp_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln47_fu_884_p2 SOURCE src/IDST7.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_890_p2 SOURCE src/IDST7.cpp:47 VARIABLE add_ln47 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_32s_32_1_1_U65 SOURCE src/IDST7.cpp:57 VARIABLE sum LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_79_fu_919_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_79 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U66 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_80_fu_931_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_80 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_81_fu_937_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_81 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U67 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_1 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_82_fu_949_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_82 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_83_fu_965_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_83 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U68 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_2 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_84_fu_970_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_84 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_85_fu_975_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_85 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U69 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_3 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_86_fu_982_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_86 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_87_fu_987_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_87 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U70 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_4 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_88_fu_999_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_88 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_89_fu_1005_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_89 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U71 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_5 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_90_fu_1017_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_90 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_91_fu_1023_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_91 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U72 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_6 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_92_fu_1040_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_92 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_93_fu_1044_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_93 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U73 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_7 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_94_fu_1050_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_94 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_95_fu_1055_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_95 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U74 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_8 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_96_fu_1066_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_96 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_97_fu_1072_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_97 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U75 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_9 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_98_fu_1083_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_98 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_99_fu_1089_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_99 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U76 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_10 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_100_fu_1104_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_100 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_101_fu_1108_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_101 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U77 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_11 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_102_fu_1114_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_102 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_103_fu_1119_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_103 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U78 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_12 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_104_fu_1130_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_104 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_105_fu_1136_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_105 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U79 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_13 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_106_fu_1147_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_106 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_107_fu_1153_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_107 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U80 SOURCE src/IDST7.cpp:57 VARIABLE mul_ln57_14 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_108_fu_1164_p2 SOURCE src/IDST7.cpp:57 VARIABLE sum_108 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_109_fu_1168_p3 SOURCE src/IDST7.cpp:57 VARIABLE sum_109 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_1178_p2 SOURCE src/IDST7.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln61_fu_1183_p2 SOURCE src/IDST7.cpp:61 VARIABLE shl_ln61 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln61_fu_1188_p2 SOURCE src/IDST7.cpp:61 VARIABLE ashr_ln61 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scaled_fu_1201_p3 SOURCE src/IDST7.cpp:61 VARIABLE scaled LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_fu_1208_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_fu_1213_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_fu_1218_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_1225_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8 LOOP VITIS_LOOP_47_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_0_U SOURCE {} VARIABLE p_ZL8idst7_16_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_1_U SOURCE {} VARIABLE p_ZL8idst7_16_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_2_U SOURCE {} VARIABLE p_ZL8idst7_16_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_3_U SOURCE {} VARIABLE p_ZL8idst7_16_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_4_U SOURCE {} VARIABLE p_ZL8idst7_16_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_5_U SOURCE {} VARIABLE p_ZL8idst7_16_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_6_U SOURCE {} VARIABLE p_ZL8idst7_16_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_7_U SOURCE {} VARIABLE p_ZL8idst7_16_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_8_U SOURCE {} VARIABLE p_ZL8idst7_16_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_9_U SOURCE {} VARIABLE p_ZL8idst7_16_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_10_U SOURCE {} VARIABLE p_ZL8idst7_16_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_11_U SOURCE {} VARIABLE p_ZL8idst7_16_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_12_U SOURCE {} VARIABLE p_ZL8idst7_16_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_13_U SOURCE {} VARIABLE p_ZL8idst7_16_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_14_U SOURCE {} VARIABLE p_ZL8idst7_16_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_16_15_U SOURCE {} VARIABLE p_ZL8idst7_16_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 32 BRAM 0 URAM 0}} IDST7B16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_376_p2 SOURCE src/IDST7.cpp:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln43_fu_394_p2 SOURCE src/IDST7.cpp:43 VARIABLE sub_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME rndFactor_fu_400_p2 SOURCE src/IDST7.cpp:43 VARIABLE rndFactor LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME rndFactor_5_fu_406_p2 SOURCE src/IDST7.cpp:43 VARIABLE rndFactor_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rndFactor_6_fu_412_p3 SOURCE src/IDST7.cpp:43 VARIABLE rndFactor_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cutoff_fu_421_p2 SOURCE src/IDST7.cpp:44 VARIABLE cutoff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_i_i_fu_437_p2 SOURCE src/IDST7.cpp:117 VARIABLE sub_i_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 32 BRAM 0 URAM 0}} IDST7B32_Pipeline_VITIS_LOOP_73_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp200_fu_1310_p2 SOURCE {} VARIABLE icmp200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_30_fu_1316_p2 SOURCE {} VARIABLE cmp_i_i_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_29_fu_1322_p2 SOURCE {} VARIABLE cmp_i_i_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_28_fu_1328_p2 SOURCE {} VARIABLE cmp_i_i_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_27_fu_1334_p2 SOURCE {} VARIABLE cmp_i_i_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_26_fu_1340_p2 SOURCE {} VARIABLE cmp_i_i_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_25_fu_1346_p2 SOURCE {} VARIABLE cmp_i_i_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_24_fu_1352_p2 SOURCE {} VARIABLE cmp_i_i_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_23_fu_1358_p2 SOURCE {} VARIABLE cmp_i_i_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_22_fu_1364_p2 SOURCE {} VARIABLE cmp_i_i_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_21_fu_1370_p2 SOURCE {} VARIABLE cmp_i_i_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_20_fu_1376_p2 SOURCE {} VARIABLE cmp_i_i_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_19_fu_1382_p2 SOURCE {} VARIABLE cmp_i_i_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_18_fu_1388_p2 SOURCE {} VARIABLE cmp_i_i_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_17_fu_1394_p2 SOURCE {} VARIABLE cmp_i_i_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_16_fu_1400_p2 SOURCE {} VARIABLE cmp_i_i_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp197_fu_1406_p2 SOURCE {} VARIABLE icmp197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_14_fu_1412_p2 SOURCE {} VARIABLE cmp_i_i_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_13_fu_1418_p2 SOURCE {} VARIABLE cmp_i_i_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_12_fu_1424_p2 SOURCE {} VARIABLE cmp_i_i_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_11_fu_1430_p2 SOURCE {} VARIABLE cmp_i_i_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_10_fu_1436_p2 SOURCE {} VARIABLE cmp_i_i_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_9_fu_1442_p2 SOURCE {} VARIABLE cmp_i_i_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_8_fu_1448_p2 SOURCE {} VARIABLE cmp_i_i_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp194_fu_1454_p2 SOURCE {} VARIABLE icmp194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_6_fu_1460_p2 SOURCE {} VARIABLE cmp_i_i_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_5_fu_1466_p2 SOURCE {} VARIABLE cmp_i_i_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_4_fu_1472_p2 SOURCE {} VARIABLE cmp_i_i_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp191_fu_1478_p2 SOURCE {} VARIABLE icmp191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_2_fu_1484_p2 SOURCE {} VARIABLE cmp_i_i_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_fu_1490_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp_i_i_fu_1496_p2 SOURCE {} VARIABLE cmp_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln73_fu_1510_p2 SOURCE src/IDST7.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_1516_p2 SOURCE src/IDST7.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_32s_32_1_1_U176 SOURCE src/IDST7.cpp:83 VARIABLE sum LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_16_fu_1545_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_16 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U177 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_17_fu_1557_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_17 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_18_fu_1563_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_18 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U178 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_1 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_19_fu_1575_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_19 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_20_fu_1591_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_20 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U179 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_2 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_21_fu_1596_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_21 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_22_fu_1601_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_22 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U180 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_3 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_23_fu_1608_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_23 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_24_fu_1613_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_24 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U181 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_4 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_25_fu_1625_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_25 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_26_fu_1631_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_26 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U182 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_5 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_27_fu_1643_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_27 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_28_fu_1649_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_28 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U183 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_6 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_29_fu_1666_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_29 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_30_fu_1670_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_30 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U184 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_7 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_31_fu_1676_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_31 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_32_fu_1681_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_32 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U185 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_8 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_33_fu_1693_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_33 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_34_fu_1699_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_34 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U186 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_9 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_35_fu_1711_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_35 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_36_fu_1717_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_36 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U187 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_10 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_37_fu_1734_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_37 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_38_fu_1738_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_38 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U188 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_11 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_39_fu_1744_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_39 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_40_fu_1749_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_40 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U189 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_12 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_41_fu_1761_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_41 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_42_fu_1767_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_42 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U190 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_13 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_43_fu_1779_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_43 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_44_fu_1785_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_44 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U191 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_14 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_45_fu_1802_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_45 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_46_fu_1806_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_46 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U192 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_15 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_47_fu_1812_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_47 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_48_fu_1817_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_48 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U193 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_16 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_49_fu_1829_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_49 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_50_fu_1835_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_50 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U194 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_17 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_51_fu_1847_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_51 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_52_fu_1853_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_52 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U195 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_18 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_53_fu_1870_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_53 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_54_fu_1874_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_54 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U196 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_19 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_55_fu_1880_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_55 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_56_fu_1885_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_56 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U197 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_20 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_57_fu_1897_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_57 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_58_fu_1903_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_58 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U198 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_21 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_59_fu_1915_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_59 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_60_fu_1921_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_60 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U199 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_22 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_61_fu_1938_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_61 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_62_fu_1942_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_62 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U200 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_23 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_63_fu_1948_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_63 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_64_fu_1953_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_64 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U201 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_24 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_65_fu_1964_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_65 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_66_fu_1970_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_66 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U202 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_25 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_67_fu_1981_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_67 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_68_fu_1987_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_68 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U203 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_26 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_69_fu_2002_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_69 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_70_fu_2006_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_70 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U204 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_27 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_71_fu_2012_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_71 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_72_fu_2017_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_72 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U205 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_28 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_73_fu_2028_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_74_fu_2034_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_74 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U206 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_29 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_75_fu_2045_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_75 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_76_fu_2051_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_76 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_32s_32_1_1_U207 SOURCE src/IDST7.cpp:83 VARIABLE mul_ln83_30 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_77_fu_2062_p2 SOURCE src/IDST7.cpp:83 VARIABLE sum_77 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_78_fu_2066_p3 SOURCE src/IDST7.cpp:83 VARIABLE sum_78 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_2076_p2 SOURCE src/IDST7.cpp:87 VARIABLE add_ln87 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln87_fu_2081_p2 SOURCE src/IDST7.cpp:87 VARIABLE shl_ln87 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln87_fu_2086_p2 SOURCE src/IDST7.cpp:87 VARIABLE ashr_ln87 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME scaled_fu_2099_p3 SOURCE src/IDST7.cpp:87 VARIABLE scaled LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_fu_2106_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_fu_2111_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_fu_2116_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_2123_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_0_U SOURCE {} VARIABLE p_ZL8idst7_32_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {7 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_1_U SOURCE {} VARIABLE p_ZL8idst7_32_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_2_U SOURCE {} VARIABLE p_ZL8idst7_32_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_3_U SOURCE {} VARIABLE p_ZL8idst7_32_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_4_U SOURCE {} VARIABLE p_ZL8idst7_32_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_5_U SOURCE {} VARIABLE p_ZL8idst7_32_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_6_U SOURCE {} VARIABLE p_ZL8idst7_32_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_7_U SOURCE {} VARIABLE p_ZL8idst7_32_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_8_U SOURCE {} VARIABLE p_ZL8idst7_32_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_9_U SOURCE {} VARIABLE p_ZL8idst7_32_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_10_U SOURCE {} VARIABLE p_ZL8idst7_32_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_11_U SOURCE {} VARIABLE p_ZL8idst7_32_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_12_U SOURCE {} VARIABLE p_ZL8idst7_32_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_13_U SOURCE {} VARIABLE p_ZL8idst7_32_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_14_U SOURCE {} VARIABLE p_ZL8idst7_32_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_15_U SOURCE {} VARIABLE p_ZL8idst7_32_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_16_U SOURCE {} VARIABLE p_ZL8idst7_32_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_17_U SOURCE {} VARIABLE p_ZL8idst7_32_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_18_U SOURCE {} VARIABLE p_ZL8idst7_32_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_19_U SOURCE {} VARIABLE p_ZL8idst7_32_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_20_U SOURCE {} VARIABLE p_ZL8idst7_32_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_21_U SOURCE {} VARIABLE p_ZL8idst7_32_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_22_U SOURCE {} VARIABLE p_ZL8idst7_32_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_23_U SOURCE {} VARIABLE p_ZL8idst7_32_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_24_U SOURCE {} VARIABLE p_ZL8idst7_32_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_25_U SOURCE {} VARIABLE p_ZL8idst7_32_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_26_U SOURCE {} VARIABLE p_ZL8idst7_32_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_27_U SOURCE {} VARIABLE p_ZL8idst7_32_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_28_U SOURCE {} VARIABLE p_ZL8idst7_32_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_29_U SOURCE {} VARIABLE p_ZL8idst7_32_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_30_U SOURCE {} VARIABLE p_ZL8idst7_32_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME p_ZL8idst7_32_31_U SOURCE {} VARIABLE p_ZL8idst7_32_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 64 BRAM 0 URAM 0}} IDST7B32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_517_p2 SOURCE src/IDST7.cpp:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln70_fu_535_p2 SOURCE src/IDST7.cpp:70 VARIABLE sub_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME rndFactor_fu_541_p2 SOURCE src/IDST7.cpp:70 VARIABLE rndFactor LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME rndFactor_3_fu_547_p2 SOURCE src/IDST7.cpp:70 VARIABLE rndFactor_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rndFactor_4_fu_553_p3 SOURCE src/IDST7.cpp:70 VARIABLE rndFactor_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cutoff_fu_562_p2 SOURCE src/IDST7.cpp:71 VARIABLE cutoff LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_i_i_fu_578_p2 SOURCE src/IDST7.cpp:162 VARIABLE sub_i_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 64 BRAM 0 URAM 0}} IDST7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln259_fu_1122_p2 SOURCE src/IDST7.cpp:259 VARIABLE icmp_ln259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_i_i_fu_1183_p2 SOURCE {} VARIABLE sub_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_i811_i_fu_1193_p2 SOURCE {} VARIABLE sub_i_i_i811_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME rnd_factor_fu_1199_p2 SOURCE {} VARIABLE rnd_factor LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME rnd_factor_1_fu_1205_p2 SOURCE {} VARIABLE rnd_factor_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i_i_i520_i_fu_1211_p2 SOURCE {} VARIABLE sub_i_i_i520_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_188_fu_1142_p3 SOURCE src/IDST7.cpp:259 VARIABLE empty_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln259_1_fu_1242_p2 SOURCE src/IDST7.cpp:259 VARIABLE icmp_ln259_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_1247_p2 SOURCE src/IDST7.cpp:259 VARIABLE add_ln259 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME rnd_factor_2_fu_1260_p3 SOURCE src/IDST7.cpp:94 VARIABLE rnd_factor_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_fu_1269_p2 SOURCE src/IDST7.cpp:101 VARIABLE c LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c_1_fu_1275_p2 SOURCE src/IDST7.cpp:102 VARIABLE c_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME c_2_fu_1281_p2 SOURCE src/IDST7.cpp:103 VARIABLE c_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_1434_p2 SOURCE src/IDST7.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln106_fu_1470_p2 SOURCE src/IDST7.cpp:106 VARIABLE shl_ln106 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln106_fu_1475_p2 SOURCE src/IDST7.cpp:106 VARIABLE ashr_ln106 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_fu_1488_p3 SOURCE src/IDST7.cpp:106 VARIABLE x LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_fu_1496_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_fu_1501_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_fu_1506_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_fu_1513_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_fu_1556_p2 SOURCE src/IDST7.cpp:107 VARIABLE sub_ln107 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln107_fu_1578_p2 SOURCE src/IDST7.cpp:107 VARIABLE shl_ln107 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln107_fu_1583_p2 SOURCE src/IDST7.cpp:107 VARIABLE ashr_ln107 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_1_fu_1596_p3 SOURCE src/IDST7.cpp:107 VARIABLE x_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_1_fu_1604_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_1_fu_1609_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_1_fu_1614_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_1_fu_1621_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_fu_1636_p2 SOURCE src/IDST7.cpp:108 VARIABLE sub_ln108 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_1650_p2 SOURCE src/IDST7.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln108_1_fu_1680_p2 SOURCE src/IDST7.cpp:108 VARIABLE sub_ln108_1 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_fu_1702_p2 SOURCE src/IDST7.cpp:108 VARIABLE shl_ln108 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln108_fu_1707_p2 SOURCE src/IDST7.cpp:108 VARIABLE ashr_ln108 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_2_fu_1720_p3 SOURCE src/IDST7.cpp:108 VARIABLE x_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_2_fu_1728_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_2_fu_1733_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_2_fu_1738_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_2_fu_1745_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8_2 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln109_fu_1796_p2 SOURCE src/IDST7.cpp:109 VARIABLE sub_ln109 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln109_fu_1818_p2 SOURCE src/IDST7.cpp:109 VARIABLE shl_ln109 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln109_fu_1823_p2 SOURCE src/IDST7.cpp:109 VARIABLE ashr_ln109 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME x_3_fu_1836_p3 SOURCE src/IDST7.cpp:109 VARIABLE x_3 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln8_3_fu_1844_p2 SOURCE src/IDST7.cpp:8 VARIABLE icmp_ln8_3 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln9_3_fu_1849_p2 SOURCE src/IDST7.cpp:9 VARIABLE icmp_ln9_3 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln9_3_fu_1854_p3 SOURCE src/IDST7.cpp:9 VARIABLE select_ln9_3 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln8_3_fu_1861_p3 SOURCE src/IDST7.cpp:8 VARIABLE select_ln8_3 LOOP VITIS_LOOP_259_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 112 BRAM 58 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.034 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for IDST7.
INFO: [VLOG 209-307] Generating Verilog RTL for IDST7.
Execute       syn_report -model IDST7 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 1.9 sec.
Command   csynth_design done; 12.47 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls opened at Tue Dec 09 15:04:52 GMT 2025
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 0.85 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.91 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.92 sec.
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/IDST7.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(19) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/IDST7.cpp' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(19)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDST7.cpp 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/IDST7.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(20) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../src/transform_coeffs.h' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(20)
Execute     add_files /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h 
INFO: [HLS 200-10] Adding design file '/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/src/transform_coeffs.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=IDST7' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(21) 
INFO: [HLS 200-1465] Applying ini 'syn.top=IDST7' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(21)
Execute     set_top IDST7 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(16)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/Hardware/dst7-compile.cfg(17)
Execute     config_export -format=xo 
Command   apply_ini done; 0.11 sec.
Execute   apply_ini /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/config.cmdline 
Execute   ::AP::init_summary_file package-xo 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=IDST7 xml_exists=0
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to IDST7
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/kernel.internal.xml top=IDST7
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name IDST7 vlnv xilinx.com:hls:IDST7:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=10
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=71 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='IDST7_mul_7ns_32s_32_1_1
IDST7_mul_8s_32s_32_1_1
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R
IDST7_IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_0_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_1_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_2_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_3_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_4_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_5_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_6_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_7_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_8_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_9_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_10_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_11_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_12_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_13_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_14_ROM_AUTO_1R
IDST7_IDST7B16_Pipeline_VITIS_LOOP_47_1_p_ZL8idst7_16_15_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_0_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_1_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_2_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_3_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_4_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_5_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_6_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_7_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_8_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_9_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_10_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_11_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_12_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_13_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_14_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_15_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_16_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_17_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_18_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_19_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_20_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_21_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_22_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_23_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_24_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_25_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_26_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_27_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_28_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_29_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_30_ROM_AUTO_1R
IDST7_IDST7B32_Pipeline_VITIS_LOOP_73_1_p_ZL8idst7_32_31_ROM_AUTO_1R
IDST7_flow_control_loop_pipe_sequential_init
IDST7_gmem0_m_axi
IDST7_gmem1_m_axi
IDST7_control_s_axi
IDST7B8_Pipeline_VITIS_LOOP_21_1
IDST7B8
IDST7B16_Pipeline_VITIS_LOOP_47_1
IDST7B16
IDST7B32_Pipeline_VITIS_LOOP_73_1
IDST7B32
IDST7
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.dataonly.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.dataonly.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.rtl_wrap.cfg.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.compgen.dataonly.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8_Pipeline_VITIS_LOOP_21_1.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B8.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16_Pipeline_VITIS_LOOP_47_1.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B16.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32_Pipeline_VITIS_LOOP_73_1.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7B32.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.constraint.tcl 
Execute     sc_get_clocks IDST7 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.constraint.tcl 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/IDST7.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/mahir/Desktop/vvc/VVC-Decoder-Accelerator/idst7_dir/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s idst7_dir/IDST7.xo 
INFO: [HLS 200-802] Generated output file idst7_dir/IDST7.xo
Command   export_design done; 18.2 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
