# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:7
#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:15
msgid "Introduction"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:10
msgid "This page only documents the SoC implemented with the first generation of RISC-V CPU created in SpinalHDL. This page does not document the VexRiscV CPU, which is the second generation of this SoC (and CPU) is available `here <https://github.com/SpinalHDL/VexRiscv>`__ and offers better perforance/area/features."
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:17
msgid "Pinsec is the name of a little FPGA SoC fully written in SpinalHDL. Goals of this project are multiple :"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:20
msgid "Prove that SpinalHDL is a viable HDL alternative in non-trivial projects."
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:21
msgid "Show advantage of SpinalHDL meta-hardware description capabilities in a concrete project."
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:22
msgid "Provide a fully open source SoC."
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:25
msgid "Pinsec has followings hardware features:"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:28
msgid "AXI4 interconnect for high speed busses"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:29
msgid "APB3 interconnect for peripherals"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:30
msgid "RISCV CPU with instruction cache, MUL/DIV extension and interrupt controller"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:31
msgid "JTAG bridge to load binaries and debug the CPU"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:32
msgid "SDRAM SDR controller"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:33
msgid "On chip ram"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:34
msgid "One UART controller"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:35
msgid "One VGA controller"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:36
msgid "Some timer module"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:37
msgid "Some GPIO"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:39
msgid "The toplevel code explanation could be find :ref:`there <pinsec_hardware_toplevel>`"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:42
msgid "Board support"
msgstr ""

#: ../../SpinalHDL/Legacy/pinsec/introduction.rst:44
msgid "A DE1-SOC FPGA project can be find `here <https://drive.google.com/drive/folders/0B-CqLXDTaMbKOGhIU0JGdHVVSk0?usp=sharing>`__ with some demo binaries."
msgstr ""
