INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 16:08:58 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matrix
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 oehb15/data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fork10/generateBlocks[1].regblock/reg_value_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.897ns (24.142%)  route 2.819ns (75.858%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT6=7)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 5.153 - 4.000 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=649, unset)          1.336     1.336    oehb15/clk
    SLICE_X4Y108         FDCE                                         r  oehb15/data_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDCE (Prop_fdce_C_Q)         0.204     1.540 r  oehb15/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.358     1.898    oehb15/Q[2]
    SLICE_X5Y108         LUT2 (Prop_lut2_I1_O)        0.125     2.023 r  oehb15/dataOutArray[0]0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.023    cmpi5/S[1]
    SLICE_X5Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.290 f  cmpi5/dataOutArray[0]0_carry/CO[3]
                         net (fo=11, routed)          0.555     2.845    control_merge6/oehb1/CO[0]
    SLICE_X4Y110         LUT6 (Prop_lut6_I0_O)        0.043     2.888 f  control_merge6/oehb1/reg_value_i_9__0/O
                         net (fo=2, routed)           0.352     3.240    control_merge6/oehb1/full_reg_reg_1
    SLICE_X5Y110         LUT6 (Prop_lut6_I2_O)        0.043     3.283 r  control_merge6/oehb1/reg_value_i_6__0/O
                         net (fo=2, routed)           0.337     3.620    oehb15/reg_value_i_8
    SLICE_X5Y112         LUT6 (Prop_lut6_I3_O)        0.043     3.663 f  oehb15/reg_value_i_11/O
                         net (fo=1, routed)           0.250     3.913    fork15/generateBlocks[1].regblock/reg_value_i_4
    SLICE_X6Y111         LUT6 (Prop_lut6_I1_O)        0.043     3.956 f  fork15/generateBlocks[1].regblock/reg_value_i_8/O
                         net (fo=2, routed)           0.334     4.290    oehb8/reg_value_i_3_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I4_O)        0.043     4.333 r  oehb8/reg_value_i_4/O
                         net (fo=1, routed)           0.240     4.572    oehb8/reg_value_i_4_n_0
    SLICE_X8Y109         LUT6 (Prop_lut6_I1_O)        0.043     4.615 f  oehb8/reg_value_i_3/O
                         net (fo=13, routed)          0.393     5.009    fork10/generateBlocks[1].regblock/reg_value_reg_0
    SLICE_X8Y107         LUT6 (Prop_lut6_I2_O)        0.043     5.052 r  fork10/generateBlocks[1].regblock/reg_value_i_1__7/O
                         net (fo=1, routed)           0.000     5.052    fork10/generateBlocks[1].regblock/reg_in_0
    SLICE_X8Y107         FDPE                                         r  fork10/generateBlocks[1].regblock/reg_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=649, unset)          1.153     5.153    fork10/generateBlocks[1].regblock/clk
    SLICE_X8Y107         FDPE                                         r  fork10/generateBlocks[1].regblock/reg_value_reg/C
                         clock pessimism              0.085     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X8Y107         FDPE (Setup_fdpe_C_D)        0.064     5.267    fork10/generateBlocks[1].regblock/reg_value_reg
  -------------------------------------------------------------------
                         required time                          5.267    
                         arrival time                          -5.052    
  -------------------------------------------------------------------
                         slack                                  0.215    




