// Seed: 3850825398
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
  wire id_10;
  supply1 id_11 = 1'b0;
  assign module_1.id_2 = 0;
  wire id_12, id_13, id_14, id_15;
  assign id_3[1] = 1;
  wire id_16;
endmodule
module module_1 (
    output wand  id_0,
    output tri1  id_1,
    input  uwire id_2
);
  assign id_0 = id_2;
  wire id_4;
  assign id_1 = 1;
  logic [7:0] id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  generate
    assign id_5[1] = 1;
  endgenerate
endmodule
