Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/yveswong/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d22833cdf23445cc9804133d1e22fb5a --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_key_led_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_key_led xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_key_led_time_synth.sdf", for root module "tb_key_led/u_key_led".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_key_led_time_synth.sdf", for root module "tb_key_led/u_key_led".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.time_delay
Compiling module xil_defaultlib.key_led
Compiling module xil_defaultlib.tb_key_led
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_key_led_time_synth
