Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Fri Feb 06 19:04:34 2026

  SmartGuide Results
  ------------------
  This section describes the guide results after invoking the Router. This
  report accurately reflects the differences between the input design
  and the guide design.

  Number of Components in the input design    |  14766
    Number of guided Components               |  11313 out of  14766  76.6%
    Number of re-implemented Components       |   2739 out of  14766  18.5%
    Number of new/changed Components          |    714 out of  14766   4.8%
  Number of Nets in the input design          |  35426
    Number of guided Nets                     |  20852 out of  35426  58.9%
    Number of partially guided Nets           |   3613 out of  35426  10.2%
    Number of re-routed Nets                  |   9557 out of  35426  27.0%
    Number of new/changed Nets                |   1404 out of  35426   4.0%


The following Components were re-implemented.
---------------------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(27) : SLICE_X38Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(28) : SLICE_X40Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(29) : SLICE_X40Y119.
 nf2_core/in_data(5)(21) : SLICE_X104Y108.
 nf2_core/in_data(3)(40) : SLICE_X131Y82.
 nf2_core/core_256kb_0_reg_rd_data(504) : SLICE_X13Y68.
 nf2_core/in_data(5)(40) : SLICE_X132Y97.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N10 : SLICE_X33Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_1 :
SLICE_X77Y129.
 nf2_core/wr_0_addr(4) : SLICE_X7Y105.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(6) : SLICE_X15Y104.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(9) : SLICE_X105Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(31) : SLICE_X55Y127.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15) : SLICE_X14Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(25) : SLICE_X48Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(18) : SLICE_X50Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(19) : SLICE_X55Y122.
 nf2_core/user_data_path/ids_in_ctrl(4) : SLICE_X52Y102.
 nf2_core/user_data_path/ids_in_reg_data(15) : SLICE_X81Y117.
 nf2_core/user_data_path/ids_in_ctrl(6) : SLICE_X53Y104.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(1) : SLICE_X52Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(30) : SLICE_X39Y143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(24) : SLICE_X36Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(17) : SLICE_X34Y143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0) : SLICE_X51Y112.
 nf2_core/user_data_path/output_queues/dst_oq(0) : SLICE_X18Y109.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state(0) : SLICE_X108Y118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(1) : SLICE_X116Y67.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(43) : SLICE_X6Y118.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6> :
SLICE_X78Y40.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(36) : SLICE_X4Y124.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8> :
SLICE_X114Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13) : SLICE_X12Y62.
 nf2_core/core_256kb_0_reg_rd_data(503) : SLICE_X13Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(4) : SLICE_X22Y105.
 nf2_core/udp_reg_rd_data(20) : SLICE_X14Y105.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(3) : SLICE_X13Y106.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(15) : SLICE_X3Y119.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(8) : SLICE_X14Y107.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1) : SLICE_X65Y113.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5) : SLICE_X63Y118.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(2) : SLICE_X17Y106.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6) : SLICE_X68Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b : SLICE_X16Y109.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7) : SLICE_X66Y124.
 nf2_core/user_data_path/ids_in_data(10) : SLICE_X71Y92.
 nf2_core/user_data_path/ids_in_data(11) : SLICE_X73Y90.
 nf2_core/user_data_path/ids_in_data(20) : SLICE_X55Y93.
 nf2_core/core_reg_addr(20) : SLICE_X11Y115.
 nf2_core/user_data_path/ids_in_data(13) : SLICE_X73Y91.
 nf2_core/user_data_path/ids_in_data(14) : SLICE_X72Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(10) : SLICE_X14Y120.
 nf2_core/user_data_path/ids_in_data(15) : SLICE_X71Y88.
 nf2_core/user_data_path/ids_in_data(40) : SLICE_X67Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(8) : SLICE_X21Y115.
 nf2_core/user_data_path/ids_in_data(32) : SLICE_X70Y92.
 nf2_core/user_data_path/ids_in_data(41) : SLICE_X71Y93.
 nf2_core/user_data_path/ids_in_data(33) : SLICE_X70Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14) :
SLICE_X16Y120.
 nf2_core/user_data_path/ids_in_data(42) : SLICE_X66Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(5) : SLICE_X15Y127.
 nf2_core/user_data_path/ids_in_data(43) : SLICE_X72Y97.
 nf2_core/user_data_path/ids_in_data(35) : SLICE_X63Y93.
 nf2_core/in_wr(0) : SLICE_X100Y121.
 nf2_core/user_data_path/ids_in_data(44) : SLICE_X69Y95.
 nf2_core/user_data_path/ids_in_data(36) : SLICE_X69Y103.
 nf2_core/user_data_path/ids_in_data(45) : SLICE_X72Y102.
 nf2_core/user_data_path/ids_in_data(38) : SLICE_X68Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(2) : SLICE_X78Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(6) : SLICE_X84Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(8) : SLICE_X14Y109.
 nf2_core/user_data_path/oq_in_reg_data(5) : SLICE_X51Y119.
 nf2_core/user_data_path/udp_reg_data_in(21) : SLICE_X50Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3> :
SLICE_X15Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1> :
SLICE_X15Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(7) : SLICE_X26Y143.
 nf2_core/core_256kb_0_reg_wr_data(502) : SLICE_X15Y66.
 nf2_core/user_data_path/udp_reg_data_in(19) : SLICE_X49Y114.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22) : SLICE_X17Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(6) : SLICE_X13Y100.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(2) : SLICE_X12Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(4) : SLICE_X10Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(0) : SLICE_X15Y128.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(1) : SLICE_X16Y129.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(23) : SLICE_X80Y80.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(8) : SLICE_X17Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2 : SLICE_X120Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(6) : SLICE_X18Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(8) : SLICE_X15Y134.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2 : SLICE_X109Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(4) : SLICE_X15Y131.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(0) : SLICE_X4Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a : SLICE_X39Y134.
 nf2_core/in_data(1)(21) : SLICE_X121Y144.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(1) : SLICE_X84Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(3) : SLICE_X84Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(5) : SLICE_X85Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(7) : SLICE_X90Y109.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_1 :
SLICE_X78Y120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X71Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N1 : SLICE_X74Y123.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(9) : SLICE_X16Y107.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1 : SLICE_X94Y103.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wfull_val4 : SLICE_X102Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2) : SLICE_X15Y111.
 nf2_core/user_data_path/output_port_lookup/mac_0(17) : SLICE_X99Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(24) :
SLICE_X16Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(24) :
SLICE_X14Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(14) :
SLICE_X12Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed : SLICE_X17Y125.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(38) : SLICE_X17Y127.
 nf2_core/user_data_path/output_port_lookup/mac_1(31) : SLICE_X96Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(9) : SLICE_X62Y96.
 nf2_core/sram_reg_wr_data(7) : SLICE_X14Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held : SLICE_X12Y133.
 nf2_core/user_data_path/output_port_lookup/mac_1(17) : SLICE_X99Y85.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4) : SLICE_X17Y131.
 nf2_core/user_data_path/output_port_lookup/mac_1(18) : SLICE_X96Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b(0) : SLICE_X15Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)6 : SLICE_X17Y128.
 nf2_core/user_data_path/output_port_lookup/mac_1(19) : SLICE_X98Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N74 : SLICE_X12Y135.
 nf2_core/user_data_path/output_port_lookup/mac_2(26) : SLICE_X94Y89.
 nf2_core/user_data_path/output_port_lookup/mac_2(27) : SLICE_X97Y93.
 nf2_core/user_data_path/output_port_lookup/mac_2(29) : SLICE_X88Y92.
 nf2_core/user_data_path/output_port_lookup/mac_2(46) : SLICE_X96Y81.
 nf2_core/user_data_path/output_port_lookup/mac_3(31) : SLICE_X97Y92.
 nf2_core/user_data_path/output_port_lookup/mac_2(39) : SLICE_X96Y82.
 nf2_core/core_256kb_0_reg_wr_data(341) : SLICE_X19Y40.
 nf2_core/user_data_path/output_port_lookup/mac_3(26) : SLICE_X103Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000 : SLICE_X85Y65.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next_f5 : SLICE_X9Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10) : SLICE_X39Y116.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64) : SLICE_X23Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1> :
SLICE_X15Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11) : SLICE_X40Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11) :
SLICE_X49Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(12) :
SLICE_X46Y121.
 nf2_core/in_data(5)(42) : SLICE_X108Y117.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X18Y20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X99Y12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X70Y19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(16) : SLICE_X23Y111.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X116Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6) : SLICE_X39Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12) : SLICE_X43Y118.
 nf2_core/nf2_dma/pkt_len(1) : SLICE_X79Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12) :
SLICE_X53Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17) : SLICE_X17Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12) :
SLICE_X37Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1) : SLICE_X16Y114.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(1) : SLICE_X83Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7) : SLICE_X38Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(13) : SLICE_X44Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N62 : SLICE_X38Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(13) :
SLICE_X53Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13) :
SLICE_X38Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(1) : SLICE_X17Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8) : SLICE_X41Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14) : SLICE_X43Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N1 : SLICE_X16Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14) :
SLICE_X42Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b : SLICE_X16Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9) : SLICE_X40Y116.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(29) : SLICE_X17Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15) :
SLICE_X53Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15) :
SLICE_X34Y109.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(3) : SLICE_X17Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51 : SLICE_X46Y33.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51 : SLICE_X53Y58.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(27) : SLICE_X19Y128.
 nf2_core/core_256kb_0_reg_wr_data(397) : SLICE_X39Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(11) : SLICE_X16Y133.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52 : SLICE_X53Y59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2 :
SLICE_X79Y45.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(9) : SLICE_X16Y132.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52 : SLICE_X22Y41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_2 :
SLICE_X78Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(0) : SLICE_X23Y128.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53 : SLICE_X52Y60.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(14) : SLICE_X15Y135.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53 : SLICE_X23Y40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N369 : SLICE_X86Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f51 : SLICE_X59Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X33Y25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X88Y24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N351 : SLICE_X88Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52 : SLICE_X52Y50.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X66Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X101Y22.
 nf2_core/in_data(7)(27) : SLICE_X74Y131.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52 : SLICE_X28Y48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52 : SLICE_X7Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53 : SLICE_X58Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X65Y26.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53 : SLICE_X28Y49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X100Y25.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51 : SLICE_X48Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X91Y28.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51 : SLICE_X57Y62.
 nf2_core/core_256kb_0_reg_rd_data(344) : SLICE_X19Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51 : SLICE_X23Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X100Y29.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<10> :
SLICE_X84Y18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X34Y29.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X88Y28.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(57) : SLICE_X6Y99.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X65Y30.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X101Y26.
 nf2_core/core_256kb_0_reg_wr_data(506) : SLICE_X18Y69.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(39) : SLICE_X26Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(17) : SLICE_X14Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3_not0001 : SLICE_X4Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(11) : SLICE_X30Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(18) : SLICE_X19Y110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N259 : SLICE_X107Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed : SLICE_X19Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b : SLICE_X18Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N241 : SLICE_X105Y57.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(15) : SLICE_X41Y116.
 rgmii_3_io/gmii_rxd_reg(1) : SLICE_X81Y6.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2) : SLICE_X46Y70.
 rgmii_3_io/gmii_rxd_reg(7) : SLICE_X80Y7.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr(3) : SLICE_X114Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed :
SLICE_X51Y113.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0) : SLICE_X28Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(12) : SLICE_X19Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N25 : SLICE_X91Y108.
 nf2_core/nf2_dma/pkt_len(3) : SLICE_X80Y83.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13 : SLICE_X10Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)5 : SLICE_X84Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6) : SLICE_X16Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(31) :
SLICE_X21Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0) : SLICE_X20Y126.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001 : SLICE_X68Y87.
 nf2_core/core_reg_addr(13) : SLICE_X9Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(6) : SLICE_X89Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(11) : SLICE_X16Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(16) :
SLICE_X20Y131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(2) : SLICE_X74Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(1) : SLICE_X21Y133.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N28 : SLICE_X56Y60.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(11) : SLICE_X2Y123.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(11) : SLICE_X96Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(12) : SLICE_X94Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9) : SLICE_X51Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000 : SLICE_X83Y46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(0) : SLICE_X49Y40.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N57 : SLICE_X19Y43.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(0) : SLICE_X54Y60.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(42) : SLICE_X90Y117.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(0) : SLICE_X25Y39.
 nf2_core/core_256kb_0_reg_addr(162) : SLICE_X17Y43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(6) : SLICE_X53Y111.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(36) : SLICE_X86Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10) : SLICE_X25Y124.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(28) : SLICE_X91Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11) : SLICE_X52Y131.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(37) : SLICE_X77Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1) : SLICE_X16Y106.
 nf2_core/core_256kb_0_reg_wr_data(344) : SLICE_X21Y46.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(31) : SLICE_X90Y125.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next19 : SLICE_X27Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(7) : SLICE_X51Y114.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(40) : SLICE_X84Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11) : SLICE_X25Y125.
 nf2_core/core_reg_rd_data(14) : SLICE_X20Y104.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(59) : SLICE_X91Y123.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(29) : SLICE_X82Y124.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)27 :
SLICE_X129Y65.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(46) : SLICE_X93Y118.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(48) : SLICE_X89Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(18) : SLICE_X18Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a : SLICE_X18Y111.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(59) : SLICE_X89Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a : SLICE_X14Y115.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(2) : SLICE_X63Y79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X59Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X60Y32.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X71Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X26Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed : SLICE_X19Y116.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N108 : SLICE_X58Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12) : SLICE_X26Y126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N108 : SLICE_X55Y32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(12) :
SLICE_X27Y118.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N108 : SLICE_X28Y57.
 nf2_core/user_data_path/oq_in_reg_addr(12) : SLICE_X58Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(13) : SLICE_X26Y127.
 nf2_core/user_data_path/oq_in_reg_addr(14) : SLICE_X60Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked : SLICE_X17Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(14) : SLICE_X28Y129.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(2) : SLICE_X28Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14) :
SLICE_X29Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(25) :
SLICE_X16Y119.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(6) : SLICE_X19Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15) : SLICE_X29Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15) :
SLICE_X27Y119.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4) : SLICE_X32Y117.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(13) : SLICE_X17Y120.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(58) : SLICE_X4Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3> :
SLICE_X113Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(16) :
SLICE_X20Y122.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)21 :
SLICE_X116Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(4) :
SLICE_X18Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_SW0_1 :
SLICE_X7Y126.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)9 :
SLICE_X126Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1 : SLICE_X47Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1 : SLICE_X55Y64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8) : SLICE_X60Y41.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1 : SLICE_X24Y39.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(6) : SLICE_X16Y130.
 nf2_core/nf2_dma/pkt_len(5) : SLICE_X81Y86.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X45Y34.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X52Y58.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X23Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X3Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5 : SLICE_X54Y46.
 nf2_core/user_data_path/op_lut_in_reg_addr(22) : SLICE_X69Y99.
 nf2_core/user_data_path/op_lut_in_reg_addr(14) : SLICE_X74Y94.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5 : SLICE_X8Y79.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd1 : SLICE_X122Y141.
 nf2_core/user_data_path/op_lut_in_reg_addr(16) : SLICE_X72Y92.
 nf2_core/user_data_path/op_lut_in_reg_addr(18) : SLICE_X74Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5 : SLICE_X50Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5 : SLICE_X55Y72.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr(2) : SLICE_X104Y122.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr(3) : SLICE_X102Y123.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28) : SLICE_X49Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5 : SLICE_X48Y37.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5 : SLICE_X55Y58.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5 : SLICE_X25Y35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(6) : SLICE_X29Y123.
 nf2_core/user_data_path/output_queues/store_pkt/rd_dst_oq_cmp_eq0000 : SLICE_X39Y111.
 nf2_core/udp_reg_rd_data(28) : SLICE_X22Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7) : SLICE_X26Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_or0000 : SLICE_X74Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_1 :
SLICE_X75Y127.
 nf2_core/core_256kb_0_reg_addr(215) : SLICE_X22Y46.
 nf2_core/core_reg_rd_data(0) : SLICE_X22Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(8) : SLICE_X28Y123.
 nf2_core/udp_reg_rd_data(14) : SLICE_X18Y115.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86 : SLICE_X61Y79.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86 : SLICE_X62Y36.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86 : SLICE_X24Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(9) : SLICE_X31Y125.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1) : SLICE_X91Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(1) :
SLICE_X19Y122.
 nf2_core/user_data_path/output_queues/store_pkt/N0 : SLICE_X30Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(4)11 : SLICE_X90Y90.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_pulled : SLICE_X102Y157.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(7) :
SLICE_X20Y128.
 nf2_core/user_data_path/udp_reg_master/count(7) : SLICE_X37Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)11 : SLICE_X92Y83.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0) : SLICE_X19Y127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)27 : SLICE_X82Y93.
 nf2_core/user_data_path/input_arbiter/N6 : SLICE_X106Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(5) :
SLICE_X21Y130.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001150 : SLICE_X84Y108.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(51) : SLICE_X88Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b : SLICE_X15Y133.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)115 : SLICE_X78Y106.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(8) : SLICE_X80Y111.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1 : SLICE_X70Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002650 : SLICE_X84Y120.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(5) : SLICE_X84Y115.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002932 : SLICE_X87Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(6) : SLICE_X36Y139.
 nf2_core/core_256kb_0_reg_rd_data(330) : SLICE_X18Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(11) : SLICE_X36Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003 :
SLICE_X30Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7) : SLICE_X36Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(12) : SLICE_X39Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(8) : SLICE_X39Y140.
 nf2_core/udp_reg_wr_data(2) : SLICE_X51Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(13) : SLICE_X37Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9) : SLICE_X37Y135.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(45) : SLICE_X22Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15) : SLICE_X37Y137.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(1) : SLICE_X5Y92.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(10) : SLICE_X19Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(7) : SLICE_X36Y128.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(24) : SLICE_X5Y64.
 nf2_core/user_data_path/output_queues/removed_oq(0) : SLICE_X18Y114.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33 : SLICE_X121Y126.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1) : SLICE_X32Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33 : SLICE_X122Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)49 :
SLICE_X106Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(10) : SLICE_X23Y121.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2> : SLICE_X26Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(30) :
SLICE_X5Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)27 :
SLICE_X119Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(1) : SLICE_X23Y122.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack : SLICE_X18Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0) : SLICE_X21Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N5 : SLICE_X132Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(3) :
SLICE_X21Y122.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N24 : SLICE_X98Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N24 : SLICE_X90Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9) : SLICE_X21Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N24 : SLICE_X68Y122.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N24 : SLICE_X67Y135.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(4) : SLICE_X98Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b : SLICE_X34Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(23) : SLICE_X18Y133.
 nf2_core/user_data_path/ids/module_regs/software_regs(12) : SLICE_X78Y126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29 : SLICE_X51Y36.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29 : SLICE_X28Y61.
 nf2_core/user_data_path/ids/module_regs/software_regs(15) : SLICE_X85Y121.
 nf2_core/rd_0_addr(4) : SLICE_X11Y97.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(20) : SLICE_X54Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a : SLICE_X30Y137.
 nf2_core/user_data_path/ids/module_regs/software_regs(45) : SLICE_X86Y120.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(74) : SLICE_X81Y129.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(78) : SLICE_X76Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121 :
SLICE_X39Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(0) : SLICE_X17Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(2) : SLICE_X18Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2)23 : SLICE_X18Y107.
 nf2_core/user_data_path/oq_in_reg_data(11).122778 : SLICE_X80Y119.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(48) : SLICE_X82Y122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X55Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X51Y37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X67Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X27Y59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64 : SLICE_X83Y47.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X62Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(7) : SLICE_X22Y109.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_rd_en : SLICE_X109Y117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X72Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(1) : SLICE_X23Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_rd_en : SLICE_X106Y162.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(12) : SLICE_X22Y113.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len(6) : SLICE_X123Y112.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13 : SLICE_X9Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(16) :
SLICE_X24Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(1) : SLICE_X22Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(17) : SLICE_X21Y126.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ld_addr : SLICE_X9Y87.
 nf2_core/user_data_path/oq_in_reg_data(12).122789 : SLICE_X76Y124.
 nf2_core/nf2_dma/cpci_rxfifo_rd_inc : SLICE_X104Y117.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N103 : SLICE_X133Y99.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14) : SLICE_X22Y136.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(12) : SLICE_X91Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(28) :
SLICE_X22Y140.
 nf2_core/user_data_path/oq_in_reg_data(14).122798 : SLICE_X76Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2> :
SLICE_X110Y63.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<6> :
SLICE_X136Y77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29 : SLICE_X54Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0) : SLICE_X23Y140.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2 : SLICE_X107Y103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29 : SLICE_X20Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)28 : SLICE_X77Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)28 : SLICE_X68Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)28 : SLICE_X78Y86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N66 : SLICE_X23Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)28 : SLICE_X85Y90.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(17) : SLICE_X26Y148.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)95 :
SLICE_X109Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)28 : SLICE_X68Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(4) :
SLICE_X24Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)28 : SLICE_X69Y93.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(12) : SLICE_X74Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)28 : SLICE_X75Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)28 : SLICE_X74Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)28 : SLICE_X74Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)28 : SLICE_X74Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)28 : SLICE_X78Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)192 :
SLICE_X100Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(0) : SLICE_X16Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(6) : SLICE_X55Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7) : SLICE_X52Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)50 :
SLICE_X102Y61.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)29 : SLICE_X66Y45.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(1) : SLICE_X45Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(9) : SLICE_X48Y125.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N69 : SLICE_X63Y75.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)161 : SLICE_X57Y100.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)125_1 : SLICE_X51Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(1) : SLICE_X15Y122.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N44 : SLICE_X61Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0) : SLICE_X22Y65.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N44 : SLICE_X55Y34.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)95 :
SLICE_X104Y72.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N44 : SLICE_X32Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held : SLICE_X30Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084 :
SLICE_X26Y146.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29 : SLICE_X53Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29 : SLICE_X64Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(9) : SLICE_X22Y111.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X15Y22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000012 : SLICE_X80Y114.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X98Y13.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N721 : SLICE_X56Y31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(3) :
SLICE_X23Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X71Y16.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X116Y6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update :
SLICE_X22Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(16) :
SLICE_X50Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(16) :
SLICE_X38Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(4) :
SLICE_X23Y115.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(0) : SLICE_X33Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6) : SLICE_X24Y116.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(0) : SLICE_X97Y139.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(1) : SLICE_X97Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0) : SLICE_X9Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(16) : SLICE_X24Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N4 : SLICE_X26Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(0) :
SLICE_X22Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N6 : SLICE_X51Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N10 : SLICE_X83Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN :
SLICE_X111Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084 :
SLICE_X35Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0 : SLICE_X81Y115.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(2) : SLICE_X10Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(19) :
SLICE_X22Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_0 :
SLICE_X79Y120.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(1) : SLICE_X114Y128.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X58Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(2) : SLICE_X15Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X54Y41.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(11) : SLICE_X23Y135.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X69Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(2)119 : SLICE_X117Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X27Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(13) : SLICE_X25Y134.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(10) : SLICE_X49Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(10) : SLICE_X54Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(10) : SLICE_X24Y46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(10) : SLICE_X23Y141.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13 : SLICE_X10Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11) : SLICE_X58Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(11) : SLICE_X22Y142.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11) : SLICE_X68Y46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X48Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11) : SLICE_X26Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(11) : SLICE_X55Y69.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X54Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(11) : SLICE_X25Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_b : SLICE_X14Y108.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_rx_clk : SLICE_X62Y104.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(0) : SLICE_X27Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8 : SLICE_X50Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_0 :
SLICE_X81Y126.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(0) : SLICE_X127Y92.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(2) : SLICE_X129Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_2 :
SLICE_X80Y127.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(0) : SLICE_X53Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N8 : SLICE_X30Y134.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1) : SLICE_X26Y65.
 nf2_core/user_data_path/udp_reg_data_in(15) : SLICE_X50Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out_and0000 : SLICE_X57Y109.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_and0000 : SLICE_X62Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_0 :
SLICE_X82Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)125 : SLICE_X80Y112.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wq2_rptr_bin(2) : SLICE_X100Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a(3) :
SLICE_X27Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_2 :
SLICE_X78Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(0) :
SLICE_X27Y111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X56Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6) :
SLICE_X23Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X56Y34.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(6) : SLICE_X11Y102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X70Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X18Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N102 : SLICE_X59Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(20) :
SLICE_X20Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(22) :
SLICE_X26Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_2 :
SLICE_X74Y127.
 nf2_core/in_ctrl(7)(7) : SLICE_X106Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N75 : SLICE_X81Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N12 : SLICE_X26Y129.
 nf2_core/in_ctrl(6)(1) : SLICE_X85Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(25) :
SLICE_X27Y121.
 nf2_core/udp_reg_addr(0) : SLICE_X51Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(27) :
SLICE_X23Y117.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(15) : SLICE_X12Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(1) :
SLICE_X70Y127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N69 : SLICE_X82Y114.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(31) : SLICE_X75Y88.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N77 : SLICE_X49Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N14 : SLICE_X24Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_1 :
SLICE_X76Y120.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18 : SLICE_X77Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held(2) : SLICE_X36Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)95 : SLICE_X19Y132.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N8 : SLICE_X75Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N56 : SLICE_X32Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)8 : SLICE_X44Y124.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(65) : SLICE_X24Y63.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(25) : SLICE_X77Y70.
 nf2_core/cpu_q_dma_wr_data(0)(14) : SLICE_X113Y120.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt_and00009 : SLICE_X96Y127.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1 : SLICE_X71Y94.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch : SLICE_X77Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(10) :
SLICE_X25Y131.
 nf2_core/cpu_q_dma_wr_data(3)(3) : SLICE_X77Y83.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12 : SLICE_X58Y69.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack : SLICE_X42Y108.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(25) : SLICE_X76Y84.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(6) : SLICE_X18Y123.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12 : SLICE_X72Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(18) : SLICE_X16Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)22 : SLICE_X80Y87.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41) : SLICE_X126Y141.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41) : SLICE_X106Y95.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(6) : SLICE_X24Y143.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(8) : SLICE_X23Y149.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(15) : SLICE_X25Y148.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_2 :
SLICE_X77Y120.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8) : SLICE_X82Y47.
 nf2_core/in_data(4)(8) : SLICE_X75Y132.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27 : SLICE_X64Y76.
 nf2_core/in_data(4)(0) : SLICE_X78Y134.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27 : SLICE_X67Y36.
 nf2_core/in_data(4)(41) : SLICE_X79Y138.
 nf2_core/in_data(6)(43) : SLICE_X80Y146.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X58Y71.
 nf2_core/in_data(6)(2) : SLICE_X77Y147.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X59Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X76Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X31Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73 : SLICE_X61Y71.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N831 : SLICE_X56Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73 : SLICE_X61Y37.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N831 : SLICE_X24Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20 : SLICE_X62Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X65Y35.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X79Y41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65 : SLICE_X62Y33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65 : SLICE_X19Y60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20 : SLICE_X63Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20 : SLICE_X69Y33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65 : SLICE_X62Y30.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/ram_wr_en : SLICE_X97Y140.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65 : SLICE_X19Y59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65 : SLICE_X63Y33.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(40) : SLICE_X4Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(0) : SLICE_X27Y109.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(3) : SLICE_X76Y78.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(29) : SLICE_X77Y87.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(9) : SLICE_X11Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4) :
SLICE_X29Y115.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N4 : SLICE_X89Y109.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N269 : SLICE_X104Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(2) :
SLICE_X23Y125.
 nf2_core/in_data(4)(40) : SLICE_X76Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a : SLICE_X26Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(2) : SLICE_X22Y126.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16) : SLICE_X29Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(12) : SLICE_X28Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8) : SLICE_X28Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(4) : SLICE_X29Y138.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(2) : SLICE_X50Y111.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51) : SLICE_X103Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52) : SLICE_X115Y69.
 nf2_core/udp_reg_ack : SLICE_X36Y97.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6 : SLICE_X81Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62) : SLICE_X107Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_0 :
SLICE_X78Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack : SLICE_X26Y107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15) : SLICE_X67Y131.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(0) : SLICE_X27Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1) :
SLICE_X29Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a : SLICE_X27Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17) : SLICE_X101Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(23) : SLICE_X42Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(10) :
SLICE_X29Y117.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29) : SLICE_X11Y18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N6 : SLICE_X33Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35) : SLICE_X65Y122.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(5) : SLICE_X28Y130.
 nf2_core/user_data_path/ids/pattern_high(7) : SLICE_X89Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held : SLICE_X18Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(10) : SLICE_X28Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(3) : SLICE_X29Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13) : SLICE_X28Y135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N27 : SLICE_X76Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(28) : SLICE_X26Y135.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(3) : SLICE_X25Y151.
 nf2_core/user_data_path/output_port_lookup/in_fifo_rd_en : SLICE_X82Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(6) : SLICE_X23Y138.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N375 : SLICE_X81Y85.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(5) : SLICE_X31Y58.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1700 : SLICE_X76Y70.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12191 : SLICE_X113Y28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N43 : SLICE_X88Y110.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(4) : SLICE_X79Y79.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(16) : SLICE_X83Y76.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(7) : SLICE_X76Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44 : SLICE_X46Y106.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(23) : SLICE_X73Y81.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0 : SLICE_X78Y90.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003161 : SLICE_X82Y121.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002716 : SLICE_X86Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b :
SLICE_X29Y114.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X62Y47.
 nf2_core/in_data(6)(57) : SLICE_X76Y149.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X33Y7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(0) : SLICE_X39Y125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)182 : SLICE_X111Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1) : SLICE_X30Y131.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X39Y11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed : SLICE_X29Y129.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20 : SLICE_X35Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20 : SLICE_X80Y13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20 : SLICE_X40Y12.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2> : SLICE_X128Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(1) : SLICE_X29Y134.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X36Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(11) : SLICE_X30Y135.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X35Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X7Y8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(1) : SLICE_X26Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(17) : SLICE_X29Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b : SLICE_X30Y139.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7 : SLICE_X89Y9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(18) : SLICE_X28Y138.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49 : SLICE_X38Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(0) : SLICE_X29Y139.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X35Y4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed : SLICE_X28Y141.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X34Y18.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(2) : SLICE_X82Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_and0000 : SLICE_X115Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20 : SLICE_X35Y6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20 : SLICE_X79Y12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000 : SLICE_X30Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2 :
SLICE_X22Y146.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(4) : SLICE_X31Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X25Y149.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1 : SLICE_X81Y45.
 nf2_core/user_data_path/output_queues/pkt_removed : SLICE_X23Y119.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0) : SLICE_X81Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/preprocess_vld : SLICE_X89Y110.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en12 : SLICE_X96Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a :
SLICE_X22Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181_2 :
SLICE_X34Y132.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N285 : SLICE_X115Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(1)9 :
SLICE_X28Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000 :
SLICE_X48Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(10) :
SLICE_X29Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0 : SLICE_X127Y141.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0 : SLICE_X131Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b : SLICE_X29Y126.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5> :
SLICE_X11Y19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a : SLICE_X30Y117.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(15) : SLICE_X29Y135.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(1) : SLICE_X80Y76.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C : SLICE_X126Y91.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(6) : SLICE_X32Y32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(7) : SLICE_X26Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(3) : SLICE_X114Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(13) : SLICE_X29Y143.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(6) : SLICE_X83Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(5) : SLICE_X29Y142.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8) : SLICE_X79Y91.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N54 : SLICE_X5Y74.
 nf2_core/user_data_path/op_lut_in_reg_data(22) : SLICE_X77Y103.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N16 : SLICE_X97Y10.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(6) : SLICE_X80Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> :
SLICE_X12Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b_and000078_2 :
SLICE_X38Y137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_2 :
SLICE_X80Y125.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C3 : SLICE_X130Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000078_2
: SLICE_X43Y103.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack : SLICE_X33Y122.
 nf2_core/in_ctrl(4)(1) : SLICE_X84Y146.
 nf2_core/in_data(4)(29) : SLICE_X80Y147.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)21_2 : SLICE_X83Y87.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_1_not0001 : SLICE_X78Y113.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C4 : SLICE_X131Y90.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122 : SLICE_X96Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122 : SLICE_X114Y11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held : SLICE_X8Y121.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5) : SLICE_X89Y98.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5) : SLICE_X66Y128.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001 : SLICE_X73Y84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117 : SLICE_X61Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack : SLICE_X31Y124.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(3) : SLICE_X68Y102.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N4 : SLICE_X133Y92.
 nf2_core/core_4mb_reg_wr_data(53) : SLICE_X31Y95.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(4) : SLICE_X115Y118.
 nf2_core/core_reg_wr_data(30) : SLICE_X31Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1 : SLICE_X109Y99.
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(1) : SLICE_X30Y100.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(4) : SLICE_X68Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)129 : SLICE_X76Y101.
 nf2_core/core_256kb_0_reg_wr_data(294) : SLICE_X50Y62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000 : SLICE_X68Y86.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(41) : SLICE_X82Y75.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(16) : SLICE_X98Y121.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(20) : SLICE_X82Y74.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(17) : SLICE_X86Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17 : SLICE_X25Y133.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(2) : SLICE_X81Y76.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N191 : SLICE_X8Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(1) : SLICE_X13Y104.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C5 : SLICE_X131Y92.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5> : SLICE_X62Y37.
 nf2_core/user_data_path/output_port_lookup/next_hop_ip(14) : SLICE_X83Y61.
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt(3) : SLICE_X103Y114.
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word : SLICE_X87Y88.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20 : SLICE_X36Y7.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA : SLICE_X84Y88.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(7) : SLICE_X109Y118.
 nf2_core/user_data_path/op_lut_in_reg_data(21) : SLICE_X85Y103.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(4) : SLICE_X82Y110.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(7) : SLICE_X82Y112.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C8 : SLICE_X126Y94.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N8 : SLICE_X33Y67.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack : SLICE_X29Y118.
 nf2_core/core_4mb_reg_wr_data(62) : SLICE_X30Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(16) : SLICE_X25Y128.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack : SLICE_X28Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(16) :
SLICE_X26Y116.
 nf2_core/user_data_path/output_port_lookup/next_hop_ip(25) : SLICE_X85Y62.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB : SLICE_X31Y104.
 nf2_core/cpu_q_dma_rd_data(1)(4) : SLICE_X65Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)54 : SLICE_X28Y106.
 nf2_core/cpu_q_dma_rd_data(3)(8) : SLICE_X55Y60.
 nf2_core/cpu_q_dma_rd_data(2)(9) : SLICE_X77Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)22 : SLICE_X26Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b : SLICE_X12Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X66Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N21 : SLICE_X30Y129.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(52) : SLICE_X79Y122.
 nf2_core/in_data(5)(37) : SLICE_X133Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13 : SLICE_X31Y123.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_vld : SLICE_X130Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)13 : SLICE_X26Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13 : SLICE_X26Y138.
 nf2_core/wr_0_data(24) : SLICE_X32Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2) : SLICE_X31Y130.
 nf2_core/user_data_path/ids_in_data(50) : SLICE_X85Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1)9 : SLICE_X31Y128.
 nf2_core/wr_0_data(33) : SLICE_X33Y81.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb :
SLICE_X81Y44.
 nf2_core/wr_0_data(25) : SLICE_X34Y85.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len(3) : SLICE_X114Y116.
 nf2_core/wr_0_data(26) : SLICE_X30Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(11) : SLICE_X126Y63.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(4) : SLICE_X79Y123.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(8) : SLICE_X52Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a : SLICE_X33Y140.
 nf2_core/wr_0_data(51) : SLICE_X33Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1) : SLICE_X102Y68.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/second_word : SLICE_X81Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(2) : SLICE_X18Y122.
 nf2_core/wr_0_data(21) : SLICE_X32Y77.
 nf2_core/user_data_path/ids_in_data(51) : SLICE_X85Y92.
 nf2_core/wr_0_data(23) : SLICE_X34Y78.
 nf2_core/in_data(4)(10) : SLICE_X83Y138.
 nf2_core/wr_0_data(37) : SLICE_X33Y99.
 nf2_core/wr_0_data(28) : SLICE_X33Y74.
 nf2_core/in_data(4)(19) : SLICE_X84Y142.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N366 : SLICE_X113Y43.
 nf2_core/in_data(4)(46) : SLICE_X84Y147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_0 :
SLICE_X77Y128.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X61Y81.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N1471 : SLICE_X106Y35.
 nf2_core/user_data_path/output_port_lookup/mac_2(6) : SLICE_X88Y83.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N304 : SLICE_X116Y42.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(13) : SLICE_X86Y73.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000516 : SLICE_X79Y127.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12) : SLICE_X56Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12) : SLICE_X69Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr : SLICE_X34Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(10) : SLICE_X124Y70.
 nf2_core/user_data_path/ids_in_data(53) : SLICE_X90Y93.
 nf2_core/user_data_path/output_port_lookup/eth_parser/state : SLICE_X109Y96.
 nf2_core/user_data_path/oq_in_data(31) : SLICE_X65Y92.
 nf2_core/in_data(4)(15) : SLICE_X84Y145.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv : SLICE_X118Y62.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14 : SLICE_X74Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14 : SLICE_X116Y13.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6) : SLICE_X32Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b : SLICE_X26Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b : SLICE_X33Y124.
 nf2_core/user_data_path/oq_in_reg_addr(4) : SLICE_X61Y102.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(5) : SLICE_X82Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)10 : SLICE_X82Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b : SLICE_X36Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b : SLICE_X15Y113.
 nf2_core/user_data_path/ids_in_data(54) : SLICE_X86Y94.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3) : SLICE_X28Y62.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/reset_count(1) : SLICE_X86Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N98 : SLICE_X86Y99.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(40) : SLICE_X85Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X66Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X81Y46.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(10) : SLICE_X82Y84.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N1470 : SLICE_X113Y42.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(3) : SLICE_X86Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(2) : SLICE_X7Y117.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(7) : SLICE_X24Y40.
 nf2_core/wr_0_data(6) : SLICE_X34Y87.
 nf2_core/user_data_path/op_lut_in_reg_data(25) : SLICE_X86Y113.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(9) : SLICE_X27Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2 : SLICE_X32Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(9) : SLICE_X5Y119.
 nf2_core/user_data_path/ids/module_regs/software_regs(3) : SLICE_X73Y110.
 nf2_core/user_data_path/ids/module_regs/software_regs(32) : SLICE_X79Y116.
 nf2_core/wr_0_data(56) : SLICE_X33Y97.
 nf2_core/user_data_path/ids/module_regs/software_regs(37) : SLICE_X79Y113.
 nf2_core/user_data_path/ids/module_regs/software_regs(39) : SLICE_X77Y114.
 nf2_core/user_data_path/ids/module_regs/software_regs(41) : SLICE_X68Y128.
 nf2_core/user_data_path/ids_in_data(49) : SLICE_X84Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N523 : SLICE_X101Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(16) : SLICE_X43Y117.
 nf2_core/core_256kb_0_reg_wr_data(453) : SLICE_X42Y52.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X75Y96.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(8) : SLICE_X34Y131.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13) : SLICE_X36Y133.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0) : SLICE_X86Y67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67 : SLICE_X23Y129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(4) : SLICE_X112Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X34Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001 : SLICE_X66Y88.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N62 : SLICE_X59Y31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0) : SLICE_X60Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0) : SLICE_X74Y41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0) : SLICE_X32Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000 : SLICE_X67Y81.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000 : SLICE_X75Y38.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2 : SLICE_X66Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X61Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X62Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X77Y41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X33Y62.
 nf2_core/wr_0_data(34) : SLICE_X35Y78.
 nf2_core/nf2_dma/cpci_rxfifo_empty : SLICE_X102Y99.
 nf2_core/wr_0_data(22) : SLICE_X34Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148 : SLICE_X61Y33.
 nf2_core/core_256kb_0_reg_wr_data(151) : SLICE_X33Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N01 : SLICE_X31Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(2) : SLICE_X35Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(16) : SLICE_X51Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held(0) : SLICE_X35Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N125 : SLICE_X98Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N01 : SLICE_X24Y117.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1) : SLICE_X54Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N4 : SLICE_X45Y38.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X64Y80.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X64Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X76Y46.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(0) : SLICE_X30Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X27Y61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N185 : SLICE_X89Y59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206 : SLICE_X68Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206 : SLICE_X21Y55.
 nf2_core/user_data_path/output_queues/oq_regs/addr(0) : SLICE_X35Y124.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(19) : SLICE_X89Y58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X58Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X57Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X68Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X27Y64.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(1) : SLICE_X94Y115.
 nf2_core/cpu_q_dma_rd_data(3)(24) : SLICE_X67Y79.
 nf2_core/cpu_q_dma_rd_data(3)(19) : SLICE_X60Y70.
 nf2_core/user_data_path/output_port_lookup/mac_3(6) : SLICE_X105Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_b : SLICE_X51Y124.
 nf2_core/user_data_path/op_lut_in_reg_data(18) : SLICE_X90Y107.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(6) : SLICE_X35Y111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_1 :
SLICE_X79Y133.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(16) : SLICE_X4Y79.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and0000 : SLICE_X131Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(2) : SLICE_X17Y134.
 nf2_core/nf2_dma/cpci_txfifo_wr_pkt_vld : SLICE_X109Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)9 : SLICE_X48Y123.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(22) : SLICE_X90Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000 : SLICE_X25Y146.
 nf2_core/core_256kb_0_reg_wr_data(142) : SLICE_X32Y76.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(20) : SLICE_X33Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(0) : SLICE_X35Y88.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70) : SLICE_X24Y64.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N50 : SLICE_X110Y115.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(9) : SLICE_X133Y93.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(35) : SLICE_X8Y68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N93 : SLICE_X56Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N93 : SLICE_X72Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N93 : SLICE_X26Y58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N105 : SLICE_X58Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N105 : SLICE_X70Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N105 : SLICE_X28Y59.
 nf2_core/core_reg_wr_data(18) : SLICE_X34Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed :
SLICE_X29Y120.
 nf2_core/user_data_path/output_queues/store_pkt/N26 : SLICE_X7Y108.
 nf2_core/user_data_path/output_queues/oq_regs/addr(4) : SLICE_X34Y124.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18 : SLICE_X56Y27.
 nf2_core/user_data_path/output_queues/oq_regs/addr(3) : SLICE_X34Y123.
 nf2_core/udp_reg_wr_data(28) : SLICE_X42Y127.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3) : SLICE_X34Y111.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6) : SLICE_X37Y117.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000116 : SLICE_X80Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000015 : SLICE_X73Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11 : SLICE_X121Y132.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11 : SLICE_X66Y106.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(1) : SLICE_X90Y87.
 nf2_core/nf2_dma/cpci_txfifo_wr_data(2) : SLICE_X118Y144.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X60Y31.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X27Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X7Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N455 : SLICE_X75Y75.
 nf2_core/user_data_path/op_lut_in_reg_addr(3) : SLICE_X99Y81.
 nf2_core/rd_0_addr(11) : SLICE_X2Y109.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(3) : SLICE_X35Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(9
) : SLICE_X29Y121.
 nf2_core/user_data_path/output_queues/store_pkt/N21 : SLICE_X32Y108.
 nf2_core/user_data_path/oq_in_reg_ack : SLICE_X64Y99.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N191 : SLICE_X93Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_a : SLICE_X17Y132.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack : SLICE_X43Y115.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000214 :
SLICE_X132Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000241/O :
SLICE_X130Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000145 :
SLICE_X132Y71.
 nf2_core/user_data_path/output_port_lookup/mac_2(30) : SLICE_X94Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N73 : SLICE_X84Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(7) : SLICE_X34Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed : SLICE_X37Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(15) : SLICE_X38Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0) : SLICE_X53Y48.
 nf2_core/core_256kb_0_reg_wr_data(270) : SLICE_X39Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0) : SLICE_X27Y47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(17) : SLICE_X38Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_0 :
SLICE_X77Y121.
 nf2_core/core_256kb_0_reg_addr(76) : SLICE_X37Y99.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)15_2 : SLICE_X78Y109.
 nf2_core/user_data_path/op_lut_in_reg_data(4) : SLICE_X85Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8) :
SLICE_X38Y108.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000142 : SLICE_X96Y134.
 nf2_core/user_data_path/op_lut_in_wr : SLICE_X118Y113.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(16) : SLICE_X92Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)71 : SLICE_X38Y117.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R13 : SLICE_X131Y97.
 nf2_core/udp_reg_rd_data(8) : SLICE_X40Y121.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000 : SLICE_X79Y52.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(8) : SLICE_X37Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a : SLICE_X39Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N549 : SLICE_X122Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_b : SLICE_X45Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(0) : SLICE_X37Y129.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12) : SLICE_X35Y132.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15) : SLICE_X31Y142.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en : SLICE_X108Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en : SLICE_X127Y101.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10) : SLICE_X33Y131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en : SLICE_X70Y123.
 reset1_5 : SLICE_X136Y162.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(27) : SLICE_X43Y135.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X113Y122.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11) : SLICE_X75Y131.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X64Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(22) : SLICE_X37Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)132 :
SLICE_X106Y70.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(2) : SLICE_X108Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)10 : SLICE_X96Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)119 :
SLICE_X98Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)132 :
SLICE_X105Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)208 :
SLICE_X108Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)119 :
SLICE_X98Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)5 : SLICE_X92Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)162 :
SLICE_X98Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)208 :
SLICE_X107Y69.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(0) : SLICE_X118Y71.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3) : SLICE_X89Y78.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(7) : SLICE_X39Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(6) : SLICE_X102Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)132 :
SLICE_X104Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(5) : SLICE_X108Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)162 :
SLICE_X101Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)208 :
SLICE_X106Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)132 :
SLICE_X104Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(7) : SLICE_X29Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(4) : SLICE_X109Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)5 : SLICE_X97Y89.
 nf2_core/core_256kb_0_reg_addr(79) : SLICE_X38Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95 : SLICE_X30Y128.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(4) : SLICE_X97Y137.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB : SLICE_X36Y92.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N26 : SLICE_X101Y101.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(6) : SLICE_X98Y138.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)18 : SLICE_X13Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a : SLICE_X31Y132.
 nf2_core/core_256kb_0_reg_grp/N6 : SLICE_X21Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N771 : SLICE_X80Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(1) : SLICE_X36Y98.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_dropped : SLICE_X106Y115.
 nf2_core/udp_reg_req : SLICE_X38Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0)9 :
SLICE_X38Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a : SLICE_X36Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71 : SLICE_X43Y125.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(1) : SLICE_X116Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a : SLICE_X37Y125.
 nf2_core/rd_0_addr(15) : SLICE_X11Y104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)2 : SLICE_X25Y60.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(17) : SLICE_X32Y125.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(2) : SLICE_X95Y97.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(26) : SLICE_X34Y130.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N29 : SLICE_X101Y108.
 nf2_core/in_data(0)(10) : SLICE_X96Y129.
 nf2_core/user_data_path/ids_in_data(58) : SLICE_X89Y94.
 nf2_core/user_data_path/op_lut_in_ctrl(0) : SLICE_X96Y139.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(2) : SLICE_X97Y136.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)23 : SLICE_X87Y102.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1_bdd8 : SLICE_X56Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2) : SLICE_X38Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(22) : SLICE_X38Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(20) : SLICE_X38Y139.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X32Y7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7 : SLICE_X81Y8.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X41Y10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X33Y9.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X80Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X42Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X11Y10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta : SLICE_X81Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta : SLICE_X29Y62.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241 : SLICE_X118Y120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N241 : SLICE_X64Y96.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)49 : SLICE_X36Y13.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49 : SLICE_X33Y4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7 : SLICE_X78Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49 : SLICE_X40Y9.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7 : SLICE_X10Y12.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(14) : SLICE_X99Y50.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(5) : SLICE_X37Y119.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(16) : SLICE_X18Y135.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(16) : SLICE_X99Y54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N391 : SLICE_X33Y57.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038 : SLICE_X33Y135.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6) : SLICE_X52Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N211 : SLICE_X93Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next14 : SLICE_X96Y109.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(5) : SLICE_X99Y62.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en4 : SLICE_X97Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu : SLICE_X96Y108.
 nf2_core/user_data_path/output_port_lookup/mac_1(40) : SLICE_X99Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(10) : SLICE_X74Y39.
 nf2_core/user_data_path/output_port_lookup/mac_3(34) : SLICE_X98Y84.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)1115 : SLICE_X72Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(6) : SLICE_X40Y95.
 nf2_core/user_data_path/op_lut_in_ctrl(5) : SLICE_X99Y140.
 nf2_core/user_data_path/ids_in_data(9) : SLICE_X73Y94.
 nf2_core/user_data_path/oq_in_data(29) : SLICE_X81Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(8) : SLICE_X39Y95.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(21) : SLICE_X65Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)178_2 :
SLICE_X116Y68.
 nf2_core/user_data_path/ids_in_data(47) : SLICE_X64Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N13 : SLICE_X34Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12) : SLICE_X38Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8) : SLICE_X38Y100.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(30) : SLICE_X98Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15) : SLICE_X41Y103.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(36) : SLICE_X76Y85.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(0) : SLICE_X101Y52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update : SLICE_X35Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(2) :
SLICE_X37Y105.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(18) : SLICE_X99Y57.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(19) : SLICE_X99Y56.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)23 : SLICE_X83Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(6) : SLICE_X103Y61.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)10 : SLICE_X90Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)22 : SLICE_X93Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(9) : SLICE_X28Y109.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1689 : SLICE_X126Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(24) : SLICE_X38Y120.
 nf2_core/user_data_path/output_port_lookup/mac_1(8) : SLICE_X103Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)22 : SLICE_X90Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)10 : SLICE_X98Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)22 : SLICE_X93Y94.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch : SLICE_X83Y86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(2) : SLICE_X38Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(15) : SLICE_X38Y126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)10 : SLICE_X97Y88.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21) : SLICE_X37Y131.
 nf2_core/user_data_path/output_port_lookup/mac_3(19) : SLICE_X99Y92.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64) : SLICE_X98Y98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(2) : SLICE_X39Y137.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X12Y60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X18Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X12Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(17) : SLICE_X15Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(24) : SLICE_X36Y141.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26) : SLICE_X18Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19) : SLICE_X14Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(17) : SLICE_X35Y136.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R4 : SLICE_X127Y93.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1 : SLICE_X107Y115.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X14Y69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X10Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7) : SLICE_X60Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0) : SLICE_X39Y138.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24) : SLICE_X12Y68.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X18Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X62Y40.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2 : SLICE_X70Y100.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X14Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N329 : SLICE_X101Y51.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X62Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X14Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X62Y51.
 nf2_core/core_256kb_0_reg_rd_data(308) : SLICE_X35Y72.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(12) : SLICE_X100Y53.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X60Y39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)46 :
SLICE_X97Y78.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X14Y63.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(20) : SLICE_X100Y52.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23) : SLICE_X14Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3 : SLICE_X67Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27) : SLICE_X18Y67.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(31) : SLICE_X101Y54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X62Y50.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)46 :
SLICE_X96Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)40 :
SLICE_X104Y71.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(10) : SLICE_X101Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X35Y133.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4 : SLICE_X64Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)46 :
SLICE_X94Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)86 :
SLICE_X102Y71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X58Y58.
 nf2_core/core_256kb_0_reg_wr_data(268) : SLICE_X38Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X56Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X62Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)46 :
SLICE_X97Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33 :
SLICE_X105Y71.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R11 : SLICE_X116Y116.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X60Y48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_31_not0001 : SLICE_X101Y70.
 nf2_core/user_data_path/op_lut_in_reg_addr(2) : SLICE_X99Y77.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X56Y57.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)46 :
SLICE_X95Y75.
 nf2_core/user_data_path/output_port_lookup/mac_3(42) : SLICE_X100Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)86 :
SLICE_X102Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000 : SLICE_X83Y130.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0) : SLICE_X62Y42.
 nf2_core/user_data_path/output_port_lookup/mac_1(38) : SLICE_X107Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4) : SLICE_X62Y38.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_and0001 : SLICE_X92Y109.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(0) : SLICE_X37Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6 : SLICE_X70Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_0 :
SLICE_X84Y112.
 nf2_core/user_data_path/output_port_lookup/mac_2(43) : SLICE_X101Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)46 :
SLICE_X94Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3) : SLICE_X62Y41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)86 :
SLICE_X102Y72.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0) : SLICE_X37Y38.
 nf2_core/user_data_path/output_port_lookup/mac_1(34) : SLICE_X101Y84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X44Y42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8) : SLICE_X42Y39.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7 : SLICE_X70Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_1 :
SLICE_X85Y113.
 nf2_core/user_data_path/output_port_lookup/mac_1(27) : SLICE_X103Y91.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X44Y36.
 nf2_core/user_data_path/output_port_lookup/mac_2(19) : SLICE_X102Y86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11) : SLICE_X44Y33.
 nf2_core/core_4mb_reg_rd_wr_L(1) : SLICE_X34Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18) : SLICE_X42Y43.
 nf2_core/user_data_path/output_port_lookup/mac_1(20) : SLICE_X103Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25) : SLICE_X42Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X42Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61) : SLICE_X100Y82.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26) : SLICE_X44Y48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(14) : SLICE_X39Y93.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack : SLICE_X19Y120.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10) : SLICE_X44Y32.
 nf2_core/sram_reg_addr(5) : SLICE_X2Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20) : SLICE_X44Y38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(17) : SLICE_X39Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(5) : SLICE_X39Y94.
 nf2_core/cpu_q_dma_wr_data(0)(3) : SLICE_X105Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14) : SLICE_X44Y40.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30) : SLICE_X44Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(4) : SLICE_X37Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28) : SLICE_X44Y44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(4) : SLICE_X36Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X44Y39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)146 : SLICE_X112Y64.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X44Y45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(13) :
SLICE_X90Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29) : SLICE_X44Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31) : SLICE_X44Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N191 : SLICE_X64Y88.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22) : SLICE_X42Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(4) : SLICE_X41Y99.
 nf2_core/in_data(0)(42) : SLICE_X105Y134.
 nf2_core/in_ctrl(0)(0) : SLICE_X104Y145.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13) : SLICE_X48Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next19 : SLICE_X96Y116.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg : SLICE_X34Y28.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch : SLICE_X38Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17) : SLICE_X48Y82.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(3) : SLICE_X100Y92.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15) : SLICE_X48Y79.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16) : SLICE_X46Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)27 : SLICE_X77Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)27 : SLICE_X93Y91.
 nf2_core/core_256kb_0_reg_rd_data(280) : SLICE_X27Y58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9) : SLICE_X52Y78.
 nf2_core/core_256kb_0_reg_rd_data(312) : SLICE_X34Y77.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(9) : SLICE_X40Y122.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)27 : SLICE_X85Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked : SLICE_X37Y121.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(10) : SLICE_X100Y54.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(1) : SLICE_X40Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12) : SLICE_X46Y79.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_overrun : SLICE_X100Y57.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21) : SLICE_X46Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)5 : SLICE_X92Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(2) : SLICE_X37Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(1) : SLICE_X36Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(17) : SLICE_X39Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b : SLICE_X38Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(1) : SLICE_X38Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)5 : SLICE_X90Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)23 :
SLICE_X101Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)5 : SLICE_X93Y85.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4) : SLICE_X37Y139.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)5 : SLICE_X97Y83.
 nf2_core/user_data_path/input_arbiter/N3 : SLICE_X96Y137.
 nf2_core/user_data_path/output_port_lookup/mac_3(40) : SLICE_X106Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)5 : SLICE_X99Y90.
 nf2_core/user_data_path/output_port_lookup/mac_2(41) : SLICE_X101Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)5 : SLICE_X88Y82.
 nf2_core/cpu_q_dma_wr_data(2)(3) : SLICE_X101Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)5 : SLICE_X91Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(9) : SLICE_X37Y141.
 nf2_core/user_data_path/output_port_lookup/mac_0(36) : SLICE_X101Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21) : SLICE_X101Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)5 : SLICE_X75Y95.
 nf2_core/user_data_path/output_port_lookup/mac_3(25) : SLICE_X100Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)5 : SLICE_X93Y88.
 nf2_core/core_256kb_0_reg_rd_data(274) : SLICE_X32Y61.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(2) : SLICE_X101Y92.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en :
SLICE_X78Y44.
 nf2_core/user_data_path/output_port_lookup/mac_0(30) : SLICE_X102Y92.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_word_cnt(4) : SLICE_X55Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N96 : SLICE_X31Y127.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(20) : SLICE_X105Y108.
 nf2_core/in_data(2)(16) : SLICE_X102Y152.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(21) : SLICE_X107Y112.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(30) : SLICE_X106Y119.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(24) : SLICE_X105Y109.
 nf2_core/in_wr(5) : SLICE_X109Y101.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(29) : SLICE_X102Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(0) :
SLICE_X79Y90.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(5) : SLICE_X40Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(1) :
SLICE_X86Y105.
 nf2_core/core_256kb_0_reg_wr_data(279) : SLICE_X40Y42.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(7) :
SLICE_X81Y97.
 nf2_core/core_256kb_0_reg_wr_data(286) : SLICE_X42Y50.
 nf2_core/core_256kb_0_reg_wr_data(282) : SLICE_X41Y55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(3) : SLICE_X69Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(1) : SLICE_X35Y123.
 nf2_core/core_256kb_0_reg_rd_data(285) : SLICE_X30Y63.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23) : SLICE_X113Y58.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(26) : SLICE_X110Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_1 :
SLICE_X5Y129.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_vld : SLICE_X102Y53.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(17) : SLICE_X102Y52.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5) : SLICE_X51Y57.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(7) : SLICE_X121Y56.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(8) : SLICE_X114Y60.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(11) : SLICE_X52Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)35 :
SLICE_X102Y58.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(0)30 : SLICE_X56Y82.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB : SLICE_X71Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(6) : SLICE_X103Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)23 :
SLICE_X103Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(27) : SLICE_X38Y118.
 nf2_core/user_data_path/output_port_lookup/mac_0(46) : SLICE_X103Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N545 : SLICE_X114Y68.
 nf2_core/user_data_path/output_port_lookup/mac_0(40) : SLICE_X104Y81.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(0) : SLICE_X85Y106.
 nf2_core/cpu_q_dma_wr_data(2)(2) : SLICE_X100Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N30 : SLICE_X39Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(1) : SLICE_X88Y109.
 nf2_core/user_data_path/output_port_lookup/mac_3(38) : SLICE_X99Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001 : SLICE_X49Y32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed :
SLICE_X37Y115.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46) : SLICE_X102Y85.
 nf2_core/cpu_q_dma_wr_data(2)(7) : SLICE_X100Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N449 : SLICE_X82Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14) : SLICE_X109Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(3) : SLICE_X39Y119.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N23 : SLICE_X96Y96.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16) : SLICE_X93Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(0) : SLICE_X41Y132.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(2) : SLICE_X100Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(3) : SLICE_X39Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(2) : SLICE_X43Y120.
 nf2_core/cpu_q_dma_wr_data(1)(29) : SLICE_X103Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(14) : SLICE_X37Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(12) : SLICE_X40Y127.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(27) : SLICE_X102Y94.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0) : SLICE_X102Y97.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(40) : SLICE_X102Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(30) : SLICE_X41Y145.
 nf2_core/in_ctrl(5)(6) : SLICE_X104Y129.
 nf2_core/in_ctrl(2)(2) : SLICE_X103Y152.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0) : SLICE_X21Y54.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta : SLICE_X70Y81.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(7) : SLICE_X102Y57.
 nf2_core/core_256kb_0_reg_wr_data(265) : SLICE_X41Y46.
 nf2_core/core_256kb_0_reg_wr_data(432) : SLICE_X42Y48.
 nf2_core/user_data_path/output_port_lookup/mac_3(8) : SLICE_X101Y75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta : SLICE_X33Y69.
 nf2_core/core_256kb_0_reg_wr_data(266) : SLICE_X41Y45.
 nf2_core/user_data_path/output_port_lookup/mac_0(8) : SLICE_X102Y78.
 nf2_core/user_data_path/output_port_lookup/mac_3(9) : SLICE_X105Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N337 : SLICE_X83Y82.
 nf2_core/cpu_q_dma_wr_data(2)(9) : SLICE_X103Y77.
 nf2_core/cpu_q_dma_wr_data(2)(4) : SLICE_X100Y80.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(9) : SLICE_X82Y79.
 nf2_core/user_data_path/output_port_lookup/mac_1(47) : SLICE_X105Y82.
 nf2_core/user_data_path/output_port_lookup/mac_3(24) : SLICE_X99Y91.
 nf2_core/cpu_q_dma_wr_data(1)(18) : SLICE_X102Y82.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(4) : SLICE_X10Y103.
 nf2_core/user_data_path/output_port_lookup/mac_0(28) : SLICE_X102Y91.
 nf2_core/user_data_path/output_port_lookup/mac_1(22) : SLICE_X106Y93.
 nf2_core/user_data_path/output_port_lookup/mac_2(16) : SLICE_X100Y89.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(6) : SLICE_X107Y93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70) : SLICE_X105Y86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(71) : SLICE_X99Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(32) : SLICE_X102Y100.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68) : SLICE_X103Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30) : SLICE_X103Y104.
 nf2_core/cpu_q_dma_wr_data(2)(21) : SLICE_X105Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7) : SLICE_X39Y99.
 nf2_core/cpu_q_dma_wr_data(0)(9) : SLICE_X102Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(7) :
SLICE_X38Y101.
 nf2_core/in_ctrl(5)(1) : SLICE_X102Y134.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(5) : SLICE_X102Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1) : SLICE_X19Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(27) :
SLICE_X37Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(5) :
SLICE_X38Y107.
 nf2_core/in_ctrl(2)(0) : SLICE_X102Y156.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(24) :
SLICE_X42Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(28) :
SLICE_X38Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(6) : SLICE_X105Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N271 : SLICE_X104Y54.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001 : SLICE_X71Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(14) : SLICE_X41Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(11) : SLICE_X43Y131.
 nf2_core/cpu_q_dma_wr_data(1)(25) : SLICE_X104Y70.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9) : SLICE_X98Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(19) : SLICE_X43Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(19) : SLICE_X41Y137.
 nf2_core/user_data_path/output_port_lookup/mac_3(47) : SLICE_X105Y80.
 nf2_core/user_data_path/output_port_lookup/mac_3(20) : SLICE_X104Y80.
 nf2_core/user_data_path/output_port_lookup/mac_2(32) : SLICE_X109Y82.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54) : SLICE_X105Y89.
 nf2_core/user_data_path/oq_in_reg_addr(1).123764 : SLICE_X71Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(29) : SLICE_X36Y145.
 nf2_core/in_data(0)(20) : SLICE_X105Y145.
 nf2_core/in_data(0)(59) : SLICE_X104Y148.
 nf2_core/nf2_dma/sys_rxfifo_nearly_full : SLICE_X86Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_nxt_cmp_eq0000 : SLICE_X34Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X92Y67.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(0) : SLICE_X105Y55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state : SLICE_X41Y47.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(1) : SLICE_X104Y55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1) : SLICE_X41Y53.
 nf2_core/user_data_path/output_port_lookup/mac_1(32) : SLICE_X106Y86.
 nf2_core/user_data_path/output_port_lookup/mac_2(12) : SLICE_X104Y76.
 nf2_core/cpu_q_dma_wr_data(2)(11) : SLICE_X100Y79.
 nf2_core/user_data_path/output_port_lookup/mac_3(46) : SLICE_X102Y83.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/waddr(1) : SLICE_X112Y127.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(6) : SLICE_X105Y54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(4) : SLICE_X107Y66.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(0) : SLICE_X103Y88.
 nf2_core/cpu_q_dma_wr_data(0)(7) : SLICE_X106Y97.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60) : SLICE_X107Y90.
 nf2_core/cpu_q_dma_wr_data(0)(1) : SLICE_X109Y98.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(46) : SLICE_X105Y98.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(0) : SLICE_X81Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52) : SLICE_X104Y103.
 nf2_core/user_data_path/oq_in_data(19) : SLICE_X64Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(31) :
SLICE_X38Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(25) :
SLICE_X41Y105.
 nf2_core/user_data_path/input_arbiter/cur_queue(1) : SLICE_X104Y149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b :
SLICE_X43Y104.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N370 : SLICE_X106Y37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(16) : SLICE_X43Y121.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q<7> : SLICE_X107Y35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(10) : SLICE_X38Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b : SLICE_X45Y137.
 nf2_core/in_data(5)(9) : SLICE_X126Y87.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(26) : SLICE_X107Y53.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(2) :
SLICE_X74Y129.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131 : SLICE_X72Y19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2 : SLICE_X31Y134.
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(4) : SLICE_X110Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41_2 : SLICE_X31Y140.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5> :
SLICE_X103Y76.
 nf2_core/user_data_path/output_port_lookup/mac_3(0) : SLICE_X106Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)125 :
SLICE_X111Y70.
 nf2_core/user_data_path/output_port_lookup/mac_3(2) : SLICE_X103Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86 : SLICE_X21Y118.
 nf2_core/user_data_path/output_port_lookup/mac_0(38) : SLICE_X107Y82.
 nf2_core/user_data_path/op_lut_in_reg_addr(0) : SLICE_X106Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(0) : SLICE_X44Y35.
 nf2_core/user_data_path/output_port_lookup/mac_3(36) : SLICE_X109Y85.
 nf2_core/user_data_path/output_port_lookup/mac_3(14) : SLICE_X106Y88.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(6) : SLICE_X45Y74.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(1) : SLICE_X82Y85.
 nf2_core/user_data_path/output_port_lookup/mac_2(24) : SLICE_X109Y86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8) : SLICE_X45Y78.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(6) : SLICE_X133Y100.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N2 : SLICE_X70Y82.
 nf2_core/cpu_q_dma_wr_data(1)(28) : SLICE_X105Y85.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(8) : SLICE_X104Y86.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(11) : SLICE_X105Y90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack : SLICE_X24Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22) : SLICE_X109Y92.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(2) : SLICE_X100Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8) : SLICE_X96Y113.
 nf2_core/in_data(5)(43) : SLICE_X105Y110.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(0) : SLICE_X108Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86 : SLICE_X15Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(13) :
SLICE_X39Y105.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(10) : SLICE_X106Y53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(23) :
SLICE_X41Y107.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(19) : SLICE_X106Y54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(20) : SLICE_X65Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)155 :
SLICE_X99Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(0) : SLICE_X4Y121.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(26) : SLICE_X108Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(6) : SLICE_X45Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2) : SLICE_X43Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000 :
SLICE_X34Y127.
 nf2_core/user_data_path/output_port_lookup/mac_2(13) : SLICE_X109Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(15) : SLICE_X45Y117.
 nf2_core/user_data_path/output_port_lookup/mac_0(9) : SLICE_X107Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(3) : SLICE_X8Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(26) : SLICE_X43Y127.
 nf2_core/user_data_path/output_port_lookup/mac_0(6) : SLICE_X104Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(3) :
SLICE_X27Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(3) :
SLICE_X45Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(5) : SLICE_X40Y123.
 nf2_core/user_data_path/output_port_lookup/mac_3(10) : SLICE_X108Y80.
 nf2_core/user_data_path/output_port_lookup/mac_1(12) : SLICE_X106Y80.
 nf2_core/user_data_path/op_lut_in_reg_addr(1) : SLICE_X105Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(18) : SLICE_X38Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50) : SLICE_X109Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(13) : SLICE_X40Y126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0) : SLICE_X103Y83.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_stored : SLICE_X109Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(5) : SLICE_X8Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(7) : SLICE_X38Y131.
 nf2_core/cpu_q_dma_wr_data(1)(16) : SLICE_X108Y88.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2 : SLICE_X64Y40.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)131 : SLICE_X75Y20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68) : SLICE_X109Y89.
 nf2_core/user_data_path/output_port_lookup/mac_2(20) : SLICE_X106Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(13) : SLICE_X41Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14) : SLICE_X43Y134.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70) : SLICE_X103Y85.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1 : SLICE_X75Y92.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(6) : SLICE_X43Y136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20) : SLICE_X12Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000 : SLICE_X35Y122.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(34) : SLICE_X105Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(3) : SLICE_X43Y137.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(10) : SLICE_X105Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(9) : SLICE_X4Y119.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_ack : SLICE_X48Y122.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(3) : SLICE_X104Y123.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7) : SLICE_X45Y33.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(10) : SLICE_X45Y35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(2) : SLICE_X30Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(3) : SLICE_X33Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(4) : SLICE_X33Y139.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(14) : SLICE_X9Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(5) : SLICE_X32Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(6) : SLICE_X33Y138.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(12) : SLICE_X108Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(1) :
SLICE_X45Y101.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(15) : SLICE_X14Y104.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(29) : SLICE_X109Y55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(8) :
SLICE_X43Y98.
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2)62 : SLICE_X66Y97.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(2) : SLICE_X8Y76.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(29) : SLICE_X108Y59.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(4) : SLICE_X109Y56.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched : SLICE_X108Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a : SLICE_X37Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_dropped : SLICE_X104Y67.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wq2_rptr_bin(2) : SLICE_X87Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)63 :
SLICE_X111Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13 : SLICE_X36Y122.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)93 :
SLICE_X106Y73.
 nf2_core/user_data_path/output_port_lookup/mac_3(1) : SLICE_X109Y78.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<4> :
SLICE_X107Y73.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10 : SLICE_X90Y28.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40) : SLICE_X109Y75.
 nf2_core/user_data_path/output_port_lookup/mac_3(45) : SLICE_X108Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(31) : SLICE_X17Y63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(9) : SLICE_X43Y112.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42) : SLICE_X107Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt : SLICE_X107Y83.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N16 : SLICE_X95Y139.
 nf2_core/user_data_path/output_port_lookup/mac_0(10) : SLICE_X108Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15) :
SLICE_X44Y120.
 nf2_core/user_data_path/output_port_lookup/mac_1(33) : SLICE_X104Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(21) : SLICE_X44Y123.
 nf2_core/user_data_path/output_port_lookup/mac_1(15) : SLICE_X106Y84.
 nf2_core/user_data_path/in_arb_in_reg_data(31) : SLICE_X40Y125.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(17) : SLICE_X116Y51.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(14) : SLICE_X107Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10) : SLICE_X104Y101.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(18) : SLICE_X114Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91 : SLICE_X22Y135.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(14) : SLICE_X107Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2 : SLICE_X26Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(15) : SLICE_X36Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)71 : SLICE_X38Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(17) : SLICE_X37Y90.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(2) : SLICE_X108Y57.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28) : SLICE_X12Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N33 : SLICE_X26Y121.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(27) : SLICE_X109Y65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(16) : SLICE_X69Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> :
SLICE_X45Y32.
 nf2_core/user_data_path/output_port_lookup/mac_0(0) : SLICE_X106Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59 : SLICE_X20Y114.
 nf2_core/user_data_path/output_port_lookup/mac_0(1) : SLICE_X106Y72.
 nf2_core/user_data_path/output_port_lookup/mac_0(2) : SLICE_X109Y77.
 nf2_core/user_data_path/output_port_lookup/mac_0(7) : SLICE_X106Y74.
 nf2_core/user_data_path/output_port_lookup/mac_1(2) : SLICE_X105Y78.
 nf2_core/user_data_path/output_port_lookup/mac_0(44) : SLICE_X108Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20) : SLICE_X47Y41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10) : SLICE_X106Y76.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_or00001_wg_cy(3) : SLICE_X60Y103.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(0) : SLICE_X106Y83.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9) : SLICE_X107Y84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12) : SLICE_X45Y49.
 nf2_core/core_256kb_0_reg_rd_data(460) : SLICE_X45Y48.
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req : SLICE_X108Y87.
 nf2_core/cpu_q_dma_wr_data(2)(5) : SLICE_X109Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(15) : SLICE_X73Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20) : SLICE_X108Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18) : SLICE_X108Y99.
 nf2_core/in_data(5)(2) : SLICE_X106Y100.
 nf2_core/in_data(5)(11) : SLICE_X104Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a :
SLICE_X44Y98.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(9) : SLICE_X20Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(6) :
SLICE_X44Y100.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(11) : SLICE_X110Y55.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(15) : SLICE_X110Y54.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(8) : SLICE_X110Y59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_underrun : SLICE_X109Y66.
 nf2_core/user_data_path/output_port_lookup/mac_2(4) : SLICE_X109Y74.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(10) : SLICE_X76Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(4) : SLICE_X32Y138.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_1 :
SLICE_X81Y125.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0) : SLICE_X33Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(7) : SLICE_X44Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(14) : SLICE_X69Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_not0001 : SLICE_X31Y109.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(22) : SLICE_X72Y83.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(21) : SLICE_X110Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N263 : SLICE_X111Y57.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_addr(0) : SLICE_X110Y56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(10) : SLICE_X103Y56.
 nf2_core/user_data_path/output_port_lookup/mac_2(5) : SLICE_X108Y75.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin(3) : SLICE_X109Y111.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N13751 : SLICE_X113Y37.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(30) : SLICE_X113Y55.
 nf2_core/user_data_path/output_queues/rd_dst_addr : SLICE_X35Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3) : SLICE_X42Y33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)63 :
SLICE_X108Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB : SLICE_X61Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(13) : SLICE_X73Y89.
 nf2_core/core_256kb_0_reg_wr_data(312) : SLICE_X47Y72.
 nf2_core/core_256kb_0_reg_addr(192) : SLICE_X47Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)34 : SLICE_X45Y136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_not0001 : SLICE_X12Y57.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin(3) : SLICE_X112Y124.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(38) : SLICE_X87Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6) : SLICE_X47Y114.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(46) : SLICE_X89Y74.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(11) : SLICE_X100Y50.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(4) : SLICE_X112Y37.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1) : SLICE_X43Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2) : SLICE_X49Y42.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(30) : SLICE_X112Y54.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
: SLICE_X112Y58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2 : SLICE_X45Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)125 :
SLICE_X104Y73.
 nf2_core/core_256kb_0_reg_rd_data(416) : SLICE_X46Y56.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4 : SLICE_X115Y120.
 nf2_core/in_data(2)(20) : SLICE_X113Y146.
 nf2_core/in_data(0)(30) : SLICE_X113Y148.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(10) : SLICE_X11Y113.
 nf2_core/core_256kb_0_reg_wr_data(308) : SLICE_X44Y73.
 nf2_core/core_256kb_0_reg_addr(194) : SLICE_X46Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2) :
SLICE_X48Y111.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0> :
SLICE_X110Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(0) :
SLICE_X46Y113.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1726 : SLICE_X85Y55.
 nf2_core/user_data_path/input_arbiter/cur_queue(0) : SLICE_X105Y149.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(24) : SLICE_X116Y123.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_wr : SLICE_X47Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000 : SLICE_X16Y127.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack : SLICE_X30Y132.
 nf2_core/in_ctrl(3)(1) : SLICE_X108Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(2) : SLICE_X15Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5 : SLICE_X39Y118.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N305 : SLICE_X115Y43.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N292 : SLICE_X117Y42.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N303 : SLICE_X115Y42.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N277 : SLICE_X116Y56.
 nf2_core/user_data_path/in_arb_in_reg_data(25) : SLICE_X50Y110.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<9> :
SLICE_X118Y54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001 : SLICE_X81Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a : SLICE_X47Y110.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001 : SLICE_X35Y73.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(8) : SLICE_X80Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(0) : SLICE_X50Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update : SLICE_X50Y129.
 nf2_core/cpu_q_dma_wr_data(3)(6) : SLICE_X72Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b : SLICE_X49Y125.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N301 : SLICE_X67Y90.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N295 : SLICE_X116Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack : SLICE_X36Y105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4> :
SLICE_X113Y60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<8>
: SLICE_X116Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50 : SLICE_X34Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001 : SLICE_X71Y19.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2) : SLICE_X47Y33.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N258 : SLICE_X116Y48.
 nf2_core/nf2_reg_grp_u/cpu_ack : SLICE_X9Y105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6> :
SLICE_X117Y61.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<4> : SLICE_X120Y63.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(18) : SLICE_X132Y99.
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(0) : SLICE_X121Y70.
 nf2_core/in_data(3)(49) : SLICE_X121Y111.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4) : SLICE_X49Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB : SLICE_X76Y88.
 nf2_core/in_ctrl(1)(3) : SLICE_X118Y147.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1 : SLICE_X50Y47.
 nf2_core/core_256kb_0_reg_addr(195) : SLICE_X49Y80.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(2) : SLICE_X47Y81.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack : SLICE_X8Y94.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22) : SLICE_X47Y85.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<6> : SLICE_X120Y67.
 nf2_core/wr_0_data(1) : SLICE_X34Y83.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28) : SLICE_X49Y87.
 nf2_core/in_ctrl(1)(5) : SLICE_X121Y151.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(30) : SLICE_X10Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1) : SLICE_X53Y115.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N306 : SLICE_X120Y50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(18) : SLICE_X50Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N78 : SLICE_X107Y59.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(21) : SLICE_X82Y111.
 nf2_core/core_256kb_0_reg_addr(228) : SLICE_X51Y45.
 nf2_core/core_reg_rd_wr_L : SLICE_X35Y74.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N313 : SLICE_X120Y44.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N301 : SLICE_X120Y47.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(15) : SLICE_X15Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(1) : SLICE_X49Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(18) : SLICE_X3Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(50) : SLICE_X84Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(8) : SLICE_X49Y129.
 nf2_core/in_ctrl(1)(7) : SLICE_X115Y143.
 nf2_core/core_reg_wr_data(27) : SLICE_X30Y94.
 nf2_core/in_ctrl(4)(0) : SLICE_X82Y143.
 nf2_core/in_ctrl(6)(0) : SLICE_X80Y148.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11) : SLICE_X120Y141.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68) : SLICE_X121Y140.
 nf2_core/in_ctrl(2)(1) : SLICE_X103Y156.
 nf2_core/in_ctrl(0)(2) : SLICE_X105Y144.
 nf2_core/in_ctrl(4)(2) : SLICE_X84Y140.
 nf2_core/in_ctrl(0)(3) : SLICE_X100Y149.
 nf2_core/in_ctrl(2)(3) : SLICE_X102Y155.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a : SLICE_X48Y112.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<2> : SLICE_X122Y111.
 nf2_core/in_data(5)(1) : SLICE_X126Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2 : SLICE_X30Y133.
 nf2_core/in_ctrl(0)(4) : SLICE_X107Y147.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(28) : SLICE_X51Y128.
 nf2_core/in_ctrl(2)(4) : SLICE_X102Y153.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(14) : SLICE_X52Y130.
 nf2_core/in_ctrl(4)(4) : SLICE_X79Y146.
 nf2_core/in_data(1)(2) : SLICE_X121Y139.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(49) : SLICE_X82Y116.
 nf2_core/in_ctrl(0)(5) : SLICE_X105Y150.
 nf2_core/in_ctrl(4)(5) : SLICE_X79Y150.
 nf2_core/in_ctrl(6)(5) : SLICE_X78Y151.
 nf2_core/in_data(1)(3) : SLICE_X122Y138.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10) : SLICE_X110Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0001 : SLICE_X75Y101.
 nf2_core/in_ctrl(2)(6) : SLICE_X102Y151.
 nf2_core/in_ctrl(4)(6) : SLICE_X78Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46 : SLICE_X51Y123.
 nf2_core/in_ctrl(0)(7) : SLICE_X105Y148.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(8) : SLICE_X50Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(17) : SLICE_X51Y130.
 nf2_core/in_ctrl(2)(7) : SLICE_X103Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59 : SLICE_X18Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(31) : SLICE_X52Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0) : SLICE_X37Y96.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36) : SLICE_X106Y98.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(26) : SLICE_X15Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(4) : SLICE_X96Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress : SLICE_X32Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86 : SLICE_X22Y108.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_encoded : SLICE_X128Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0) : SLICE_X43Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2) : SLICE_X43Y65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4) : SLICE_X43Y66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(6) : SLICE_X43Y67.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8) : SLICE_X43Y68.
 nf2_core/user_data_path/oq_in_reg_data(1).103480 : SLICE_X70Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0) : SLICE_X65Y78.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2) : SLICE_X65Y79.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0) : SLICE_X14Y110.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4) : SLICE_X65Y80.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6) : SLICE_X65Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8) : SLICE_X65Y82.
 nf2_core/user_data_path/oq_in_reg_data(3).103490 : SLICE_X70Y106.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2) : SLICE_X62Y73.
 nf2_core/user_data_path/oq_in_reg_data(8).103509 : SLICE_X72Y121.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16) : SLICE_X67Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good2_wg_cy
(5) : SLICE_X66Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3) : SLICE_X54Y73.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(21) :
SLICE_X55Y119.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(3) : SLICE_X64Y78.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_a : SLICE_X51Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a : SLICE_X50Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2 : SLICE_X26Y137.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43 : SLICE_X57Y33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86 : SLICE_X23Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or0000 : SLICE_X5Y131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(12) : SLICE_X70Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42) : SLICE_X129Y92.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2_or0000 : SLICE_X131Y96.
 nf2_core/user_data_path/oq_in_data(21) : SLICE_X59Y89.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(2) : SLICE_X131Y102.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(4) : SLICE_X131Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86 : SLICE_X22Y110.
 nf2_core/user_data_path/output_queues/rd_src_addr : SLICE_X31Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(17) :
SLICE_X56Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31 : SLICE_X41Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data(0) : SLICE_X57Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2 : SLICE_X26Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(2) : SLICE_X55Y129.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/N8 : SLICE_X79Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(4) : SLICE_X50Y130.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43) : SLICE_X130Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(11) : SLICE_X76Y91.
 nf2_core/core_256kb_0_reg_ack(8) : SLICE_X24Y56.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2 : SLICE_X130Y96.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(2) : SLICE_X36Y126.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(2) : SLICE_X130Y103.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(1) : SLICE_X130Y104.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3) : SLICE_X33Y59.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(30) : SLICE_X74Y76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N45 : SLICE_X26Y150.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(27) :
SLICE_X55Y114.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)5 : SLICE_X93Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)10 : SLICE_X92Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_1 :
SLICE_X80Y126.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0) : SLICE_X63Y49.
 nf2_core/user_data_path/in_arb_in_reg_data(28) : SLICE_X54Y124.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0) : SLICE_X8Y82.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(17) : SLICE_X79Y78.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(7) : SLICE_X133Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(10) : SLICE_X75Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(9) : SLICE_X64Y95.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(27) : SLICE_X74Y75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X58Y33.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C12 : SLICE_X129Y93.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X57Y77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)55 : SLICE_X35Y128.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(15) : SLICE_X120Y146.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(10) :
SLICE_X55Y117.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(0) : SLICE_X74Y79.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(0) : SLICE_X132Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_or0001 : SLICE_X78Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(11) : SLICE_X9Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N117 : SLICE_X135Y100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12) :
SLICE_X42Y116.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(31) : SLICE_X135Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(16) :
SLICE_X42Y118.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N17 : SLICE_X82Y89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(22) :
SLICE_X42Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N751 : SLICE_X135Y105.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(10) : SLICE_X134Y104.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(7) : SLICE_X96Y136.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(14) : SLICE_X28Y144.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(14) : SLICE_X33Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21) : SLICE_X61Y50.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd9 : SLICE_X120Y138.
 nf2_core/user_data_path/oq_in_data(16) : SLICE_X60Y79.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB : SLICE_X59Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N91 : SLICE_X134Y100.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(11) : SLICE_X134Y101.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N275 : SLICE_X116Y45.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(13) : SLICE_X134Y105.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(11) : SLICE_X5Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(2) : SLICE_X27Y130.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0> : SLICE_X61Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(0) : SLICE_X27Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(4) : SLICE_X27Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(1) : SLICE_X27Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(10) : SLICE_X27Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(16) : SLICE_X27Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(0) : SLICE_X27Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(12) : SLICE_X27Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(10) : SLICE_X27Y138.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3) : SLICE_X60Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(4) : SLICE_X27Y139.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
: SLICE_X135Y76.
 nf2_core/in_ctrl(1)(0) : SLICE_X120Y139.
 nf2_core/in_ctrl(3)(0) : SLICE_X109Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(11) : SLICE_X12Y108.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1> : SLICE_X58Y40.
 nf2_core/in_ctrl(7)(0) : SLICE_X78Y141.
 nf2_core/in_ctrl(1)(1) : SLICE_X118Y148.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6> : SLICE_X62Y44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N415 : SLICE_X74Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(6) : SLICE_X62Y48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X40Y48.
 nf2_core/in_ctrl(7)(1) : SLICE_X102Y122.
 nf2_core/in_ctrl(1)(2) : SLICE_X118Y142.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N81 : SLICE_X60Y74.
 nf2_core/wr_0_addr(10) : SLICE_X3Y109.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA : SLICE_X87Y89.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(31) : SLICE_X2Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X40Y51.
 nf2_core/in_ctrl(3)(2) : SLICE_X106Y141.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(30) : SLICE_X2Y76.
 nf2_core/in_ctrl(3)(3) : SLICE_X106Y148.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(28) : SLICE_X40Y49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(0) : SLICE_X63Y50.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(28) : SLICE_X18Y47.
 nf2_core/in_ctrl(7)(3) : SLICE_X88Y135.
 nf2_core/user_data_path/oq_in_data(26) : SLICE_X63Y82.
 nf2_core/in_ctrl(1)(4) : SLICE_X114Y146.
 nf2_core/in_ctrl(3)(4) : SLICE_X106Y147.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(29) : SLICE_X40Y54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(29) : SLICE_X44Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(29) : SLICE_X18Y45.
 nf2_core/in_ctrl(3)(5) : SLICE_X106Y146.
 nf2_core/in_ctrl(7)(5) : SLICE_X92Y142.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(4) : SLICE_X61Y49.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25) : SLICE_X40Y45.
 nf2_core/in_ctrl(1)(6) : SLICE_X107Y146.
 nf2_core/user_data_path/oq_in_data(18) : SLICE_X60Y81.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(25) : SLICE_X2Y74.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X69Y86.
 nf2_core/in_ctrl(3)(6) : SLICE_X108Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X69Y87.
 nf2_core/user_data_path/oq_in_data(25) : SLICE_X63Y85.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X69Y88.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X69Y89.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X69Y90.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X69Y91.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(10) : SLICE_X64Y94.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(24) : SLICE_X42Y49.
 nf2_core/in_ctrl(7)(6) : SLICE_X100Y142.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X80Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X80Y47.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X80Y48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X80Y49.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X80Y50.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X80Y51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(24) : SLICE_X18Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0) : SLICE_X32Y70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2) : SLICE_X32Y71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4) : SLICE_X32Y72.
 nf2_core/in_ctrl(3)(7) : SLICE_X106Y144.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6) : SLICE_X32Y73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8) : SLICE_X32Y74.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10) : SLICE_X32Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(26) : SLICE_X40Y52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(26) : SLICE_X46Y73.
 nf2_core/user_data_path/oq_in_data(17) : SLICE_X64Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(26) : SLICE_X18Y42.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/access(0) : SLICE_X1Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(22) : SLICE_X40Y44.
 nf2_core/user_data_path/oq_in_reg_addr(13).129687 : SLICE_X66Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N25 : SLICE_X98Y79.
 nf2_core/core_256kb_0_reg_wr_data(368) : SLICE_X1Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(21) : SLICE_X40Y46.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(21) : SLICE_X2Y75.
 nf2_core/user_data_path/op_lut_in_reg_data(23) : SLICE_X82Y106.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(23) : SLICE_X40Y50.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(1) : SLICE_X67Y108.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(23) : SLICE_X18Y48.
 nf2_core/user_data_path/op_lut_in_reg_data(19) : SLICE_X88Y101.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(20) : SLICE_X38Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(18) : SLICE_X46Y71.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(0) : SLICE_X67Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_cmp_eq0001 :
SLICE_X104Y66.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(16) : SLICE_X2Y72.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA : SLICE_X67Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(12) : SLICE_X16Y111.
 nf2_core/core_256kb_0_reg_rd_data(3) : SLICE_X12Y54.
 nf2_core/in_data(0)(21) : SLICE_X113Y147.
 nf2_core/in_data(0)(13) : SLICE_X104Y144.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(17) : SLICE_X38Y51.
 nf2_core/in_data(2)(13) : SLICE_X113Y151.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10) : SLICE_X66Y99.
 nf2_core/in_data(4)(21) : SLICE_X76Y145.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(1) : SLICE_X16Y105.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_or0000 : SLICE_X32Y113.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(9) : SLICE_X2Y111.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(15) : SLICE_X3Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(13) : SLICE_X17Y110.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(35) : SLICE_X68Y83.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(4) : SLICE_X64Y104.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(0) : SLICE_X83Y84.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N318 : SLICE_X108Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(14) : SLICE_X17Y111.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(10) : SLICE_X3Y79.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(39) : SLICE_X99Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(2) : SLICE_X15Y105.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/pro
g_full_i_cmp_ge0000 : SLICE_X86Y157.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/raddr(0) : SLICE_X106Y112.
 nf2_core/in_data(2)(40) : SLICE_X106Y139.
 nf2_core/nf2_reg_grp_u/cpu_rd_data(4) : SLICE_X12Y104.
 nf2_core/in_data(2)(24) : SLICE_X103Y151.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(18) : SLICE_X2Y110.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(15) : SLICE_X3Y122.
 nf2_core/in_data(6)(40) : SLICE_X79Y153.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.109332 : SLICE_X68Y33.
 nf2_core/in_data(0)(25) : SLICE_X101Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15) : SLICE_X16Y110.
 nf2_core/core_256kb_0_reg_rd_data(373) : SLICE_X5Y70.
 nf2_core/core_256kb_0_reg_wr_data(366) : SLICE_X5Y75.
 nf2_core/in_data(0)(17) : SLICE_X96Y138.
 nf2_core/in_data(2)(25) : SLICE_X100Y151.
 nf2_core/in_data(2)(17) : SLICE_X101Y149.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(28) : SLICE_X70Y87.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(11) : SLICE_X5Y93.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(30) : SLICE_X67Y88.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(54) : SLICE_X6Y92.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(4) : SLICE_X73Y88.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(6) : SLICE_X70Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(0) : SLICE_X17Y122.
 nf2_core/core_256kb_0_reg_rd_data(284) : SLICE_X31Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N43 : SLICE_X72Y127.
 nf2_core/in_data(0)(50) : SLICE_X107Y141.
 nf2_core/in_data(0)(18) : SLICE_X105Y135.
 nf2_core/core_256kb_0_reg_rd_data(13) : SLICE_X6Y69.
 nf2_core/core_256kb_0_reg_wr_data(382) : SLICE_X4Y73.
 nf2_core/core_256kb_0_reg_wr_data(369) : SLICE_X6Y75.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(16) : SLICE_X17Y108.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(6) : SLICE_X67Y80.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(34) : SLICE_X64Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held(0) : SLICE_X5Y94.
 nf2_core/user_data_path/op_lut_in_reg_addr(6) : SLICE_X70Y95.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(0) : SLICE_X7Y111.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16) : SLICE_X75Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(0) : SLICE_X4Y120.
 nf2_core/in_data(0)(51) : SLICE_X101Y137.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(12) : SLICE_X67Y85.
 nf2_core/in_data(0)(43) : SLICE_X108Y140.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(20) : SLICE_X66Y84.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N41 : SLICE_X70Y105.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(14) : SLICE_X71Y87.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X33Y28.
 nf2_core/in_data(4)(51) : SLICE_X80Y138.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3 : SLICE_X98Y31.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6) : SLICE_X73Y19.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(16) : SLICE_X126Y111.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(17) : SLICE_X125Y110.
 nf2_core/in_data(6)(27) : SLICE_X82Y146.
 nf2_core/wr_0_addr(6) : SLICE_X6Y106.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(16) : SLICE_X6Y107.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(9) : SLICE_X7Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(12) : SLICE_X8Y110.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(14) : SLICE_X75Y85.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(11) : SLICE_X7Y110.
 nf2_core/cpu_q_dma_wr_data(3)(0) : SLICE_X72Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N393 : SLICE_X72Y88.
 nf2_core/in_data(0)(44) : SLICE_X100Y141.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(2) : SLICE_X112Y43.
 nf2_core/user_data_path/output_port_lookup/mac_0(20) : SLICE_X96Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(8) :
SLICE_X70Y93.
 nf2_core/user_data_path/output_port_lookup/mac_2(28) : SLICE_X88Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(12) : SLICE_X7Y118.
 nf2_core/user_data_path/op_lut_in_data(11) : SLICE_X98Y148.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f53 : SLICE_X98Y149.
 nf2_core/in_data(2)(44) : SLICE_X112Y145.
 nf2_core/user_data_path/op_lut_in_data(12) : SLICE_X103Y144.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f54 : SLICE_X103Y145.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X50Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X56Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f54 : SLICE_X56Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X26Y42.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X7Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X49Y46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X49Y47.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X57Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X57Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X27Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X27Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X8Y72.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X8Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X51Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X57Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56 : SLICE_X57Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X26Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56 : SLICE_X26Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X5Y72.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56 : SLICE_X5Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X48Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X57Y70.
 nf2_core/core_256kb_0_reg_rd_data(424) : SLICE_X39Y44.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57 : SLICE_X57Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X24Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57 : SLICE_X24Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X7Y68.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(6) : SLICE_X75Y80.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(8) : SLICE_X73Y82.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(27) : SLICE_X72Y84.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X52Y48.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(27) : SLICE_X72Y89.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X58Y72.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5 : SLICE_X58Y73.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X30Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5 : SLICE_X30Y47.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X9Y78.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(2) : SLICE_X105Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(0) : SLICE_X6Y109.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_4_f52 : SLICE_X105Y143.
 nf2_core/in_data(0)(45) : SLICE_X101Y140.
 nf2_core/wr_0_addr(7) : SLICE_X8Y109.
 nf2_core/sram_reg_wr_data(14) : SLICE_X6Y111.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(7) : SLICE_X107Y148.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_4_f57 : SLICE_X107Y149.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_94 : SLICE_X11Y106.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_94_4_f5 : SLICE_X11Y107.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_95 : SLICE_X30Y92.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_95_4_f5 : SLICE_X30Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_96 : SLICE_X30Y98.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_97 : SLICE_X35Y80.
 nf2_core/user_data_path/op_lut_in_data(2) : SLICE_X106Y132.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X60Y33.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f512 : SLICE_X106Y133.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X71Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3) : SLICE_X21Y60.
 nf2_core/core_256kb_0_reg_rd_data(50) : SLICE_X34Y74.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2) : SLICE_X9Y82.
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(14) : SLICE_X4Y90.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1) : SLICE_X19Y63.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(8) : SLICE_X6Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10) : SLICE_X8Y108.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(21) : SLICE_X74Y83.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(13) : SLICE_X75Y81.
 nf2_core/wr_0_addr(9) : SLICE_X9Y111.
 nf2_core/user_data_path/op_lut_in_reg_addr(17) : SLICE_X73Y93.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6) : SLICE_X75Y102.
 nf2_core/user_data_path/oq_in_reg_addr(10) : SLICE_X63Y101.
 nf2_core/user_data_path/oq_in_reg_addr(11) : SLICE_X62Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_2 :
SLICE_X76Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_0 :
SLICE_X74Y126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N74 : SLICE_X82Y88.
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(11) : SLICE_X4Y123.
 nf2_core/user_data_path/op_lut_in_data(60) : SLICE_X100Y144.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1) : SLICE_X31Y93.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f557 : SLICE_X100Y145.
 nf2_core/core_256kb_0_reg_rd_data(293) : SLICE_X31Y57.
 nf2_core/in_data(4)(47) : SLICE_X75Y133.
 nf2_core/in_data(4)(39) : SLICE_X81Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a : SLICE_X29Y125.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(31) : SLICE_X75Y74.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a :
SLICE_X29Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(17) : SLICE_X17Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_109 : SLICE_X33Y108.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(5) : SLICE_X74Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_109_4_f5 : SLICE_X33Y109.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(0) : SLICE_X104Y142.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N405 : SLICE_X75Y83.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_4_f5 : SLICE_X104Y143.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(18) : SLICE_X75Y82.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(24) : SLICE_X75Y84.
 nf2_core/user_data_path/op_lut_in_reg_addr(12) : SLICE_X72Y93.
 nf2_core/user_data_path/op_lut_in_reg_addr(10) : SLICE_X74Y95.
 nf2_core/in_data(4)(56) : SLICE_X79Y145.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(54) : SLICE_X7Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(2) : SLICE_X6Y105.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(4) : SLICE_X9Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95 : SLICE_X23Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95 : SLICE_X29Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1) : SLICE_X31Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2 :
SLICE_X32Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(4) : SLICE_X14Y106.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch : SLICE_X32Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(4) : SLICE_X36Y123.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(3) : SLICE_X36Y124.
 nf2_core/core_256kb_0_reg_wr_data(392) : SLICE_X49Y72.
 nf2_core/udp_reg_addr(20) : SLICE_X48Y115.
 nf2_core/in_data(2)(57) : SLICE_X106Y145.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N39 : SLICE_X79Y117.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(10) : SLICE_X113Y54.
 nf2_core/user_data_path/ids/pattern_low(10) : SLICE_X80Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14) : SLICE_X109Y72.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(13) : SLICE_X13Y123.
 nf2_core/wr_0_addr(1) : SLICE_X7Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(30) :
SLICE_X47Y113.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(24) : SLICE_X107Y52.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(16) : SLICE_X106Y52.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(25) : SLICE_X112Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(17) :
SLICE_X51Y115.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(28) : SLICE_X108Y54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(20) :
SLICE_X57Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(28) :
SLICE_X50Y118.
 nf2_core/user_data_path/ids_in_reg_addr(11) : SLICE_X67Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)27 :
SLICE_X113Y67.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N367 : SLICE_X108Y36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(8) : SLICE_X109Y68.
 nf2_core/core_reg_addr(2) : SLICE_X31Y111.
 nf2_core/cpu_q_dma_wr_data(1)(21) : SLICE_X103Y109.
 nf2_core/cpu_q_dma_wr_data(2)(12) : SLICE_X102Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_F_1 :
SLICE_X128Y103.
 nf2_core/cpu_q_dma_wr_data(2)(13) : SLICE_X100Y105.
 nf2_core/core_reg_addr(18) : SLICE_X13Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(10) : SLICE_X11Y117.
 nf2_core/cpu_q_dma_wr_data(3)(25) : SLICE_X90Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N30 : SLICE_X12Y117.
 nf2_core/cpu_q_dma_wr_data(3)(19) : SLICE_X90Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)10 : SLICE_X96Y91.
 nf2_core/core_4mb_reg_addr(21) : SLICE_X8Y89.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5 : SLICE_X63Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(8) :
SLICE_X24Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(18) : SLICE_X2Y120.
 nf2_core/user_data_path/in_arb_in_reg_data(15) : SLICE_X50Y117.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(2) : SLICE_X33Y112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(5) : SLICE_X74Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10) : SLICE_X10Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(26) : SLICE_X26Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(15) : SLICE_X12Y109.
 nf2_core/user_data_path/udp_reg_addr_in(14) : SLICE_X60Y100.
 nf2_core/cpu_q_dma_rd_data(2)(7) : SLICE_X82Y51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(10) : SLICE_X11Y116.
 nf2_core/in_data(7)(7) : SLICE_X84Y125.
 nf2_core/cpu_q_dma_rd_data(1)(9) : SLICE_X63Y40.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(17) : SLICE_X12Y106.
 nf2_core/in_ctrl(5)(0) : SLICE_X102Y114.
 nf2_core/in_ctrl(5)(2) : SLICE_X102Y131.
 nf2_core/in_ctrl(7)(2) : SLICE_X97Y141.
 nf2_core/in_ctrl(5)(3) : SLICE_X102Y132.
 nf2_core/in_ctrl(5)(4) : SLICE_X105Y129.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(9) : SLICE_X13Y135.
 nf2_core/in_ctrl(5)(5) : SLICE_X104Y135.
 nf2_core/user_data_path/ids/module_regs/software_regs(75) : SLICE_X83Y129.
 nf2_core/user_data_path/op_lut_in_reg_data(15) : SLICE_X87Y108.
 nf2_core/in_data(4)(31) : SLICE_X80Y132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(4) : SLICE_X70Y101.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(31) : SLICE_X112Y59.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0008 :
SLICE_X113Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data(0) : SLICE_X47Y134.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_q_overrun : SLICE_X108Y115.
 nf2_core/user_data_path/ids_in_data(3) : SLICE_X63Y88.
 nf2_core/user_data_path/ids_in_data(4) : SLICE_X65Y99.
 nf2_core/user_data_path/ids_in_data(5) : SLICE_X70Y98.
 nf2_core/user_data_path/ids_in_data(7) : SLICE_X67Y95.
 nf2_core/user_data_path/ids_in_data(8) : SLICE_X69Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(30) : SLICE_X41Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(31) : SLICE_X41Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(24) : SLICE_X41Y121.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_1 : SLICE_X102Y150.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_2 : SLICE_X106Y149.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_4 : SLICE_X102Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_16 : SLICE_X101Y98.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_23 : SLICE_X29Y128.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_24 : SLICE_X18Y128.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_29 : SLICE_X30Y120.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_31 : SLICE_X31Y116.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_33 : SLICE_X43Y123.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_37 : SLICE_X30Y140.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_42 : SLICE_X99Y88.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(9) : SLICE_X0Y108.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(33) : SLICE_X1Y78.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(8) : SLICE_X3Y113.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(16) : SLICE_X4Y69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0> :
SLICE_X5Y68.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(2) : SLICE_X5Y71.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(0) : SLICE_X5Y76.
 nf2_core/core_reg_addr(12) : SLICE_X5Y110.
 nf2_core/sram_reg_addr(8) : SLICE_X6Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5> :
SLICE_X9Y14.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(68) : SLICE_X9Y95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(14) : SLICE_X9Y110.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20 : SLICE_X10Y14.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)13 : SLICE_X11Y109.
 nf2_core/core_reg_wr_data(3) : SLICE_X13Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(16) : SLICE_X14Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(4) : SLICE_X15Y124.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(12) : SLICE_X15Y130.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(10) : SLICE_X15Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2) : SLICE_X16Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(1) : SLICE_X16Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0) : SLICE_X17Y130.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0) : SLICE_X18Y59.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(14) : SLICE_X18Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(18) : SLICE_X18Y112.
 nf2_core/core_256kb_0_reg_ack(15) : SLICE_X19Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(14) :
SLICE_X19Y136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43 : SLICE_X21Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked : SLICE_X21Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8) : SLICE_X23Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(15) : SLICE_X23Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed :
SLICE_X23Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7 : SLICE_X23Y134.
 nf2_core/core_256kb_0_reg_wr_data(480) : SLICE_X24Y62.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27) : SLICE_X24Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1) :
SLICE_X24Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0) : SLICE_X24Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(6) : SLICE_X24Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)10 : SLICE_X24Y119.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2) : SLICE_X25Y61.
 nf2_core/core_256kb_0_reg_wr_data(507) : SLICE_X25Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(24) : SLICE_X25Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(0) : SLICE_X25Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(4) : SLICE_X25Y129.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N10 : SLICE_X26Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(21) :
SLICE_X26Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N26 : SLICE_X26Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8) :
SLICE_X26Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(31) :
SLICE_X26Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48 : SLICE_X26Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(25) : SLICE_X26Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)95 : SLICE_X26Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)19 : SLICE_X26Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_we_a : SLICE_X26Y140.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld_and0000 : SLICE_X27Y60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6) :
SLICE_X27Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(20) :
SLICE_X27Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(10) :
SLICE_X27Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25) :
SLICE_X27Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(17) : SLICE_X27Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update : SLICE_X27Y129.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1) : SLICE_X28Y60.
 nf2_core/core_256kb_0_reg_ack(0) : SLICE_X28Y64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48 : SLICE_X28Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000078_SW
2_1 : SLICE_X28Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(18) :
SLICE_X28Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(23) :
SLICE_X28Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22) :
SLICE_X28Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(23) :
SLICE_X28Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9) :
SLICE_X28Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1) : SLICE_X28Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2) : SLICE_X28Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5) : SLICE_X28Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7) :
SLICE_X28Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(30) : SLICE_X28Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(31) : SLICE_X28Y127.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18) : SLICE_X28Y128.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(1) : SLICE_X28Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(16) : SLICE_X28Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(31) :
SLICE_X28Y140.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X29Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0) :
SLICE_X29Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N11 : SLICE_X29Y130.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(0) : SLICE_X29Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)5_1 : SLICE_X30Y122.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(6) : SLICE_X30Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N60 : SLICE_X30Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(22) : SLICE_X30Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(28) : SLICE_X30Y127.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0) : SLICE_X30Y136.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48 : SLICE_X31Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(13) : SLICE_X31Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(21) : SLICE_X31Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked : SLICE_X31Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281 : SLICE_X31Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7 : SLICE_X31Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N1 : SLICE_X31Y138.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12) : SLICE_X31Y139.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001 : SLICE_X32Y62.
 nf2_core/core_256kb_0_reg_wr_data(359) : SLICE_X32Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)22 : SLICE_X32Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2 :
SLICE_X32Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(1) : SLICE_X32Y131.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4) : SLICE_X33Y66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)9 : SLICE_X33Y125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13 : SLICE_X33Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N24 : SLICE_X33Y133.
 rgmii_1_io/rgmii_rxd_reg(1) : SLICE_X34Y6.
 rgmii_2_io/rgmii_rxd_reg(3) : SLICE_X34Y7.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1 : SLICE_X34Y64.
 nf2_core/core_256kb_0_reg_addr(158) : SLICE_X35Y81.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)17 : SLICE_X35Y109.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(0) : SLICE_X35Y121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked : SLICE_X35Y125.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20 : SLICE_X36Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N6 : SLICE_X36Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(1) :
SLICE_X36Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N33 : SLICE_X36Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(2) : SLICE_X36Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N14 : SLICE_X36Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(22) : SLICE_X36Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N4 : SLICE_X37Y104.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0) : SLICE_X37Y118.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(6) : SLICE_X37Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update : SLICE_X37Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N4 : SLICE_X37Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4) :
SLICE_X38Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30) :
SLICE_X38Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(17) : SLICE_X38Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_a : SLICE_X38Y140.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(25) : SLICE_X38Y141.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(31) : SLICE_X38Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(27) :
SLICE_X39Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
9) : SLICE_X39Y103.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update :
SLICE_X39Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25) :
SLICE_X39Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10) :
SLICE_X39Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(25) : SLICE_X39Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(5) : SLICE_X39Y131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1)9 : SLICE_X39Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(19) : SLICE_X39Y136.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(28) : SLICE_X39Y142.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(1) : SLICE_X40Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(5) : SLICE_X40Y114.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(11) : SLICE_X40Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N12 : SLICE_X41Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20) :
SLICE_X41Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(0) :
SLICE_X41Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(28) :
SLICE_X41Y106.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a :
SLICE_X41Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22) :
SLICE_X41Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(17) : SLICE_X41Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(22) : SLICE_X41Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(20) : SLICE_X41Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked : SLICE_X41Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)3 : SLICE_X41Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(21) : SLICE_X41Y138.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(20) : SLICE_X41Y139.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(26) :
SLICE_X42Y106.
 nf2_core/udp_reg_wr_data(20) : SLICE_X42Y110.
 nf2_core/udp_reg_addr(7) : SLICE_X42Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23) :
SLICE_X43Y107.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(9) :
SLICE_X43Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(0) : SLICE_X43Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(1) : SLICE_X43Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b : SLICE_X44Y115.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5) : SLICE_X44Y117.
 nf2_core/udp_reg_addr(1) : SLICE_X44Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a : SLICE_X44Y134.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(6) : SLICE_X45Y41.
 nf2_core/udp_reg_addr(5) : SLICE_X45Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b : SLICE_X46Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000121_2 :
SLICE_X47Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000078_2 :
SLICE_X47Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(18) :
SLICE_X48Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(24) : SLICE_X48Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(20) :
SLICE_X49Y112.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(10) : SLICE_X49Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b : SLICE_X49Y127.
 nf2_core/udp_reg_addr(4) : SLICE_X50Y113.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(25) :
SLICE_X50Y119.
 nf2_core/user_data_path/oq_in_reg_data(9) : SLICE_X50Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3) : SLICE_X51Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(29) :
SLICE_X51Y127.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1 : SLICE_X52Y61.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(2) : SLICE_X52Y80.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(9) : SLICE_X52Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(23) : SLICE_X52Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(28) :
SLICE_X52Y129.
 nf2_core/core_256kb_0_reg_addr(227) : SLICE_X53Y44.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(1) : SLICE_X53Y81.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(3) : SLICE_X53Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(6) : SLICE_X53Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23) :
SLICE_X53Y117.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(0) : SLICE_X54Y39.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(11) : SLICE_X54Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000 : SLICE_X54Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(24) :
SLICE_X54Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(21) : SLICE_X54Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N3 : SLICE_X55Y33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X55Y41.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(1) : SLICE_X55Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21) :
SLICE_X55Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(2) : SLICE_X55Y126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N75 : SLICE_X56Y36.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(6) : SLICE_X56Y37.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(10) : SLICE_X58Y37.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)2 : SLICE_X58Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48 : SLICE_X58Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48 : SLICE_X58Y84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148 : SLICE_X59Y70.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65 : SLICE_X59Y73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65 : SLICE_X59Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch : SLICE_X59Y77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48 : SLICE_X59Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(13) : SLICE_X60Y102.
 nf2_core/user_data_path/oq_in_reg_addr(15) : SLICE_X61Y108.
 nf2_core/cpu_q_dma_rd_data(3)(25) : SLICE_X62Y76.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X62Y77.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15) : SLICE_X62Y110.
 nf2_core/cpu_q_dma_rd_data(1)(8) : SLICE_X63Y38.
 nf2_core/cpu_q_dma_rd_data(1)(1) : SLICE_X63Y39.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(1) : SLICE_X63Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(5) : SLICE_X63Y90.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N4 : SLICE_X64Y82.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4 : SLICE_X66Y39.
 nf2_core/user_data_path/output_port_lookup/ip_arp/next_hop_mac_result(42) : SLICE_X66Y80.
 nf2_core/user_data_path/ids_in_data(1) : SLICE_X66Y94.
 nf2_core/user_data_path/ids_in_data(0) : SLICE_X66Y105.
 nf2_core/user_data_path/ids_in_reg_addr(15) : SLICE_X66Y107.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_long : SLICE_X67Y105.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000195 : SLICE_X67Y110.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)2 : SLICE_X68Y45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48 : SLICE_X68Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N561 : SLICE_X68Y48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18 : SLICE_X68Y91.
 nf2_core/user_data_path/ids_in_data(34) : SLICE_X68Y93.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1) : SLICE_X68Y118.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA : SLICE_X69Y30.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48 : SLICE_X69Y44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)48 : SLICE_X69Y49.
 nf2_core/user_data_path/ids/module_regs/software_regs(33) : SLICE_X70Y112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N211 : SLICE_X70Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(12) : SLICE_X71Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0058 : SLICE_X72Y91.
 nf2_core/user_data_path/op_lut_in_reg_addr(20) : SLICE_X72Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(14) : SLICE_X73Y95.
 nf2_core/user_data_path/ids_in_data(37) : SLICE_X73Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(4) : SLICE_X74Y40.
 nf2_core/user_data_path/op_lut_in_reg_addr(8) : SLICE_X74Y99.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(3) : SLICE_X75Y39.
 nf2_core/user_data_path/op_lut_in_reg_addr(19) : SLICE_X75Y93.
 nf2_core/user_data_path/op_lut_in_reg_addr(15) : SLICE_X75Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(11) : SLICE_X76Y90.
 nf2_core/user_data_path/ids_in_reg_data(5) : SLICE_X76Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20 : SLICE_X77Y43.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(12) : SLICE_X77Y82.
 nf2_core/cpu_q_dma_wr_data(3)(11) : SLICE_X77Y86.
 nf2_core/user_data_path/ids/module_regs/software_regs(34) : SLICE_X77Y112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b : SLICE_X78Y45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1 :
SLICE_X78Y93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty : SLICE_X79Y44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1) : SLICE_X79Y47.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(30) : SLICE_X80Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)125 : SLICE_X80Y107.
 nf2_core/user_data_path/op_lut_in_reg_rd_wr_L : SLICE_X81Y90.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(3) : SLICE_X81Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(6) : SLICE_X81Y112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0) : SLICE_X82Y46.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6) : SLICE_X82Y50.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N433 : SLICE_X82Y76.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1) : SLICE_X82Y103.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N109 : SLICE_X82Y108.
 nf2_core/user_data_path/ids/module_regs/software_regs(10) : SLICE_X82Y120.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(2) : SLICE_X83Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(0) : SLICE_X83Y118.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(6) : SLICE_X84Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)32_2 : SLICE_X84Y91.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(41) : SLICE_X84Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(4) : SLICE_X84Y99.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N831 : SLICE_X84Y101.
 nf2_core/user_data_path/output_port_lookup/ip_arp/output_port_latched(4) : SLICE_X85Y84.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N70 : SLICE_X85Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)5 : SLICE_X85Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)5 : SLICE_X85Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N85 : SLICE_X85Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N112 : SLICE_X85Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)5 : SLICE_X85Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(15) :
SLICE_X85Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)23 : SLICE_X86Y98.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6) : SLICE_X87Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(2) : SLICE_X87Y94.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(19) : SLICE_X87Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)10 : SLICE_X88Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)5 : SLICE_X88Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)22 : SLICE_X88Y94.
 nf2_core/user_data_path/ids/pattern_high(6) : SLICE_X88Y107.
 nf2_core/user_data_path/ids/pattern_low(8) : SLICE_X88Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N102 : SLICE_X89Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(50) : SLICE_X89Y106.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(18) : SLICE_X89Y108.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(51) : SLICE_X90Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)5 : SLICE_X91Y82.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(2) : SLICE_X91Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)11 : SLICE_X91Y90.
 nf2_core/user_data_path/ids_in_data(12) : SLICE_X91Y92.
 nf2_core/cpu_q_dma_wr_data(3)(31) : SLICE_X91Y109.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2 : SLICE_X92Y46.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(3) : SLICE_X92Y90.
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(0) : SLICE_X92Y93.
 nf2_core/user_data_path/op_lut_in_reg_data(13) : SLICE_X92Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)22 : SLICE_X93Y93.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(1) : SLICE_X94Y93.
 nf2_core/user_data_path/output_port_lookup/mac_2(18) : SLICE_X96Y84.
 nf2_core/user_data_path/output_port_lookup/mac_0(19) : SLICE_X96Y92.
 nf2_core/user_data_path/output_port_lookup/mac_0(18) : SLICE_X97Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)39 :
SLICE_X98Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6)10 : SLICE_X98Y82.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(31) : SLICE_X98Y85.
 nf2_core/user_data_path/output_port_lookup/mac_3(33) : SLICE_X98Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1)5 : SLICE_X98Y87.
 nf2_core/user_data_path/output_port_lookup/mac_1(28) : SLICE_X98Y88.
 nf2_core/user_data_path/output_port_lookup/mac_1(26) : SLICE_X98Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)5 : SLICE_X98Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(30) : SLICE_X98Y91.
 nf2_core/user_data_path/output_port_lookup/mac_3(17) : SLICE_X98Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en : SLICE_X99Y86.
 nf2_core/user_data_path/output_port_lookup/mac_1(16) : SLICE_X99Y87.
 nf2_core/user_data_path/output_port_lookup/mac_0(26) : SLICE_X99Y89.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(18) : SLICE_X99Y93.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(26) : SLICE_X99Y95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N521 : SLICE_X100Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)162 :
SLICE_X100Y73.
 nf2_core/user_data_path/output_port_lookup/mac_2(47) : SLICE_X100Y83.
 nf2_core/user_data_path/output_port_lookup/mac_1(41) : SLICE_X100Y84.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_3 : SLICE_X100Y85.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(3) : SLICE_X100Y91.
 nf2_core/user_data_path/output_port_lookup/mac_1(23) : SLICE_X100Y93.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5) : SLICE_X100Y96.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24) : SLICE_X100Y107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)162 :
SLICE_X101Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_7_REPLICA_72 : SLICE_X101Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_and0001 : SLICE_X101Y80.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(25)11 : SLICE_X101Y82.
 nf2_core/user_data_path/output_port_lookup/mac_1(25) : SLICE_X101Y86.
 nf2_core/user_data_path/output_port_lookup/mac_1(21) : SLICE_X101Y88.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_7 : SLICE_X101Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)156 :
SLICE_X102Y75.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_40 : SLICE_X102Y77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)192 :
SLICE_X102Y79.
 nf2_core/user_data_path/output_port_lookup/mac_3(3) : SLICE_X102Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)10 : SLICE_X102Y81.
 nf2_core/user_data_path/output_port_lookup/mac_2(14) : SLICE_X102Y87.
 nf2_core/user_data_path/output_port_lookup/mac_1(29) : SLICE_X102Y88.
 nf2_core/user_data_path/output_port_lookup/mac_1(24) : SLICE_X102Y89.
 nf2_core/user_data_path/output_port_lookup/mac_2(45) : SLICE_X102Y90.
 nf2_core/user_data_path/output_port_lookup/mac_0(23) : SLICE_X102Y95.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N3 : SLICE_X102Y98.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7) : SLICE_X102Y102.
 nf2_core/cpu_q_dma_wr_data(2)(6) : SLICE_X103Y75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39) : SLICE_X103Y80.
 nf2_core/user_data_path/output_port_lookup/mac_0(35) : SLICE_X103Y82.
 nf2_core/user_data_path/output_port_lookup/mac_2(25) : SLICE_X103Y84.
 nf2_core/user_data_path/output_port_lookup/mac_3(16) : SLICE_X103Y86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6) : SLICE_X103Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48) : SLICE_X103Y90.
 nf2_core/user_data_path/output_port_lookup/mac_2(17) : SLICE_X103Y92.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(28) : SLICE_X103Y94.
 nf2_core/user_data_path/output_port_lookup/mac_3(22) : SLICE_X103Y95.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_14 : SLICE_X103Y97.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_51 : SLICE_X103Y98.
 nf2_core/in_ctrl(7)(4) : SLICE_X103Y142.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N77 : SLICE_X103Y146.
 nf2_core/user_data_path/output_port_lookup/mac_0(47) : SLICE_X104Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)132 :
SLICE_X104Y75.
 nf2_core/user_data_path/output_port_lookup/mac_1(1) : SLICE_X104Y78.
 nf2_core/user_data_path/output_port_lookup/mac_1(35) : SLICE_X104Y79.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22)11 : SLICE_X104Y83.
 nf2_core/user_data_path/output_port_lookup/mac_2(35) : SLICE_X104Y84.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_5 : SLICE_X104Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24) : SLICE_X104Y87.
 nf2_core/user_data_path/output_port_lookup/mac_1(30) : SLICE_X104Y93.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(0) : SLICE_X105Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)9 :
SLICE_X105Y74.
 nf2_core/user_data_path/output_port_lookup/mac_1(44) : SLICE_X105Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(7) : SLICE_X105Y81.
 nf2_core/user_data_path/output_port_lookup/mac_0(12) : SLICE_X105Y84.
 nf2_core/user_data_path/output_port_lookup/mac_2(40) : SLICE_X105Y87.
 nf2_core/user_data_path/output_port_lookup/mac_1(14) : SLICE_X105Y88.
 nf2_core/user_data_path/output_port_lookup/mac_2(42) : SLICE_X105Y91.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(31)11 : SLICE_X105Y92.
 nf2_core/user_data_path/output_port_lookup/mac_2(23) : SLICE_X105Y93.
 nf2_core/user_data_path/output_port_lookup/mac_3(30) : SLICE_X105Y94.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_44 : SLICE_X105Y95.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(36) : SLICE_X105Y97.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N6 : SLICE_X105Y104.
 nf2_core/user_data_path/output_port_lookup/mac_3(12) : SLICE_X106Y68.
 nf2_core/cpu_q_dma_can_wr_pkt(2) : SLICE_X106Y69.
 nf2_core/user_data_path/output_port_lookup/mac_1(5) : SLICE_X106Y79.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2) : SLICE_X106Y82.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(13)11 : SLICE_X106Y85.
 nf2_core/user_data_path/output_port_lookup/mac_2(34) : SLICE_X106Y87.
 nf2_core/user_data_path/output_port_lookup/mac_0(32) : SLICE_X106Y89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57) : SLICE_X106Y90.
 nf2_core/user_data_path/output_port_lookup/mac_2(44) : SLICE_X106Y91.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_17 : SLICE_X106Y94.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_45 : SLICE_X106Y96.
 nf2_core/nf2_dma/nf2_dma_que_intfc/txfifo_rd_inc14 : SLICE_X106Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(14) : SLICE_X107Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)98 :
SLICE_X107Y74.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)181_SW02_2 : SLICE_X107Y75.
 nf2_core/user_data_path/output_port_lookup/mac_1(0) : SLICE_X107Y76.
 nf2_core/user_data_path/output_port_lookup/mac_0(5) : SLICE_X107Y78.
 nf2_core/user_data_path/output_port_lookup/mac_1(46) : SLICE_X107Y81.
 nf2_core/user_data_path/output_port_lookup/mac_0(15) : SLICE_X107Y85.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)58_2 : SLICE_X107Y86.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14)11 : SLICE_X107Y87.
 nf2_core/user_data_path/output_port_lookup/mac_0(43) : SLICE_X107Y88.
 nf2_core/user_data_path/output_port_lookup/mac_0(14) : SLICE_X107Y89.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(26)11 : SLICE_X107Y91.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_15 : SLICE_X107Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49) : SLICE_X107Y94.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(9) : SLICE_X107Y95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27) : SLICE_X107Y96.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_49 : SLICE_X107Y98.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_9 : SLICE_X108Y76.
 nf2_core/user_data_path/output_port_lookup/mac_2(2) : SLICE_X108Y77.
 nf2_core/user_data_path/output_port_lookup/mac_1(6) : SLICE_X108Y78.
 nf2_core/user_data_path/output_port_lookup/mac_1(4) : SLICE_X108Y81.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)11 : SLICE_X108Y82.
 nf2_core/user_data_path/output_port_lookup/mac_2(10) : SLICE_X108Y84.
 nf2_core/user_data_path/output_port_lookup/mac_1(10) : SLICE_X108Y85.
 nf2_core/user_data_path/output_port_lookup/mac_2(11) : SLICE_X108Y86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56) : SLICE_X108Y93.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25) : SLICE_X108Y97.
 nf2_core/nf2_dma/sys_txfifo_rd_inc : SLICE_X108Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)7 :
SLICE_X109Y67.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_11 : SLICE_X109Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_10 : SLICE_X109Y79.
 nf2_core/user_data_path/output_port_lookup/mac_2(15) : SLICE_X109Y80.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15)58_2 : SLICE_X109Y84.
 nf2_core/user_data_path/output_port_lookup/mac_2(1) : SLICE_X109Y87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26) : SLICE_X109Y88.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_12 : SLICE_X109Y90.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_13 : SLICE_X109Y91.
 nf2_core/in_data(5)(0) : SLICE_X109Y93.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X110Y67.
 nf2_core/in_data(5)(41) : SLICE_X110Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)68 :
SLICE_X111Y56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0> :
SLICE_X112Y68.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1> : SLICE_X114Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(9) : SLICE_X115Y63.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg :
SLICE_X115Y68.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(12) : SLICE_X117Y64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0010 :
SLICE_X117Y68.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_and0000 : SLICE_X118Y67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)9 :
SLICE_X120Y70.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R11 : SLICE_X126Y96.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R1 : SLICE_X128Y88.
 nf2_core/in_data(5)(34) : SLICE_X129Y95.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R3 : SLICE_X131Y93.


The following Components are new/changed.
-----------------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(28) : SLICE_X40Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(29) : SLICE_X40Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(31) : SLICE_X55Y127.
 nf2_core/user_data_path/ids_in_ctrl(4) : SLICE_X52Y102.
 nf2_core/user_data_path/ids_in_reg_data(15) : SLICE_X81Y117.
 nf2_core/user_data_path/ids_in_ctrl(6) : SLICE_X53Y104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(30) : SLICE_X39Y143.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1) : SLICE_X65Y113.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5) : SLICE_X63Y118.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6) : SLICE_X68Y114.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7) : SLICE_X66Y124.
 nf2_core/user_data_path/ids_in_data(10) : SLICE_X71Y92.
 nf2_core/user_data_path/ids_in_data(11) : SLICE_X73Y90.
 nf2_core/user_data_path/ids_in_data(20) : SLICE_X55Y93.
 nf2_core/user_data_path/ids_in_data(13) : SLICE_X73Y91.
 nf2_core/user_data_path/ids_in_data(14) : SLICE_X72Y87.
 nf2_core/user_data_path/ids_in_data(15) : SLICE_X71Y88.
 nf2_core/user_data_path/ids_in_data(40) : SLICE_X67Y93.
 nf2_core/user_data_path/ids_in_data(32) : SLICE_X70Y92.
 nf2_core/user_data_path/ids_in_data(41) : SLICE_X71Y93.
 nf2_core/user_data_path/ids_in_data(33) : SLICE_X70Y86.
 nf2_core/user_data_path/ids_in_data(42) : SLICE_X66Y95.
 nf2_core/user_data_path/ids_in_data(43) : SLICE_X72Y97.
 nf2_core/user_data_path/ids_in_data(35) : SLICE_X63Y93.
 nf2_core/user_data_path/ids_in_data(44) : SLICE_X69Y95.
 nf2_core/user_data_path/ids_in_data(36) : SLICE_X69Y103.
 nf2_core/user_data_path/ids_in_data(45) : SLICE_X72Y102.
 nf2_core/user_data_path/ids_in_data(38) : SLICE_X68Y92.
 nf2_core/user_data_path/oq_in_reg_data(5) : SLICE_X51Y119.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(23) : SLICE_X80Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N1 : SLICE_X74Y123.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1 : SLICE_X94Y103.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wfull_val4 : SLICE_X102Y126.
 nf2_core/user_data_path/output_port_lookup/mac_1(31) : SLICE_X96Y93.
 nf2_core/user_data_path/output_port_lookup/mac_2(27) : SLICE_X97Y93.
 nf2_core/user_data_path/output_port_lookup/mac_3(31) : SLICE_X97Y92.
 nf2_core/user_data_path/output_port_lookup/mac_2(39) : SLICE_X96Y82.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next_f5 : SLICE_X9Y99.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(12) :
SLICE_X46Y121.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X18Y20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X99Y12.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X70Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18 : SLICE_X116Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6) : SLICE_X39Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12) :
SLICE_X53Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(13) : SLICE_X44Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N62 : SLICE_X38Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8) : SLICE_X41Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14) : SLICE_X43Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14) :
SLICE_X42Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9) : SLICE_X40Y116.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51 : SLICE_X46Y33.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51 : SLICE_X53Y58.
 nf2_core/core_256kb_0_reg_wr_data(397) : SLICE_X39Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52 : SLICE_X53Y59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2 :
SLICE_X79Y45.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52 : SLICE_X22Y41.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53 : SLICE_X52Y60.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53 : SLICE_X23Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f51 : SLICE_X59Y79.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X33Y25.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X88Y24.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52 : SLICE_X52Y50.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X66Y27.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21 : SLICE_X101Y22.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52 : SLICE_X28Y48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52 : SLICE_X7Y81.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53 : SLICE_X58Y77.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X65Y26.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53 : SLICE_X28Y49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45 : SLICE_X100Y25.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51 : SLICE_X48Y36.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X91Y28.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51 : SLICE_X57Y62.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51 : SLICE_X23Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88 : SLICE_X100Y29.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<10> :
SLICE_X84Y18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X34Y29.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X88Y28.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X65Y30.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67 : SLICE_X101Y26.
 rgmii_3_io/gmii_rxd_reg(1) : SLICE_X81Y6.
 rgmii_3_io/gmii_rxd_reg(7) : SLICE_X80Y7.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N25 : SLICE_X91Y108.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13 : SLICE_X10Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)5 : SLICE_X84Y97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001 : SLICE_X68Y87.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N28 : SLICE_X56Y60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9) : SLICE_X51Y38.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(0) : SLICE_X49Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(0) : SLICE_X54Y60.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(0) : SLICE_X25Y39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(6) : SLICE_X53Y111.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(28) : SLICE_X91Y116.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(31) : SLICE_X90Y125.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(59) : SLICE_X91Y123.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(46) : SLICE_X93Y118.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(48) : SLICE_X89Y118.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(59) : SLICE_X89Y123.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X59Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X71Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N95 : SLICE_X26Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N108 : SLICE_X58Y68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12) : SLICE_X26Y126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N108 : SLICE_X55Y32.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N108 : SLICE_X28Y57.
 nf2_core/user_data_path/oq_in_reg_addr(12) : SLICE_X58Y107.
 nf2_core/user_data_path/oq_in_reg_addr(14) : SLICE_X60Y105.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15) :
SLICE_X27Y119.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4) : SLICE_X32Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_SW0_1 :
SLICE_X7Y126.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)9 :
SLICE_X126Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1 : SLICE_X47Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1 : SLICE_X55Y64.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1 : SLICE_X24Y39.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X45Y34.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X52Y58.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X23Y33.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5 : SLICE_X3Y67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5 : SLICE_X54Y46.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5 : SLICE_X8Y79.
 nf2_core/user_data_path/op_lut_in_reg_addr(18) : SLICE_X74Y93.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5 : SLICE_X50Y49.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5 : SLICE_X55Y72.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr(3) : SLICE_X102Y123.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5 : SLICE_X48Y37.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5 : SLICE_X55Y58.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5 : SLICE_X25Y35.
 nf2_core/user_data_path/output_queues/store_pkt/rd_dst_oq_cmp_eq0000 : SLICE_X39Y111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7) : SLICE_X26Y123.
 nf2_core/core_256kb_0_reg_addr(215) : SLICE_X22Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86 : SLICE_X61Y79.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86 : SLICE_X62Y36.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86 : SLICE_X24Y57.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1) : SLICE_X91Y87.
 nf2_core/user_data_path/output_queues/store_pkt/N0 : SLICE_X30Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(4)11 : SLICE_X90Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)11 : SLICE_X92Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)27 : SLICE_X82Y93.
 nf2_core/user_data_path/input_arbiter/N6 : SLICE_X106Y138.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)115 : SLICE_X78Y106.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002650 : SLICE_X84Y120.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7) : SLICE_X36Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(12) : SLICE_X39Y135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9) : SLICE_X37Y135.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33 : SLICE_X121Y126.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33 : SLICE_X122Y71.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N24 : SLICE_X98Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N24 : SLICE_X90Y130.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N24 : SLICE_X68Y122.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N24 : SLICE_X67Y135.
 nf2_core/user_data_path/ids/module_regs/software_regs(12) : SLICE_X78Y126.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29 : SLICE_X51Y36.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29 : SLICE_X28Y61.
 nf2_core/user_data_path/ids/module_regs/software_regs(15) : SLICE_X85Y121.
 nf2_core/user_data_path/ids/module_regs/software_regs(45) : SLICE_X86Y120.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(74) : SLICE_X81Y129.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(78) : SLICE_X76Y127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121 :
SLICE_X39Y133.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X55Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X51Y37.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X67Y43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29 : SLICE_X27Y59.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X62Y75.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_rd_en : SLICE_X109Y117.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X72Y45.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_rd_en : SLICE_X106Y162.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13 : SLICE_X9Y106.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29 : SLICE_X54Y79.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29 : SLICE_X20Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)28 : SLICE_X77Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)28 : SLICE_X68Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)28 : SLICE_X78Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)28 : SLICE_X85Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)28 : SLICE_X68Y88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(4) :
SLICE_X24Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)28 : SLICE_X69Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)28 : SLICE_X75Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)28 : SLICE_X74Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)28 : SLICE_X74Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)28 : SLICE_X74Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)28 : SLICE_X78Y87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(6) : SLICE_X55Y123.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)29 : SLICE_X66Y45.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N69 : SLICE_X63Y75.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)161 : SLICE_X57Y100.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)125_1 : SLICE_X51Y73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N44 : SLICE_X61Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N44 : SLICE_X55Y34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N44 : SLICE_X32Y59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084 :
SLICE_X26Y146.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29 : SLICE_X53Y75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29 : SLICE_X64Y44.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X15Y22.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X98Y13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X71Y16.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20 : SLICE_X116Y6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N4 : SLICE_X26Y128.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N6 : SLICE_X51Y120.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN :
SLICE_X111Y161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084 :
SLICE_X35Y130.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(1) : SLICE_X114Y128.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X58Y78.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X54Y41.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X69Y47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10) : SLICE_X27Y63.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(10) : SLICE_X49Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(10) : SLICE_X54Y70.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(10) : SLICE_X24Y46.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13 : SLICE_X10Y101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11) : SLICE_X58Y79.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11) : SLICE_X68Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11) : SLICE_X26Y64.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(11) : SLICE_X55Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(11) : SLICE_X25Y45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8 : SLICE_X50Y123.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(0) : SLICE_X53Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N8 : SLICE_X30Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out_and0000 : SLICE_X57Y109.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_and0000 : SLICE_X62Y106.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)125 : SLICE_X80Y112.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wq2_rptr_bin(2) : SLICE_X100Y129.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X56Y73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X56Y34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X70Y40.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N91 : SLICE_X18Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N102 : SLICE_X59Y66.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N75 : SLICE_X81Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N12 : SLICE_X26Y129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(1) :
SLICE_X70Y127.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N77 : SLICE_X49Y30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N14 : SLICE_X24Y121.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18 : SLICE_X77Y49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N56 : SLICE_X32Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)8 : SLICE_X44Y124.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt_and00009 : SLICE_X96Y127.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12 : SLICE_X58Y69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12 : SLICE_X72Y39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41) : SLICE_X126Y141.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41) : SLICE_X106Y95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27 : SLICE_X64Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27 : SLICE_X67Y36.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X58Y71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X59Y36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X76Y42.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84 : SLICE_X31Y63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73 : SLICE_X61Y71.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N831 : SLICE_X56Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73 : SLICE_X61Y37.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N831 : SLICE_X24Y61.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20 : SLICE_X62Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X65Y35.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X79Y41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65 : SLICE_X62Y33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65 : SLICE_X19Y60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20 : SLICE_X63Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20 : SLICE_X69Y33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65 : SLICE_X62Y30.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65 : SLICE_X19Y59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65 : SLICE_X63Y33.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N4 : SLICE_X89Y109.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51) : SLICE_X103Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15) : SLICE_X67Y131.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17) : SLICE_X101Y106.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35) : SLICE_X65Y122.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(5) : SLICE_X31Y58.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12191 : SLICE_X113Y28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N43 : SLICE_X88Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44 : SLICE_X46Y106.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003161 : SLICE_X82Y121.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002716 : SLICE_X86Y111.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X33Y7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20 : SLICE_X39Y11.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20 : SLICE_X35Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20 : SLICE_X80Y13.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20 : SLICE_X40Y12.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X36Y4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X35Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49 : SLICE_X7Y8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7 : SLICE_X89Y9.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49 : SLICE_X38Y10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X35Y4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49 : SLICE_X34Y18.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20 : SLICE_X35Y6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20 : SLICE_X79Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2 :
SLICE_X22Y146.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1 :
SLICE_X25Y149.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/preprocess_vld : SLICE_X89Y110.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en12 : SLICE_X96Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181_2 :
SLICE_X34Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000 :
SLICE_X48Y108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0 : SLICE_X127Y141.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0 : SLICE_X131Y91.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(6) : SLICE_X32Y32.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N54 : SLICE_X5Y74.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N16 : SLICE_X97Y10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b_and000078_2 :
SLICE_X38Y137.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000078_2
: SLICE_X43Y103.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_1_not0001 : SLICE_X78Y113.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122 : SLICE_X96Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122 : SLICE_X114Y11.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5) : SLICE_X89Y98.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5) : SLICE_X66Y128.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N4 : SLICE_X133Y92.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)129 : SLICE_X76Y101.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(16) : SLICE_X98Y121.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20 : SLICE_X36Y7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(16) : SLICE_X25Y128.
 nf2_core/cpu_q_dma_rd_data(3)(8) : SLICE_X55Y60.
 nf2_core/cpu_q_dma_rd_data(2)(9) : SLICE_X77Y50.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(1) : SLICE_X66Y91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1)9 : SLICE_X31Y128.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb :
SLICE_X81Y44.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(8) : SLICE_X52Y85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1) : SLICE_X102Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000 : SLICE_X61Y81.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12) : SLICE_X56Y80.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12) : SLICE_X69Y48.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14 : SLICE_X74Y19.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14 : SLICE_X116Y13.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(5) : SLICE_X82Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N98 : SLICE_X86Y99.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000 : SLICE_X66Y49.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(9) : SLICE_X27Y38.
 nf2_core/user_data_path/ids/module_regs/software_regs(3) : SLICE_X73Y110.
 nf2_core/user_data_path/ids/module_regs/software_regs(32) : SLICE_X79Y116.
 nf2_core/user_data_path/ids/module_regs/software_regs(37) : SLICE_X79Y113.
 nf2_core/user_data_path/ids/module_regs/software_regs(39) : SLICE_X77Y114.
 nf2_core/user_data_path/ids/module_regs/software_regs(41) : SLICE_X68Y128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N523 : SLICE_X101Y69.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1 : SLICE_X34Y120.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001 : SLICE_X66Y88.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N62 : SLICE_X59Y31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0) : SLICE_X60Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0) : SLICE_X74Y41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0) : SLICE_X32Y63.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2 : SLICE_X66Y46.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X61Y72.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X62Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X77Y41.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232 : SLICE_X33Y62.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148 : SLICE_X61Y33.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X64Y80.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X64Y39.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X76Y46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162 : SLICE_X27Y61.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206 : SLICE_X68Y44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206 : SLICE_X21Y55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X58Y81.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X57Y38.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X68Y49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48 : SLICE_X27Y64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_b : SLICE_X51Y124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N93 : SLICE_X56Y74.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N93 : SLICE_X72Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N93 : SLICE_X26Y58.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N105 : SLICE_X58Y66.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N105 : SLICE_X70Y38.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N105 : SLICE_X28Y59.
 nf2_core/user_data_path/output_queues/store_pkt/N26 : SLICE_X7Y108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18 : SLICE_X56Y27.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6) : SLICE_X37Y117.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000116 : SLICE_X80Y121.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000015 : SLICE_X73Y102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11 : SLICE_X121Y132.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11 : SLICE_X66Y106.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N58 : SLICE_X60Y31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(9
) : SLICE_X29Y121.
 nf2_core/user_data_path/output_queues/store_pkt/N21 : SLICE_X32Y108.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000214 :
SLICE_X132Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000241/O :
SLICE_X130Y70.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000145 :
SLICE_X132Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)15_2 : SLICE_X78Y109.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000142 : SLICE_X96Y134.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R13 : SLICE_X131Y97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000 : SLICE_X79Y52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N549 : SLICE_X122Y70.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_b : SLICE_X45Y113.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en : SLICE_X108Y73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en : SLICE_X127Y101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en : SLICE_X70Y123.
 reset1_5 : SLICE_X136Y162.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X113Y122.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(1) : SLICE_X64Y102.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)132 :
SLICE_X106Y70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)119 :
SLICE_X98Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)132 :
SLICE_X105Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)208 :
SLICE_X108Y72.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)119 :
SLICE_X98Y80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)162 :
SLICE_X98Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)208 :
SLICE_X107Y69.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3) : SLICE_X89Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)132 :
SLICE_X104Y68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)162 :
SLICE_X101Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)208 :
SLICE_X106Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)132 :
SLICE_X104Y69.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N26 : SLICE_X101Y101.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)18 : SLICE_X13Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N771 : SLICE_X80Y98.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)2 : SLICE_X25Y60.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N29 : SLICE_X101Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)23 : SLICE_X87Y102.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1_bdd8 : SLICE_X56Y101.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X32Y7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7 : SLICE_X81Y8.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49 : SLICE_X41Y10.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X33Y9.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X80Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X42Y12.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49 : SLICE_X11Y10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241 : SLICE_X118Y120.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N241 : SLICE_X64Y96.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)49 : SLICE_X36Y13.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49 : SLICE_X33Y4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7 : SLICE_X78Y10.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49 : SLICE_X40Y9.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7 : SLICE_X10Y12.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(5) : SLICE_X37Y119.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N211 : SLICE_X93Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next14 : SLICE_X96Y109.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en4 : SLICE_X97Y123.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)1115 : SLICE_X72Y101.
 nf2_core/user_data_path/ids_in_data(9) : SLICE_X73Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)178_2 :
SLICE_X116Y68.
 nf2_core/user_data_path/ids_in_data(47) : SLICE_X64Y100.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(36) : SLICE_X76Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)23 : SLICE_X83Y99.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)10 : SLICE_X90Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)22 : SLICE_X93Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)22 : SLICE_X90Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)22 : SLICE_X93Y94.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R4 : SLICE_X127Y93.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0) : SLICE_X39Y138.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)46 :
SLICE_X97Y78.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)46 :
SLICE_X96Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)40 :
SLICE_X104Y71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1 :
SLICE_X35Y133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)46 :
SLICE_X94Y76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)86 :
SLICE_X102Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)46 :
SLICE_X97Y79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33 :
SLICE_X105Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)46 :
SLICE_X95Y75.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)86 :
SLICE_X102Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)46 :
SLICE_X94Y74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)86 :
SLICE_X102Y72.
 nf2_core/sram_reg_addr(5) : SLICE_X2Y108.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)146 : SLICE_X112Y64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(13) :
SLICE_X90Y102.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N191 : SLICE_X64Y88.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next19 : SLICE_X96Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)27 : SLICE_X77Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)27 : SLICE_X93Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)27 : SLICE_X85Y91.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)5 : SLICE_X92Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)5 : SLICE_X90Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)5 : SLICE_X93Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)5 : SLICE_X97Y83.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)5 : SLICE_X88Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)5 : SLICE_X91Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)5 : SLICE_X93Y88.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(21) : SLICE_X107Y112.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(29) : SLICE_X102Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(1) :
SLICE_X86Y105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(7) :
SLICE_X81Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(3) : SLICE_X69Y110.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23) : SLICE_X113Y58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_1 :
SLICE_X5Y129.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(7) : SLICE_X121Y56.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(11) : SLICE_X52Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(0)30 : SLICE_X56Y82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(27) : SLICE_X38Y118.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N545 : SLICE_X114Y68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14) : SLICE_X109Y131.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt_or00001_wg_cy(3) : SLICE_X60Y103.
 nf2_core/user_data_path/oq_in_reg_data(1).103480 : SLICE_X70Y110.
 nf2_core/user_data_path/oq_in_reg_data(3).103490 : SLICE_X70Y106.
 nf2_core/user_data_path/oq_in_reg_data(8).103509 : SLICE_X72Y121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_rd_req_good2_wg_cy
(5) : SLICE_X66Y102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12) :
SLICE_X42Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(16) :
SLICE_X42Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(22) :
SLICE_X42Y121.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_0_not000111_wg_cy(1) : SLICE_X67Y108.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/pflogic/pro
g_full_i_cmp_ge0000 : SLICE_X86Y157.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.109332 : SLICE_X68Y33.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X50Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X56Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f54 : SLICE_X56Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X26Y42.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1 : SLICE_X7Y72.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X49Y46.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X49Y47.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X57Y66.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X57Y67.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X27Y42.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X27Y43.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1 : SLICE_X8Y72.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55 : SLICE_X8Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X51Y40.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X57Y68.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56 : SLICE_X57Y69.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X26Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56 : SLICE_X26Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1 : SLICE_X5Y72.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56 : SLICE_X5Y73.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X48Y42.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X57Y70.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57 : SLICE_X57Y71.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X24Y44.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57 : SLICE_X24Y45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1 : SLICE_X7Y68.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X52Y48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X58Y72.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5 : SLICE_X58Y73.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X30Y46.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5 : SLICE_X30Y47.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6 : SLICE_X9Y78.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_94 : SLICE_X11Y106.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_94_4_f5 : SLICE_X11Y107.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_95 : SLICE_X30Y92.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_95_4_f5 : SLICE_X30Y93.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_96 : SLICE_X30Y98.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_97 : SLICE_X35Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_109 : SLICE_X33Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_109_4_f5 : SLICE_X33Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(28) :
SLICE_X50Y118.
 nf2_core/user_data_path/ids_in_reg_addr(11) : SLICE_X67Y102.
 nf2_core/in_data(7)(7) : SLICE_X84Y125.
 nf2_core/user_data_path/ids_in_data(3) : SLICE_X63Y88.
 nf2_core/user_data_path/ids_in_data(4) : SLICE_X65Y99.
 nf2_core/user_data_path/ids_in_data(5) : SLICE_X70Y98.
 nf2_core/user_data_path/ids_in_data(7) : SLICE_X67Y95.
 nf2_core/user_data_path/ids_in_data(8) : SLICE_X69Y94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(24) : SLICE_X41Y121.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_1 : SLICE_X102Y150.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_2 : SLICE_X106Y149.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_4 : SLICE_X102Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_16 : SLICE_X101Y98.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_23 : SLICE_X29Y128.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_24 : SLICE_X18Y128.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_29 : SLICE_X30Y120.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_31 : SLICE_X31Y116.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_33 : SLICE_X43Y123.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_37 : SLICE_X30Y140.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_42 : SLICE_X99Y88.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5> :
SLICE_X9Y14.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20 : SLICE_X10Y14.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)13 : SLICE_X11Y109.
 nf2_core/core_reg_wr_data(3) : SLICE_X13Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(18) : SLICE_X18Y112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43 : SLICE_X21Y61.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(15) : SLICE_X23Y116.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7 : SLICE_X23Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(6) : SLICE_X24Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N10 : SLICE_X26Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(21) :
SLICE_X26Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N26 : SLICE_X26Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(31) :
SLICE_X26Y119.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48 : SLICE_X26Y122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25) :
SLICE_X27Y117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48 : SLICE_X28Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000078_SW
2_1 : SLICE_X28Y110.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(18) :
SLICE_X28Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7) :
SLICE_X28Y124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(30) : SLICE_X28Y126.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(31) :
SLICE_X28Y140.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X29Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(28) : SLICE_X30Y127.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48 : SLICE_X31Y62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281 : SLICE_X31Y133.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7 : SLICE_X31Y137.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12) : SLICE_X31Y139.
 nf2_core/core_256kb_0_reg_wr_data(359) : SLICE_X32Y65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2 :
SLICE_X32Y130.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)9 : SLICE_X33Y125.
 rgmii_1_io/rgmii_rxd_reg(1) : SLICE_X34Y6.
 rgmii_2_io/rgmii_rxd_reg(3) : SLICE_X34Y7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20 : SLICE_X36Y12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N6 : SLICE_X36Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N14 : SLICE_X36Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N4 : SLICE_X37Y104.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0) : SLICE_X37Y118.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N4 : SLICE_X37Y134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25) :
SLICE_X39Y108.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1)9 : SLICE_X39Y132.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(1) : SLICE_X40Y112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N12 : SLICE_X41Y101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(28) :
SLICE_X41Y106.
 nf2_core/udp_reg_wr_data(20) : SLICE_X42Y110.
 nf2_core/udp_reg_addr(7) : SLICE_X42Y115.
 nf2_core/udp_reg_addr(1) : SLICE_X44Y122.
 nf2_core/udp_reg_addr(5) : SLICE_X45Y114.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000121_2 :
SLICE_X47Y109.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000078_2 :
SLICE_X47Y115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(24) : SLICE_X48Y126.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(10) : SLICE_X49Y115.
 nf2_core/user_data_path/oq_in_reg_data(9) : SLICE_X50Y126.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1 : SLICE_X52Y61.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(2) : SLICE_X52Y80.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(9) : SLICE_X52Y84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(23) : SLICE_X52Y124.
 nf2_core/core_256kb_0_reg_addr(227) : SLICE_X53Y44.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(1) : SLICE_X53Y81.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(3) : SLICE_X53Y82.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(6) : SLICE_X53Y83.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23) :
SLICE_X53Y117.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000 : SLICE_X54Y56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(24) :
SLICE_X54Y117.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(21) : SLICE_X54Y122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N631 : SLICE_X55Y41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21) :
SLICE_X55Y115.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N75 : SLICE_X56Y36.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)2 : SLICE_X58Y80.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48 : SLICE_X58Y82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48 : SLICE_X58Y84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148 : SLICE_X59Y70.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65 : SLICE_X59Y73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65 : SLICE_X59Y75.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch : SLICE_X59Y77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48 : SLICE_X59Y80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(13) : SLICE_X60Y102.
 nf2_core/user_data_path/oq_in_reg_addr(15) : SLICE_X61Y108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20 : SLICE_X62Y77.
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15) : SLICE_X62Y110.
 nf2_core/user_data_path/ids_in_data(1) : SLICE_X66Y94.
 nf2_core/user_data_path/ids_in_data(0) : SLICE_X66Y105.
 nf2_core/user_data_path/ids_in_reg_addr(15) : SLICE_X66Y107.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000195 : SLICE_X67Y110.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)2 : SLICE_X68Y45.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48 : SLICE_X68Y47.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N561 : SLICE_X68Y48.
 nf2_core/user_data_path/ids_in_data(34) : SLICE_X68Y93.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1) : SLICE_X68Y118.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48 : SLICE_X69Y44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)48 : SLICE_X69Y49.
 nf2_core/user_data_path/ids/module_regs/software_regs(33) : SLICE_X70Y112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N211 : SLICE_X70Y113.
 nf2_core/user_data_path/ids_in_data(37) : SLICE_X73Y98.
 nf2_core/user_data_path/op_lut_in_reg_addr(19) : SLICE_X75Y93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(11) : SLICE_X76Y90.
 nf2_core/user_data_path/ids_in_reg_data(5) : SLICE_X76Y113.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20 : SLICE_X77Y43.
 nf2_core/user_data_path/ids/module_regs/software_regs(34) : SLICE_X77Y112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1) : SLICE_X79Y47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)125 : SLICE_X80Y107.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(3) : SLICE_X81Y91.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1) : SLICE_X82Y103.
 nf2_core/user_data_path/ids/module_regs/software_regs(10) : SLICE_X82Y120.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N831 : SLICE_X84Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)5 : SLICE_X85Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)5 : SLICE_X85Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N85 : SLICE_X85Y100.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N112 : SLICE_X85Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)5 : SLICE_X85Y104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(15) :
SLICE_X85Y116.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)23 : SLICE_X86Y98.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(19) : SLICE_X87Y101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)10 : SLICE_X88Y86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)5 : SLICE_X88Y87.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)22 : SLICE_X88Y94.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N102 : SLICE_X89Y89.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(51) : SLICE_X90Y113.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)5 : SLICE_X91Y82.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)11 : SLICE_X91Y90.
 nf2_core/user_data_path/ids_in_data(12) : SLICE_X91Y92.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2 : SLICE_X92Y46.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)22 : SLICE_X93Y93.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(1) : SLICE_X94Y93.
 nf2_core/user_data_path/output_port_lookup/mac_1(26) : SLICE_X98Y89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N521 : SLICE_X100Y71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)162 :
SLICE_X100Y73.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_3 : SLICE_X100Y85.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5) : SLICE_X100Y96.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)162 :
SLICE_X101Y73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_7_REPLICA_72 : SLICE_X101Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_7 : SLICE_X101Y90.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)156 :
SLICE_X102Y75.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_40 : SLICE_X102Y77.
 nf2_core/user_data_path/output_port_lookup/mac_2(14) : SLICE_X102Y87.
 nf2_core/user_data_path/output_port_lookup/mac_1(24) : SLICE_X102Y89.
 nf2_core/user_data_path/output_port_lookup/mac_2(45) : SLICE_X102Y90.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7) : SLICE_X102Y102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39) : SLICE_X103Y80.
 nf2_core/user_data_path/output_port_lookup/mac_0(35) : SLICE_X103Y82.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_14 : SLICE_X103Y97.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_51 : SLICE_X103Y98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)132 :
SLICE_X104Y75.
 nf2_core/user_data_path/output_port_lookup/mac_1(1) : SLICE_X104Y78.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_5 : SLICE_X104Y85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)9 :
SLICE_X105Y74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(7) : SLICE_X105Y81.
 nf2_core/user_data_path/output_port_lookup/mac_0(12) : SLICE_X105Y84.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_44 : SLICE_X105Y95.
 nf2_core/user_data_path/output_port_lookup/mac_1(5) : SLICE_X106Y79.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57) : SLICE_X106Y90.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_17 : SLICE_X106Y94.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_45 : SLICE_X106Y96.
 nf2_core/user_data_path/output_port_lookup/mac_0(43) : SLICE_X107Y88.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_15 : SLICE_X107Y92.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49) : SLICE_X107Y94.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27) : SLICE_X107Y96.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_49 : SLICE_X107Y98.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_9 : SLICE_X108Y76.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25) : SLICE_X108Y97.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)7 :
SLICE_X109Y67.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_11 : SLICE_X109Y76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_10 : SLICE_X109Y79.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_12 : SLICE_X109Y90.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_13 : SLICE_X109Y91.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1> :
SLICE_X110Y67.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1> : SLICE_X114Y63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)9 :
SLICE_X120Y70.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R11 : SLICE_X126Y96.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R1 : SLICE_X128Y88.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R3 : SLICE_X131Y93.


The following Nets were re-routed.
----------------------------------
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(26).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(0).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_adjusted_checksum_mux0000_lut(0)_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(18).
 nf2_core/device_id_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(19).
 nf2_core/core_256kb_0_reg_req(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(17).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(33).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_full.
 nf2_core/tmp_debug(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(63).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 reset1_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2.
 nf2_core/in_data(3)(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 reset1_4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/core_256kb_0_reg_wr_data(492).
 reset1_3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/in_data(5)(20).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(21).
 nf2_core/in_data(5)(21).
 nf2_core/core_256kb_0_reg_addr(243).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/in_data(5)(23).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/tmp_debug(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(1)(40).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/core_256kb_0_reg_rd_data(361).
 nf2_core/tmp_debug(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(32).
 nf2_core/in_data(1)(32).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(3)(40).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/new_reg_req.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(24).
 nf2_core/core_256kb_0_reg_rd_data(504).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(25).
 nf2_core/core_256kb_0_reg_rd_data(505).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(5)(40).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/in_data(5)(24).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(44).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40).
 nf2_core/in_data(7)(40).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(33).
 nf2_core/in_data(3)(33).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/in_data(5)(33).
 nf2_core/core_reg_addr(18).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB.
 reset1_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(50).
 nf2_core/in_data(1)(50).
 nf2_core/user_data_path/op_lut_in_reg_addr(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_req_out_cmp_eq0000.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N28.
 nf2_core/in_data(5)(34).
 nf2_core/user_data_path/reset_2.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(3).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(3).
 nf2_core/in_data(5)(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N10.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(22).
 nf2_core/in_data(5)(52).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(28).
 nf2_core/in_data(5)(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_5_0.
 nf2_core/user_data_path/output_port_lookup/pkt_sent_to_cpu_bad_ttl.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N65.
 nf2_core/user_data_path/output_port_lookup/dest_ip_hit.
 nf2_core/user_data_path/output_port_lookup/ip_ttl_is_good.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)5.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36).
 nf2_core/in_data(7)(36).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(4).
 nf2_core/user_data_path/output_queues/remove_pkt/Result(6).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(38).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(23).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_not0001.
 nf2_core/user_data_path/udp_reg_master/state_cmp_eq0000.
 nf2_core/udp_reg_rd_data(1).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(15).
 nf2_core/wr_0_addr(4).
 nf2_core/user_data_path/output_queues/store_pkt/N0.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(4).
 nf2_core/user_data_path/output_queues/store_pkt/N11.
 nf2_core/user_data_path/output_queues/store_pkt/N7.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(4).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/in_data(5)(53).
 nf2_core/user_data_path/udp_reg_data_in(25).
 nf2_core/udp_reg_rd_data(25).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(16).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/in_data(5)(29).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(6).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0000.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(7).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(6).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(7).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/in_data(5)(46).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(9).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(9).
 nf2_core/in_data(5)(63).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(0).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(67).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(63).
 nf2_core/in_data(7)(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(9).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(28).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_c2n_d(28).
 nf2_core/in_data(5)(58).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_pkt_avail(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N0.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N54.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(22).
 reset1_5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(3).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(25).
 nf2_core/udp_reg_rd_data(10).
 nf2_core/udp_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(18).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ld_addr.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(43).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/current_port(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/op_lut_in_ctrl(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/in_fifo_ctrl(4)1.
 nf2_core/user_data_path/ids_in_ctrl(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
5).
 nf2_core/user_data_path/ids_in_reg_data(15).
 nf2_core/nf2_reg_grp_u/cpu_ack.
 nf2_core/user_data_path/op_lut_in_ctrl(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/in_fifo_ctrl(6)1.
 nf2_core/user_data_path/ids_in_ctrl(6).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(1).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21)146_1.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(21).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_a_and000043_1.
 nf2_core/user_data_path/output_queues/pkt_stored.
 nf2_core/user_data_path/output_queues/dst_oq(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20)146_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(20).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(23).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(11).
 nf2_core/cpci_reg_rd_data(11).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(24).
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14)11.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<
1>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(25).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(17).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/store_pkt/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(18).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(27).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(28).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(24).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(27).
 nf2_core/sram_reg_wr_data(8).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(40).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
3>.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(9).
 nf2_core/sram_reg_wr_data(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(38).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_q_dma_wr_data(0)(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N26.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N29.
 nf2_core/user_data_path/output_queues/store_pkt/rd_dst_oq_cmp_eq0000.
 nf2_core/user_data_path/output_queues/parsed_dst_oq(0).
 nf2_core/user_data_path/output_queues/oq_header_parser/wr_en.
 nf2_core/user_data_path/output_queues/store_pkt/dst_oq_next(0).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/ttl_new_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(0).
 nf2_core/user_data_path/output_queues/reset_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/pkt_chk_fifo_empty.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_nxt(0).
 nf2_core/sram_reg_wr_data(26).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(29).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state(1).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_nxt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_nxt(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_state_nxt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_state_nxt(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_state_nxt(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)133.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(52).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(35).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(71).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(71).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(49).
 nf2_core/wr_0_data(49).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(43).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_wr_data(43).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0004.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_data_n2c_nxt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<7>.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_wr_data(36).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<8>.
 nf2_core/core_256kb_0_reg_wr_data(493).
 nf2_core/core_256kb_0_reg_wr_data(494).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(44).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(23).
 nf2_core/core_256kb_0_reg_rd_data(503).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N16.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/write_a_or0000_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(4).
 nf2_core/user_data_path/udp_reg_data_in(20).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(20).
 nf2_core/udp_reg_rd_data(20).
 nf2_core/user_data_path/udp_reg_data_in(21).
 nf2_core/user_data_path/output_queues/rd_dst_addr.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_a_or0000.
 nf2_core/user_data_path/udp_reg_data_in(23).
 nf2_core/udp_reg_rd_data(23).
 nf2_core/sram_reg_addr(17).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(15).
 nf2_core/wr_0_req.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next_and0000.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(7).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(8).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(1).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(1).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(5).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0)23.
 nf2_core/user_data_path/output_queues/oq_regs/reg_addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(2).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(6).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(6).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_b.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(7).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N3.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10).
 nf2_core/user_data_path/ids_in_data(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>.
 nf2_core/user_data_path/op_lut_in_data(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11).
 nf2_core/user_data_path/ids_in_data(11).
 nf2_core/user_data_path/output_queues/rd_src_addr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/merge_update.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N64.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(20).
 nf2_core/user_data_path/ids_in_data(20).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(61).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(61).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/access_nxt(0).
 nf2_core/user_data_path/op_lut_in_data(12).
 nf2_core/user_data_path/ids_in_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/core_reg_addr(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1_not0001.
 nf2_core/core_reg_addr(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13).
 nf2_core/user_data_path/ids_in_data(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14).
 nf2_core/user_data_path/ids_in_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(10).
 nf2_core/user_data_path/output_queues/dst_oq_full(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15).
 nf2_core/user_data_path/ids_in_data(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N11.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40).
 nf2_core/user_data_path/ids_in_data(40).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32).
 nf2_core/user_data_path/ids_in_data(32).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/input_in_pkt_and0000.
 nf2_core/nf2_dma/cpci_txfifo_nearly_full.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41).
 nf2_core/user_data_path/ids_in_data(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33).
 nf2_core/user_data_path/ids_in_data(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42).
 nf2_core/user_data_path/ids_in_data(42).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(5).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(19).
 nf2_core/cpci_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(5).
 nf2_core/user_data_path/ids_in_data(34).
 nf2_core/user_data_path/output_port_lookup/mac_0(15).
 nf2_core/user_data_path/output_port_lookup/mac_1(15).
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15)58_2.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_op_queue_id_d(2).
 nf2_core/user_data_path/output_queues/oq_regs/addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N96.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43).
 nf2_core/user_data_path/ids_in_data(43).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35).
 nf2_core/user_data_path/ids_in_data(35).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/pkt_chk_fifo_dout.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_wr_local.
 nf2_core/in_wr(0).
 nf2_core/cpci_bus/p2n_addr(20).
 nf2_core/user_data_path/op_lut_in_data(44).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44).
 nf2_core/user_data_path/ids_in_data(44).
 nf2_core/user_data_path/op_lut_in_data(36).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36).
 nf2_core/user_data_path/ids_in_data(36).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(27).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45).
 nf2_core/user_data_path/ids_in_data(45).
 nf2_core/user_data_path/ids_in_data(37).
 nf2_core/user_data_path/ids_in_data(46).
 nf2_core/cpci_bus/p2n_addr(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38).
 nf2_core/user_data_path/ids_in_data(38).
 nf2_core/cpci_bus/p2n_addr(25).
 nf2_core/user_data_path/output_queues/pkt_removed.
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(1).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(1).
 nf2_core/user_data_path/ids_in_data(39).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(6).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(2)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(2)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N69.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1_not0001.
 nf2_core/user_data_path/ids/module_regs/hw_reg_ack_out.
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(0).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(15).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/oq_in_reg_data(1).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(2).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(13).
 nf2_core/user_data_path/oq_in_reg_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(8).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(3).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/oq_in_reg_data(3).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(4).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(10).
 nf2_core/user_data_path/oq_in_reg_data(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(9).
 nf2_core/user_data_path/oq_in_reg_data(6).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(8).
 nf2_core/user_data_path/oq_in_reg_data(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(8).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(7).
 nf2_core/user_data_path/oq_in_reg_data(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(9).
 nf2_core/user_data_path/oq_in_reg_data(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(3).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_ack_out_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(30).
 nf2_core/user_data_path/udp_reg_data_in(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(31).
 nf2_core/user_data_path/udp_reg_data_in(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(23).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(16).
 nf2_core/user_data_path/udp_reg_data_in(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0006.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0002.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(25).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(26).
 nf2_core/user_data_path/udp_reg_data_in(26).
 nf2_core/core_256kb_0_reg_wr_data(507).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/user_data_path/udp_reg_data_in(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(7).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/dma_vld_c2n_d.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(27).
 nf2_core/user_data_path/udp_reg_data_in(27).
 nf2_core/core_256kb_0_reg_wr_data(502).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/core_256kb_0_reg_wr_data(508).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(19).
 nf2_core/user_data_path/udp_reg_data_in(19).
 nf2_core/nf2_dma/nf2_dma_regs/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(28).
 nf2_core/user_data_path/udp_reg_data_in(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/core_4mb_reg_wr_data(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_6_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(6).
 nf2_core/user_data_path/output_queues/dst_oq_full(6).
 nf2_core/nf2_dma/sys_txfifo_rd_data(7).
 nf2_core/cpu_q_dma_wr_data(2)(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(4).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(2).
 nf2_core/cpci_reg_wr_data(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(3).
 nf2_core/cpci_reg_wr_data(3).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(3).
 nf2_core/wr_0_data(9).
 nf2_core/user_data_path/ids_in_data(9).
 nf2_core/user_data_path/output_queues/store_pkt/N10.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R1.
 nf2_core/user_data_path/output_queues/remove_pkt/Result(1).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N40.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_prog_full.
 nf2_core/cpu_q_dma_can_wr_pkt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(10).
 nf2_core/in_data(7)(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_max_pkts_in_q_held(5).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(3).
 nf2_core/cpci_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(0).
 nf2_core/udp_reg_wr_data(8).
 nf2_core/user_data_path/udp_reg_data_in(8).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(8).
 nf2_core/user_data_path/in_arb_in_reg_data(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/in_data(3)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(2).
 nf2_core/user_data_path/op_lut_in_reg_data(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(23).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(8).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(8).
 nf2_core/cpci_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000325.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(18).
 nf2_core/nf2_dma/sys_rxfifo_nearly_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_vld_out.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000149.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_vld_out.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N3.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_vld_out.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N3.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N84.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/pkt_vld_out.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N30.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd2-In.
 nf2_core/in_data(5)(12).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/choose_nxt.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(1).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)10.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)24.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ack_nxt_cmp_ne0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_a.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_not0001.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_init.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(21).
 nf2_core/in_data(1)(21).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(6).
 nf2_core/in_data(1)(13).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(7).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(42).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(33).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(16).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(7).
 nf2_core/user_data_path/output_port_lookup/output_port(0).
 nf2_core/user_data_path/output_port_lookup/pkt_forwarded.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(0).
 nf2_core/in_data(3)(13).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(7).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(70).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(51).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(52).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(42).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(43).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(33).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(34).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(15).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(16).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(6).
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(1).
 nf2_core/user_data_path/output_port_lookup/pkt_sent_from_cpu.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(60).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(42).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(15).
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<43>.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(3).
 nf2_core/user_data_path/output_port_lookup/mac_0(33).
 nf2_core/user_data_path/output_port_lookup/mac_1(33).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)58_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<9>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<11>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<13>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<36>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<38>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<39>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<43>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<46>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<47>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d3<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<14>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<36>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<38>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<39>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<40>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<41>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<42>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<45>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<46>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<47>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<51>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<52>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<53>.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(5).
 nf2_core/in_data(7)(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<10>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<16>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<36>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<37>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<50>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<51>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<52>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<44>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<53>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<6>.
 nf2_core/out_data(1)(61).
 nf2_core/out_data(1)(63).
 nf2_core/out_data(1)(28).
 nf2_core/out_data(1)(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<12>.
 nf2_core/user_data_path/output_port_lookup/output_port(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>.
 nf2_core/out_data(3)(25).
 nf2_core/out_data(3)(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<3>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<15>.
 nf2_core/out_data(5)(54).
 nf2_core/out_data(5)(31).
 nf2_core/out_data(5)(17).
 nf2_core/out_data(5)(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<8>.
 nf2_core/out_data(7)(57).
 nf2_core/out_data(7)(60).
 nf2_core/out_data(7)(61).
 nf2_core/out_data(7)(54).
 nf2_core/out_data(7)(40).
 nf2_core/out_data(7)(29).
 nf2_core/out_data(7)(30).
 nf2_core/out_data(7)(31).
 nf2_core/out_data(7)(18).
 nf2_core/out_data(7)(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<0>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<1>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<2>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<4>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<17>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_0.
 nf2_core/user_data_path/output_port_lookup/pkt_sent_to_cpu_lpm_miss.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N109.
 nf2_core/user_data_path/output_port_lookup/ip_hdr_has_options.
 nf2_core/user_data_path/output_port_lookup/lpm_lookup_hit.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)1.
 nf2_core/cpci_reg_rd_data(16).
 nf2_core/cpci_reg_rd_data(17).
 nf2_core/cpci_reg_rd_data(27).
 nf2_core/cpci_reg_wr_data(5).
 nf2_core/cpci_reg_wr_data(6).
 nf2_core/cpci_reg_wr_data(7).
 nf2_core/cpci_reg_wr_data(9).
 nf2_core/cpci_reg_wr_data(13).
 nf2_core/cpci_reg_wr_data(15).
 nf2_core/cpci_reg_wr_data(19).
 nf2_core/cpci_reg_wr_data(20).
 nf2_core/cpci_reg_wr_data(27).
 nf2_core/cpci_reg_wr_data(29).
 nf2_core/cpci_reg_wr_data(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_ack.
 nf2_core/in_data(1)(30).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<2>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2>.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/addr_good12.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/mem/tmp_ram_rd_en.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/ram_wr_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/in_data(1)(22).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_rxclk.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<2>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(4).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(5).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(9).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(16).
 nf2_core/out_data(7)(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/out_data(6)(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_cnt_d1(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(2).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<3>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<2>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/out_data(5)(35).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1.
 nf2_core/in_data(1)(14).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbin(3).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wfull_val4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(2).
 nf2_core/out_data(3)(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_31_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_0(12).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<6>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<5>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<1>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count_d1<0>.
 nf2_core/user_data_path/op_lut_in_reg_data(13).
 nf2_core/user_data_path/output_port_lookup/mac_0(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count_d1<0>.
 nf2_core/out_data(1)(0).
 nf2_core/out_data(1)(14).
 nf2_core/out_data(1)(32).
 nf2_core/user_data_path/output_port_lookup/mac_0(14).
 nf2_core/user_data_path/op_lut_in_reg_data(22).
 nf2_core/user_data_path/output_port_lookup/mac_0(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/rd_data_b(7).
 nf2_core/user_data_path/output_port_lookup/mac_0(23).
 nf2_core/in_data(3)(14).
 nf2_core/user_data_path/output_port_lookup/mac_0(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N30.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_47_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_0(32).
 nf2_core/user_data_path/op_lut_in_reg_data(17).
 nf2_core/user_data_path/output_port_lookup/mac_0(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/in_data(5)(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_in_q_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/rd_data_b(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_31_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N38.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/user_data_path/op_lut_in_reg_data(18).
 nf2_core/user_data_path/output_port_lookup/mac_0(18).
 nf2_core/user_data_path/output_port_lookup/mac_0(26).
 nf2_core/user_data_path/output_port_lookup/mac_1(26).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(26)58_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(32).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(34).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(35).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<21>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<24>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<54>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<55>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<59>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<61>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<63>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<67>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<68>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<69>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<71>.
 nf2_core/user_data_path/output_port_lookup/mac_0(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/max_pkts_in_q_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(32).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(33).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(35).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<25>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<32>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<33>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<54>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<55>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<56>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<57>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<60>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<64>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<65>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<66>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<67>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<68>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<69>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<35>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<71>.
 nf2_core/user_data_path/output_port_lookup/mac_0(42).
 nf2_core/in_data(3)(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_din(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<18>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<31>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<54>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<55>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<58>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<63>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<69>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<70>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<62>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/mem/dout_mem<71>.
 nf2_core/user_data_path/output_port_lookup/mac_1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/user_data_path/output_port_lookup/mac_0(35).
 nf2_core/user_data_path/output_port_lookup/mac_1(42).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42)58_2.
 nf2_core/out_data(3)(47).
 nf2_core/user_data_path/output_port_lookup/mac_0(43).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(9).
 nf2_core/out_data(5)(47).
 nf2_core/out_data(5)(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<20>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<27>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<34>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<26>.
 nf2_core/user_data_path/op_lut_in_reg_data(21).
 nf2_core/user_data_path/output_port_lookup/mac_1(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/in_data(3)(23).
 nf2_core/out_data(7)(36).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<19>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<22>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<23>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<28>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/mem/dout_mem<29>.
 nf2_core/user_data_path/output_port_lookup/mac_1(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(13).
 nf2_core/user_data_path/op_lut_in_reg_data(30).
 nf2_core/user_data_path/output_port_lookup/mac_1(30).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(39).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(45).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(47).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(57).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(58).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(64).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(65).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(69).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(70).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_data(71).
 nf2_core/user_data_path/output_port_lookup/mac_1(23).
 nf2_core/user_data_path/op_lut_in_reg_data(31).
 nf2_core/user_data_path/output_port_lookup/mac_1(31).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(9).
 nf2_core/user_data_path/op_lut_in_reg_data(15).
 nf2_core/user_data_path/output_port_lookup/mac_0(47).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_we_a.
 nf2_core/sram_reg_wr_data(7).
 nf2_core/out_data(4)(39).
 nf2_core/user_data_path/output_port_lookup/mac_1(16).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N17.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N8.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N11.
 nf2_core/user_data_path/output_port_lookup/mac_1(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N90.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_num_words_left_done_held.
 nf2_core/user_data_path/output_port_lookup/mac_1(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N15.
 nf2_core/user_data_path/op_lut_in_reg_data(25).
 nf2_core/user_data_path/output_port_lookup/mac_1(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_1_47_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_1(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/dst_oq_low_addr(6).
 nf2_core/user_data_path/output_queues/src_oq_low_addr(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_31_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_2(10).
 nf2_core/in_data(7)(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/rd_data_b(31).
 nf2_core/user_data_path/output_port_lookup/mac_1(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_rd_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/rd_data_b(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/rd_data_b(31).
 nf2_core/user_data_path/output_port_lookup/mac_2(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(1).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(3).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(4).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(8).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(9).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(12).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(14).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(15).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(16).
 nf2_core/user_data_path/output_queues/src_oq_rd_addr(17).
 nf2_core/user_data_path/op_lut_in_reg_data(19).
 nf2_core/user_data_path/output_port_lookup/mac_1(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp0.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/write_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_rd_data(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/rd_data_b(31).
 nf2_core/user_data_path/output_port_lookup/mac_1(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N80.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_tx_data(0).
 nf2_core/user_data_path/output_port_lookup/mac_1(43).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/user_data_path/op_lut_in_reg_data(28).
 nf2_core/user_data_path/output_port_lookup/mac_1(28).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_tx_data(3).
 nf2_core/user_data_path/output_port_lookup/mac_1(44).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(13).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(0).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(3).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(6).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(7).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(8).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(14).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(18).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(19).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(27).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(28).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(29).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(30).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(31).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(33).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(34).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(35).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(1).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(2).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(3).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(9).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(10).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(12).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(16).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(19).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(20).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(21).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(22).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(24).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(25).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(26).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(28).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(31).
 nf2_core/user_data_path/output_port_lookup/arp_rd_mac(32).
 nf2_core/user_data_path/output_port_lookup/mac_2(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux00009.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_mux000036.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(41).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data(43).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(2).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(3).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(4).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(9).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(13).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(14).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(16).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(17).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(20).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(4).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(24).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(25).
 nf2_core/user_data_path/output_port_lookup/arp_rd_ip(27).
 nf2_core/user_data_path/output_port_lookup/mac_2(15).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(4).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_wr_addr(2).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(8).
 nf2_core/user_data_path/output_port_lookup/mac_2(23).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N23.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N14.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(37).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data(39).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(9).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(10).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(11).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(18).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(20).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_din(31).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(2).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(3).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(6).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(9).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(10).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(11).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(12).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(13).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(14).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(16).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(17).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(18).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(21).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(22).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(23).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(28).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_ip(30).
 nf2_core/user_data_path/output_port_lookup/mac_1(39).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(10).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(12).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(13).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(26).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_data_mask(30).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(0).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(1).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(2).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(8).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(10).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(11).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(12).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(15).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(16).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(17).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(18).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(21).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(22).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(23).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(24).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(26).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(28).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(30).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_rd_mask_inverted(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_2_47_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_2(40).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/user_data_path/output_port_lookup/mac_2(17).
 nf2_core/user_data_path/output_port_lookup/mac_2(33).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_tx_data(5).
 nf2_core/user_data_path/output_port_lookup/mac_2(18).
 nf2_core/user_data_path/output_port_lookup/mac_2(26).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/rd_data_b(31).
 nf2_core/user_data_path/output_port_lookup/mac_2(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/write_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/rd_data_b(31).
 nf2_core/user_data_path/output_port_lookup/mac_2(27).
 nf2_core/in_data(7)(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/rd_data_b(18).
 nf2_core/user_data_path/output_port_lookup/mac_2(35).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_queue_en_sync.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(6).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_src(8).
 nf2_core/user_data_path/op_lut_in_reg_data(4).
 nf2_core/user_data_path/output_port_lookup/mac_2(36).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(54).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(36).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(37).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(28).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(19).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(7
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/gmac_rx_data_d1(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(64).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(45).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(27).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(18).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(19).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(1).
 nf2_core/user_data_path/output_port_lookup/mac_2(29).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(63).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(45).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(46).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(36).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(37).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(19).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(9).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(10).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(1).
 nf2_core/user_data_path/output_port_lookup/mac_2(37).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/in_data(7)(16).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(64).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(45).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(36).
 nf2_core/user_data_path/output_port_lookup/mac_2(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_31_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_3(30).
 nf2_core/user_data_path/output_port_lookup/mac_2(38).
 nf2_core/user_data_path/output_port_lookup/mac_2(46).
 nf2_core/in_data(1)(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(2).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(3).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(6).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(7).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(8).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(9).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(12).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(14).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(15).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(16).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(17).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(8
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(8).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(66).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(56).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(57).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(47).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(48).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(29).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(20).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(11).
 nf2_core/user_data_path/output_port_lookup/mac_3(23).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(56).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(48).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(38).
 nf2_core/user_data_path/output_port_lookup/mac_3(31).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(66).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(57).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(38).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(39).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(29).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(21).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(11).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(12).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(3).
 nf2_core/user_data_path/output_port_lookup/mac_2(39).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(48).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(30).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(2).
 nf2_core/user_data_path/output_port_lookup/mac_3(16).
 nf2_core/core_4mb_reg_wr_data(53).
 nf2_core/core_256kb_0_reg_wr_data(341).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(21).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/write_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(24).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/rd_data_b(29).
 nf2_core/in_data(3)(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_we_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/ram_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_dst(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_src(15).
 nf2_core/user_data_path/output_port_lookup/mac_3(18).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_din(10).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(4).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(6).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(7).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(8).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(10).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(11).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(12).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(15).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(18).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(19).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(23).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(26).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(29).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(30).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_rd_ip(31).
 nf2_core/user_data_path/output_port_lookup/mac_3(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(45).
 nf2_core/in_data(5)(41).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1417.
 nf2_core/user_data_path/output_port_lookup/mac_3(27).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(17).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_cmp_din(16).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1501.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1481.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_3_47_not0001.
 nf2_core/user_data_path/output_port_lookup/mac_3(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N100.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1457.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1456.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1449.
 nf2_core/user_data_path/output_port_lookup/mac_3(37).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1513.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1507.
 nf2_core/core_256kb_0_reg_wr_data(353).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/wr_rst
_comb.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(4).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(49).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(50).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(41).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(22).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(23).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(13).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_dout(14).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(58).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(49).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(50).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(22).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(14).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_dout(5).
 nf2_core/core_256kb_0_reg_wr_data(358).
 nf2_core/in_data(7)(41).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(41).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(32).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_dout(23).
 nf2_core/core_256kb_0_reg_wr_data(359).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/gmac_rx_data_d1(5).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_dout(40).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N515.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1700.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N78.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1721.
 nf2_core/user_data_path/output_port_lookup/next_hop_ip(14).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N1.
 nf2_core/user_data_path/output_port_lookup/next_hop_ip(25).
 nf2_core/in_data(7)(25).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1726.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1727.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1730.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1534.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_we_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/write_data_b(17).
 nf2_core/user_data_path/output_queues/src_oq_high_addr(5).
 nf2_core/core_256kb_0_reg_wr_data(454).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000.
 nf2_core/user_data_path/output_queues/removed_oq(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/core_256kb_0_reg_wr_data(480).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(2).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(3).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(5).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack.
 nf2_core/user_data_path/output_queues/removed_oq(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(3).
 nf2_core/user_data_path/output_queues/remove_pkt/N15.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_req.
 N428.
 nf2_core/rd_0_req.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(2).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state(1).
 nf2_core/in_data(1)(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3.
 nf2_core/in_data(1)(18).
 nf2_core/core_256kb_0_reg_wr_data(487).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)13.
 nf2_core/user_data_path/output_queues/remove_pkt/N7.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)9.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/in_data(3)(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/N8.
 nf2_core/user_data_path/output_queues/stored_pkt_total_word_length(5).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)9.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0004.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next_and0000.
 nf2_core/core_256kb_0_reg_grp/int_reg_req_9_or0000.
 nf2_core/core_256kb_0_reg_wr_data(314).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/core_256kb_0_reg_rd_data(509).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(42).
 nf2_core/in_data(5)(42).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(21).
 nf2_core/in_data(7)(50).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/in_data(7)(34).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(12).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N22.
 nf2_core/nf2_dma/pkt_len(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_stored.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_removed.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(1).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_0_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N60.
 nf2_core/in_data(1)(27).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/pkt_dropped.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N62.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_req_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N60.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N60.
 nf2_core/in_data(1)(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/in_data(3)(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(4).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(29).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/in_data(3)(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N88.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_1_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_1_not0001.
 nf2_core/core_256kb_0_reg_wr_data(367).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(12).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(3).
 nf2_core/core_256kb_0_reg_wr_data(396).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(27).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(27).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(7).
 nf2_core/core_256kb_0_reg_wr_data(397).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_rx_clk.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(11).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(19).
 nf2_core/in_data(3)(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_3_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N411.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)3.
 nf2_core/core_256kb_0_reg_wr_data(481).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N98.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_byte_cnt_delta(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(6).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000125.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB.
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/initialize_oq(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_0_mux000052.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(38).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(3).
 nf2_core/in_data(7)(43).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(46).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In21.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(27).
 nf2_core/in_data(7)(27).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(0)9.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/in_data(1)(52).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_queue_delta(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(24).
 nf2_core/core_256kb_0_reg_wr_data(349).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(24).
 nf2_core/core_256kb_0_reg_rd_data(344).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In10.
 nf2_core/core_256kb_0_reg_grp/N6.
 nf2_core/core_4mb_reg_addr(39).
 nf2_core/core_256kb_0_reg_addr(136).
 nf2_core/core_256kb_0_reg_addr(137).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<10>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<10>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_2_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_2_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(56).
 nf2_core/in_data(3)(52).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/core_256kb_0_reg_wr_data(506).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/in_data(3)(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min_not0001_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(17)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3_and0007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_3_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_3_not0001.
 nf2_core/nf2_dma/cpci_cpu_q_dma_can_wr_pkt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/in_data(3)(36).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/rd_0_addr(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_min(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(18)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)54.
 nf2_core/user_data_path/op_lut_in_reg_rd_wr_L.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_rd_wr_L_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_delayed_or0000.
 nf2_core/core_reg_rd_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_or0000.
 nf2_core/user_data_path/oq_in_reg_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(11).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(22).
 nf2_core/core_reg_rd_data(28).
 rgmii_3_io/rgmii_rxd_reg(0).
 rgmii_3_io/gmii_rxd_reg(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)54.
 nf2_core/user_data_path/oq_in_reg_data(15).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_b_delayed_or0000.
 nf2_core/core_4mb_reg_rd_data(61).
 rgmii_3_io/rgmii_rxd_reg(1).
 rgmii_3_io/gmii_rxd_reg(1).
 nf2_core/core_4mb_reg_rd_data(54).
 rgmii_3_io/rgmii_rxd_reg(6).
 rgmii_3_io/gmii_rxd_reg(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/core_4mb_reg_rd_data(35).
 nf2_core/core_reg_rd_data(3).
 rgmii_3_io/rgmii_rxd_reg(7).
 rgmii_3_io/gmii_rxd_reg(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(10).
 nf2_core/core_reg_rd_data(9).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbinnext(3).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/in_data(5)(36).
 nf2_core/core_reg_rd_data(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/core_reg_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/core_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(27).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N01.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/core_reg_rd_data(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N70.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)86.
 nf2_core/core_reg_rd_data(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N72.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_and0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/preprocess_vld.
 nf2_core/user_data_path/op_lut_in_data(16).
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N14.
 nf2_core/nf2_dma/pkt_len(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)59.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_or0001.
 nf2_core/user_data_path/output_port_lookup/output_port(1).
 nf2_core/user_data_path/output_port_lookup/is_broadcast.
 nf2_core/user_data_path/output_port_lookup/output_port(2).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_wr_data(6).
 nf2_core/user_data_path/output_port_lookup/output_port(3).
 nf2_core/in_data(7)(28).
 nf2_core/core_reg_rd_data(8).
 nf2_core/user_data_path/output_port_lookup/output_port(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_words_left_cmp_le0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000037.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000016.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_mux0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst_wr_done.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_0_not0001.
 nf2_core/core_reg_addr(13).
 nf2_core/user_data_path/output_port_lookup/output_port(5).
 nf2_core/user_data_path/output_port_lookup/output_port(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_4_or0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/in_data(3)(61).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N94.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_held(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(9).
 nf2_core/wr_0_addr(10).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(14).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_sent.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_d1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N28.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(57).
 nf2_core/in_data(3)(53).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(11).
 nf2_core/wr_0_addr(11).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/addr_nxt(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(6).
 nf2_core/wr_0_addr(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(12).
 nf2_core/wr_0_addr(14).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(15).
 nf2_core/wr_0_addr(15).
 nf2_core/rd_0_addr(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/wr_0_addr(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/in_data(3)(45).
 nf2_core/wr_0_addr(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_empty.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.aligned64.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(40).
 nf2_core/cpu_q_dma_rd(3).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(18).
 nf2_core/wr_0_addr(18).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(25).
 nf2_core/core_256kb_0_reg_addr(162).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(42).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(6).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/user_data_path/op_lut_in_data(26).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N19.
 nf2_core/user_data_path/op_lut_in_data(18).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(18).
 nf2_core/core_4mb_reg_addr(21).
 nf2_core/core_256kb_0_reg_wr_data(340).
 nf2_core/core_256kb_0_reg_wr_data(331).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(20).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(10).
 nf2_core/in_data(7)(61).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(44).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_byte_cnt_not000120_2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(36).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(37).
 nf2_core/core_4mb_reg_rd_wr_L(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_and0000.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_good.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1_and0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/ram_addr_a(1)23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_pulled.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(14).
 nf2_core/core_256kb_0_reg_wr_data(344).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/core_256kb_0_reg_addr(135).
 nf2_core/core_256kb_0_reg_addr(134).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good49.
 nf2_core/in_data(7)(45).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_and0000.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(31).
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next14.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_0_vld.
 nf2_core/user_data_path/output_queues/remove_pkt/header_parse_state_next19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(15).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(28).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(40).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(16).
 nf2_core/in_data(7)(29).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(41).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/core_256kb_0_reg_rd_data(483).
 nf2_core/core_reg_rd_data(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(50).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/in_data(1)(62).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(58).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(31).
 nf2_core/core_256kb_0_reg_rd_data(511).
 nf2_core/core_reg_rd_data(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(51).
 nf2_core/core_4mb_reg_rd_data(46).
 nf2_core/core_4mb_reg_grp/_varindex0000(14).
 nf2_core/core_reg_rd_data(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(59).
 nf2_core/core_reg_rd_data(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(44).
 nf2_core/in_data(1)(54).
 nf2_core/core_reg_rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)27.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(54).
 nf2_core/nf2_dma/sys_rxfifo_wr.
 nf2_core/cpu_q_dma_rd_data(2)(13).
 nf2_core/cpu_q_dma_rd_data(3)(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)59.
 nf2_core/cpu_q_dma_rd_data(3)(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(18).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(58).
 nf2_core/cpu_q_dma_rd_data(3)(16).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(59).
 nf2_core/cpu_q_dma_rd_data(2)(17).
 nf2_core/user_data_path/output_port_lookup/ip_arp/lookup_ack.
 nf2_core/user_data_path/output_port_lookup/arp_lookup_hit.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(3).
 nf2_core/cpu_q_dma_rd_data(2)(18).
 nf2_core/cpu_q_dma_rd_data(3)(18).
 nf2_core/cpu_q_dma_rd_data(1)(18).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N107.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/cpu_q_dma_rd_data(3)(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N107.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N52.
 nf2_core/cpu_q_dma_rd_data(0)(20).
 nf2_core/cpu_q_dma_rd_data(1)(20).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N107.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/in_data(3)(46).
 nf2_core/cpu_q_dma_rd_data(3)(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N107.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(11).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_cmp_eq000012.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(2).
 nf2_core/cpu_q_dma_nearly_full(3).
 nf2_core/cpu_q_dma_nearly_full(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/txfifo_rd_inc14.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_delayed.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(12).
 nf2_core/user_data_path/oq_in_reg_addr(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(13).
 nf2_core/user_data_path/oq_in_reg_addr(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(15).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(14).
 nf2_core/user_data_path/oq_in_reg_addr(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(14).
 nf2_core/user_data_path/oq_in_reg_addr(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_stored_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(14).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(8).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(14).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(2).
 nf2_core/in_data(5)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(2).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N591.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q_7_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left_7_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_num_pkts_in_q_done_held.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(5).
 nf2_core/user_data_path/op_lut_in_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(10).
 nf2_core/user_data_path/ids_in_reg_data(12).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_file_1_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N23.
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)21.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(18).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N0.
 nf2_core/in_data(7)(62).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(10).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/addr_good.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)9.
 nf2_core/in_data(7)(54).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)9.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_dst(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt(1)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)9.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(5).
 nf2_core/nf2_dma/nf2_dma_que_intfc/N10.
 nf2_core/nf2_dma/pkt_len(5).
 nf2_core/nf2_dma/nf2_dma_que_intfc/pkt_len_nxt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/in_data(1)(63).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(2).
 nf2_core/user_data_path/op_lut_in_reg_addr(22).
 nf2_core/user_data_path/op_lut_in_reg_addr(14).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(3).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)4.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd9.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd1.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd1-In.
 nf2_core/user_data_path/op_lut_in_reg_addr(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)9.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N5.
 nf2_core/user_data_path/op_lut_in_reg_addr(16).
 nf2_core/user_data_path/op_lut_in_reg_addr(18).
 nf2_core/user_data_path/op_lut_in_reg_addr(19).
 nf2_core/core_256kb_0_reg_rd_data(323).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)114.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(1).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(2).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr(2).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr(3).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/sync_r2w/wq1_rptr(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/core_reg_wr_data(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_pkt_sent_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(26).
 nf2_core/nf2_dma/cpci_rxfifo_empty.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/store_pkt/N9.
 nf2_core/user_data_path/output_queues/store_pkt/store_state(6).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(1).
 nf2_core/user_data_path/output_queues/store_pkt/store_state(0).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(28).
 nf2_core/udp_reg_rd_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)59.
 nf2_core/user_data_path/op_lut_in_ctrl(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_or000044.
 nf2_core/user_data_path/op_lut_in_ctrl(5).
 nf2_core/user_data_path/op_lut_in_ctrl(0).
 nf2_core/user_data_path/op_lut_in_ctrl(2).
 nf2_core/user_data_path/op_lut_in_ctrl(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_or0000.
 nf2_core/core_256kb_0_reg_addr(226).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_0.
 nf2_core/user_data_path/output_port_lookup/pkt_dropped_wrong_dst_mac.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)8.
 nf2_core/core_256kb_0_reg_addr(214).
 nf2_core/udp_reg_rd_data(31).
 nf2_core/core_256kb_0_reg_addr(227).
 nf2_core/in_data(1)(56).
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_goodframe.
 nf2_core/core_256kb_0_reg_addr(215).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(19).
 nf2_core/in_data(1)(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(19).
 nf2_core/core_4mb_reg_rd_data(32).
 nf2_core/core_4mb_reg_grp/_varindex0000(0).
 nf2_core/core_reg_rd_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(0).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(14).
 nf2_core/udp_reg_rd_data(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/in_data(3)(48).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(9).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wq2_rptr(1).
 nf2_core/user_data_path/output_queues/oq_regs/max_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_ack.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(52).
 nf2_core/in_data(5)(48).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(2).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7.
 nf2_core/nf2_dma/cpci_txfifo_wr_pkt_vld.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd7-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(0)9.
 nf2_core/in_data(7)(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(0)9.
 nf2_core/in_data(7)(48).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(4)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(4)10.
 nf2_core/user_data_path/output_port_lookup/mac_1(36).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N70.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N73.
 nf2_core/in_data(1)(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt25_1.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt4.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt9.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_pulled_nxt.
 nf2_core/in_data(1)(49).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(8).
 nf2_core/user_data_path/udp_reg_master/count(7).
 nf2_core/udp_reg_req.
 nf2_core/user_data_path/udp_reg_master/count_mux0000(0).
 nf2_core/user_data_path/op_lut_in_reg_addr(1).
 nf2_core/user_data_path/output_port_lookup/mac_3(8).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)33.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)5.
 nf2_core/user_data_path/output_port_lookup/mac_1(40).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/in_data(3)(57).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)10.
 nf2_core/user_data_path/output_port_lookup/mac_2(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0013.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)36.
 nf2_core/user_data_path/output_port_lookup/from_cpu_output_port(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(18).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(49).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(50).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(18).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001150.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(51).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(19).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001250.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000093.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(5).
 nf2_core/user_data_path/op_lut_in_wr.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0006.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000025.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq000012.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/in_data(7)(57).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001332.
 nf2_core/in_data(7)(49).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(52).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(52).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(21).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(39).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003032.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(5).
 nf2_core/in_data(1)(58).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002322.
 nf2_core/core_reg_wr_data(9).
 nf2_core/core_4mb_reg_wr_data(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003122.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N70.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(20).
 nf2_core/user_data_path/op_lut_in_data(60).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002250.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10).
 nf2_core/user_data_path/ids_in_reg_data(8).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(11)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(11)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(11).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(53).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001550.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(29).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(20)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(20).
 nf2_core/user_data_path/output_port_lookup/mac_2(20).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(20)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(20).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(12).
 nf2_core/user_data_path/output_port_lookup/mac_2(12).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_rxclk.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/pulse_in_clkA_d1.
 nf2_core/user_data_path/output_port_lookup/mac_1(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(35).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002432.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(6).
 nf2_core/in_data(7)(58).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(21)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(21).
 nf2_core/user_data_path/output_port_lookup/mac_2(21).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(21)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(21).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(56).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt(24).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(56).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001822.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(13)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(13).
 nf2_core/user_data_path/output_port_lookup/mac_2(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(13)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(55).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001750.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(62).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(62).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002550.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001376.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(30)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(30).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(30)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(30).
 nf2_core/user_data_path/output_queues/enable_send_pkt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N72.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(63).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(63).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002650.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(22).
 nf2_core/user_data_path/output_port_lookup/mac_2(22).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003076.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002726.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/eop_cnt(25).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001950.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(37).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002832.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(31)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(31).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(31)11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002476.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(23)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(23)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(23).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_1(6).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(38).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002932.
 nf2_core/user_data_path/output_port_lookup/mac_3(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002876.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N69.
 nf2_core/user_data_path/op_lut_in_reg_addr(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N511.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002976.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len(3).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)10.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(40).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N95.
 nf2_core/user_data_path/op_lut_in_reg_addr(2).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(32)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(32).
 nf2_core/user_data_path/output_port_lookup/mac_2(32).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(32)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(32).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(24)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(24).
 nf2_core/user_data_path/output_port_lookup/mac_2(24).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(24)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(16)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(16)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(16).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/core_256kb_0_reg_wr_data(351).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(10).
 nf2_core/core_256kb_0_reg_rd_data(330).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(7).
 nf2_core/core_256kb_0_reg_wr_data(330).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(12).
 nf2_core/user_data_path/output_port_lookup/eth_parser/state.
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_next(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(8).
 nf2_core/udp_reg_wr_data(2).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(41)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(41).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(41)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(41).
 nf2_core/user_data_path/oq_in_reg_ack.
 nf2_core/user_data_path/output_port_lookup/mac_3(33).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(25)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(25).
 nf2_core/user_data_path/output_port_lookup/mac_2(25).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(25)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(17)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(17).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(17)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(15).
 nf2_core/udp_reg_wr_data(4).
 nf2_core/udp_reg_wr_data(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)40.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state_next(6)19.
 nf2_core/cpu_q_dma_rd_data(3)(22).
 nf2_core/cpu_q_dma_rd_data(1)(22).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(4).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(10).
 nf2_core/user_data_path/output_queues/dst_oq_full(4).
 nf2_core/cpu_q_dma_rd_data(3)(23).
 nf2_core/user_data_path/output_port_lookup/mac_3(42).
 nf2_core/user_data_path/output_port_lookup/mac_2(42).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42).
 nf2_core/cpu_q_dma_rd_data(3)(24).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(34).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34).
 nf2_core/udp_reg_rd_data(30).
 nf2_core/cpu_q_dma_rd_data(3)(25).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(26)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(26).
 nf2_core/cpu_q_dma_rd_data(2)(26).
 nf2_core/cpu_q_dma_rd_data(3)(26).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(18)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(18)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)54.
 nf2_core/cpu_q_dma_rd_data(1)(27).
 nf2_core/cpu_q_dma_rd_data(3)(28).
 nf2_core/cpu_q_dma_rd_data(0)(28).
 nf2_core/user_data_path/udp_reg_data_in(15).
 nf2_core/udp_reg_rd_data(15).
 nf2_core/cpu_q_dma_rd_data(2)(30).
 nf2_core/cpu_q_dma_rd_data(0)(30).
 nf2_core/user_data_path/udp_reg_data_in(5).
 nf2_core/udp_reg_rd_data(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(43).
 nf2_core/user_data_path/output_port_lookup/mac_2(43).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(35).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35).
 nf2_core/user_data_path/ids_in_reg_addr(1).
 nf2_core/user_data_path/output_queues/removed_pkt_total_word_length(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(27)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(27)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(19).
 nf2_core/user_data_path/output_port_lookup/mac_2(19).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19).
 nf2_core/device_id_reg/Mrom__varindex00008_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(0).
 nf2_core/user_data_path/output_queues/remove_pkt/removed_oq_next(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(0).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N21.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N241.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)13.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(44).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(36).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(28).
 nf2_core/user_data_path/output_port_lookup/mac_2(28).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28).
 nf2_core/core_256kb_0_reg_grp/N0.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(36)13.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(28).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[6].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(7).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/wr_rst_d1.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(45).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/gwss.w
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(30).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(29).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)27.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/ram_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i.
 nf2_core/nf2_dma/nf2_dma_que_intfc/dma_rd_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_reg_ack.
 nf2_core/user_data_path/output_port_lookup/mac_0(37).
 nf2_core/user_data_path/output_port_lookup/mac_1(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_F_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0)1_SW1_1.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(46).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(38).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(0)181_SW02_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(9).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_state_nxt(0)181_SW02_2.
 nf2_core/user_data_path/output_queues/src_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/write_a_or0000_inv.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_state_nxt(0)181_SW02_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(47).
 nf2_core/user_data_path/output_port_lookup/mac_2(47).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(39).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)32.
 nf2_core/user_data_path/output_port_lookup/mac_0(39).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(5).
 nf2_core/cpu_q_dma_rd_data(2)(9).
 nf2_core/cpu_q_dma_rd_data(1)(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(15).
 nf2_core/core_256kb_0_reg_wr_data(453).
 nf2_core/cpu_q_dma_wr_data(0)(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_lo_reg_wr_data(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Eqn_031_2.
 nf2_core/cpu_q_dma_wr_data(2)(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_byte_cnt_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4)12.
 nf2_core/cpu_q_dma_wr_data(2)(2).
 nf2_core/cpu_q_dma_wr_data(2)(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_b.
 nf2_core/cpu_q_dma_wr_data(3)(1).
 nf2_core/cpu_q_dma_wr_data(3)(0).
 nf2_core/cpu_q_dma_wr_data(3)(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/ids_in_reg_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(16).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(0).
 nf2_core/user_data_path/ids_in_reg_data(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(1).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(1).
 nf2_core/wr_0_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(23).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N74.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(9).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(4).
 nf2_core/rd_0_addr(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N74.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(6).
 nf2_core/wr_0_addr(6).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(4).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4).
 nf2_core/wr_0_addr(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(20).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_addr(9).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_addr(9).
 nf2_core/wr_0_addr(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N28.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/wr_update_a.
 nf2_core/user_data_path/ids_in_reg_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(0)9.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(20).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(29).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N20.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(48).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(0).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N18.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N24.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_or0000.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(1)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N621.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64_aligned64_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(7).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_nxt(1)131.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_state_nxt(1)112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)59.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(6).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_rd_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(3
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(12).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_rd_en.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)9.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len(6).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(6)10.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(6).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(6).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(5
).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000263_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_data_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(1).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)9.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/reset_count(1).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
2).
 nf2_core/user_data_path/udp_reg_master/count_mux0000(2)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(7).
 nf2_core/core_256kb_0_reg_grp/int_reg_req_5_or0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_comb.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N16.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(7).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N16.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N41.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N41.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N29.
 nf2_core/nf2_dma/cpci_rxfifo_rd_inc.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(13).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(12).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(14).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(12).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000550.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000650.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(26).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000850.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<5>.
 nf2_core/user_data_path/ids_in_ctrl(5).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next_and000012.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N56.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/state_mux0000(2)17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(0).
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2-In23.
 nf2_core/nf2_dma/nf2_dma_que_intfc/state_FSM_FFd2-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N66.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N74.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)10.
 nf2_core/user_data_path/output_port_lookup/mac_1(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0010.
 nf2_core/user_data_path/output_port_lookup/mac_3(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(5).
 nf2_core/cpu_q_dma_rd_data(2)(12).
 nf2_core/cpu_q_dma_rd_data(3)(12).
 nf2_core/cpu_q_dma_rd_data(0)(12).
 nf2_core/cpu_q_dma_rd_data(1)(12).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(12).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)10.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)10.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)5.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)149.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)192.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)61.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)112.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)149.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)192.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(1).
 nf2_core/nf2_dma/nf2_dma_regs/N5.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt(2).
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001358.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(8).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)27.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(39).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00003058.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(8).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)85.
 nf2_core/user_data_path/output_port_lookup/mac_3(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_lo_reg_rd_data_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux000050.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_held.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002458.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/user_data_path/op_lut_in_data(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002752.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002858.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002958.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N721.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(1
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(9).
 nf2_core/user_data_path/op_lut_in_ctrl(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(16).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update.
 nf2_core/cpu_q_dma_wr_data(0)(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/cpu_q_dma_wr_data(1)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(2).
 nf2_core/cpu_q_dma_wr_data(2)(11).
 nf2_core/cpu_q_dma_wr_data(2)(8).
 nf2_core/cpu_q_dma_wr_data(2)(10).
 nf2_core/cpu_q_dma_wr_data(2)(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N151.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(16).
 nf2_core/cpu_q_dma_wr_data(3)(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/store_pkt/eop.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N44.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(0).
 nf2_core/user_data_path/input_arbiter/state_next_0_and0001.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(0)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N281.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(1).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(1)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_full_pkts_in_q_cmp_ge0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_held.
 nf2_core/core_reg_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(17).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)37.
 nf2_core/cpu_q_dma_rd_ctrl(2)(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N4.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_47_and0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(0).
 nf2_core/core_256kb_0_reg_wr_data(371).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/src_mac_sel_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N10.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/DEBUG_RAM_RD_EN.
 nf2_core/user_data_path/output_port_lookup/in_fifo_rd_en.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/ctrl_prev_is_0_cmp_eq0000.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(2).
 nf2_core/device_id_reg/Mrom__varindex000026_f5.
 nf2_core/user_data_path/ids_in_reg_addr(11).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1_bdd8.
 nf2_core/user_data_path/ids_in_reg_addr(13).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(1).
 nf2_core/core_4mb_reg_ack(1).
 nf2_core/core_reg_ack.
 nf2_core/user_data_path/ids_in_reg_addr(15).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_1.
 nf2_core/cpu_q_dma_nearly_full(0).
 nf2_core/cpu_q_dma_nearly_full(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(7).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(21)16_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)83.
 N113.
 nf2_core/nf2_dma/cpci_cpu_q_dma_can_wr_pkt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(68).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(11).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(2)119.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N55.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N371.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)134.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N77.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(1).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N59.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(3).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)9.
 nf2_core/cpu_q_dma_rd_data(2)(1).
 nf2_core/cpu_q_dma_rd_data(1)(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(30).
 nf2_core/cpu_q_dma_rd_data(2)(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/cpu_q_dma_rd_data(1)(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(4).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(1).
 nf2_core/cpu_q_dma_rd_data(2)(4).
 nf2_core/cpu_q_dma_rd_data(3)(4).
 nf2_core/cpu_q_dma_rd_data(1)(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/cpu_q_dma_rd_data(1)(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/cpu_q_dma_rd_data(2)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(12).
 nf2_core/cpu_q_dma_rd_data(3)(8).
 nf2_core/cpu_q_dma_rd_data(1)(8).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/reset_long.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(3).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(5).
 nf2_core/user_data_path/output_queues/remove_pkt/out_wr_selected(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_port_lookup/pkt_sent_to_cpu_non_ip.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_6.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo_empty(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N57.
 nf2_core/sram_reg_addr(3).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N37.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)6.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(10).
 nf2_core/user_data_path/oq_in_reg_data(10).
 nf2_core/nf2_dma/nf2_dma_regs/ingress_pkt_cnt_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)103.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)68.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(12).
 nf2_core/device_id_reg/Mrom__varindex000011.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(13).
 nf2_core/user_data_path/oq_in_reg_data(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N56.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N62.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta_xor(4)118.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_data_out_mux0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(0).
 nf2_core/user_data_path/oq_in_reg_addr(11).
 nf2_core/user_data_path/oq_in_reg_addr(10).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/reg_ack_nxt.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(2).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(1).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(6).
 nf2_core/udp_reg_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(9).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/pulse_in_clkA_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_9.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state(4).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wq2_rptr_bin(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N29.
 nf2_core/user_data_path/output_port_lookup/pkt_sent_to_cpu_dest_ip_hit.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(0
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)5_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N101.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(37).
 nf2_core/in_data(7)(33).
 nf2_core/in_data(7)(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N101.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(12).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(6).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N101.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N101.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N91.
 nf2_core/user_data_path/op_lut_in_reg_addr(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/in_data(7)(2).
 nf2_core/in_data(7)(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N43.
 nf2_core/in_data(7)(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_8_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(7).
 nf2_core/in_ctrl(7)(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(55).
 nf2_core/in_data(7)(55).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0059.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_and0000.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(1).
 nf2_core/in_ctrl(6)(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(2).
 nf2_core/in_ctrl(6)(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_0.
 nf2_core/core_reg_addr(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(25).
 nf2_core/in_data(6)(52).
 nf2_core/in_data(6)(4).
 nf2_core/udp_reg_addr(0).
 nf2_core/udp_reg_addr(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/Madd_curr_plus_new_b_lut(9
).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(27).
 nf2_core/udp_reg_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(2).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(15).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(0).
 nf2_core/udp_reg_addr(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_addr_in_d1(1).
 nf2_core/udp_reg_addr(4).
 nf2_core/udp_reg_addr(5).
 nf2_core/udp_reg_addr(6).
 nf2_core/udp_reg_addr(7).
 nf2_core/udp_reg_wr_data(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(5).
 nf2_core/core_256kb_0_reg_addr(224).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N80.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_31_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)7.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(6).
 nf2_core/nf2_reg_grp_u/N4.
 nf2_core/udp_reg_rd_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held(2).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)95.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_full_thresh_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)13.
 nf2_core/user_data_path/output_port_lookup/to_cpu_output_port(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(25).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU2/U0/din_q<29>.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(7).
 nf2_core/nf2_dma/sys_txfifo_rd_data(14).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(14).
 nf2_core/cpu_q_dma_wr_data(0)(14).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/in_pkt_and00009.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/pulse_in_clkA_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_and0000.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_synch.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(11).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(10).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(3).
 nf2_core/cpu_q_dma_wr_data(3)(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_ack.
 nf2_core/user_data_path/in_arb_in_reg_data(28).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000225.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_25_mux0000.
 nf2_core/nf2_reg_grp_u/cpu_wr_data(6).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N78.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N83.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N43.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(18).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)41_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(40).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(44).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/ram_regout_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)50.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000065.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(7).
 nf2_core/cpu_q_dma_wr_data(3)(25).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_data_a(14).
 nf2_core/cpu_q_dma_wr_data(3)(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_words_left16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N72.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_7_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)7.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(8).
 nf2_core/in_data(4)(8).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(9).
 nf2_core/in_data(4)(9).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(0).
 nf2_core/in_data(4)(0).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(1).
 nf2_core/in_data(4)(1).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(41).
 nf2_core/in_data(4)(41).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(17).
 nf2_core/in_data(4)(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(43).
 nf2_core/in_data(6)(43).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(7).
 nf2_core/in_ctrl(4)(7).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wbinnext(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(2).
 nf2_core/in_data(6)(2).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(4).
 nf2_core/in_ctrl(6)(4).
 nf2_core/udp_reg_addr(20).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_stored_delta(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_pkt_removed_delta.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_q_dma_wr_data(0)(29).
 nf2_core/udp_reg_rd_data(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)39.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta.
 nf2_core/cpu_q_dma_wr_data(1)(31).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(2).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/cpu_q_dma_wr_data(1)(24).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(22)131.
 nf2_core/cpu_q_dma_wr_data(1)(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(3).
 nf2_core/cpu_q_dma_wr_data(1)(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_9_1.
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/cpu_q_dma_wr_data(1)(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<7>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/new_reg_req.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(8).
 nf2_core/core_256kb_0_reg_rd_data(264).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta(4).
 nf2_core/cpu_q_dma_wr_data(2)(16).
 nf2_core/cpu_q_dma_wr_data(2)(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N4.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_3_mux0000.
 nf2_core/cpu_q_dma_wr_data(2)(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_29_mux0000.
 nf2_core/nf2_reg_grp_u/N01.
 nf2_core/udp_reg_rd_data(9).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(9).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(9).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(7).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(43).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(37).
 nf2_core/user_data_path/output_port_lookup/mac_0(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)5.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(6).
 nf2_core/nf2_dma/sys_txfifo_rd_data(12).
 nf2_core/user_data_path/output_port_lookup/is_ip_pkt.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_is_good.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N93.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg(23).
 nf2_core/cpu_q_dma_wr_data(3)(19).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(2).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(3).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(40).
 nf2_core/in_data(4)(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N17.
 N111.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/in_data(7)(13).
 nf2_core/in_data(7)(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/in_data(6)(11).
 nf2_core/in_data(6)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(7).
 nf2_core/in_data(6)(44).
 nf2_core/in_data(6)(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(8).
 nf2_core/cpu_q_dma_wr_data(3)(16).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_wr_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N53.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<5>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/nf2_reg_grp_u/N20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(15).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_word_len_next(2).
 nf2_core/core_256kb_0_reg_rd_data(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(58).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(59).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(12).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(13)132_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/udp_reg_ack.
 nf2_core/user_data_path/udp_reg_master/N3.
 nf2_core/user_data_path/udp_reg_master/core_reg_ack_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(62).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_0.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(63).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(27).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N45.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(27).
 nf2_core/in_data(7)(42).
 nf2_core/in_data(7)(44).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N29.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(1).
 nf2_core/in_data(7)(26).
 nf2_core/in_data(7)(53).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(0).
 nf2_core/in_data(6)(18).
 nf2_core/in_data(6)(49).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/in_data(6)(21).
 nf2_core/in_data(6)(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/ram_we_a_SW1_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(25).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/user_data_path/ids_in_reg_data(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2)132_1.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(5).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(6).
 nf2_core/user_data_path/ids_in_reg_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux0000162.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_empty_held.
 nf2_core/core_256kb_0_reg_rd_data(146).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(10).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(32).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(33).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(12).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(14).
 rgmii_2_io/rgmii_rxd_ddr(2).
 rgmii_2_io/rgmii_rxd_reg(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(15).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_src(3).
 rgmii_2_io/rgmii_rxd_ddr(3).
 rgmii_2_io/rgmii_rxd_reg(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17)79.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1668.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(9).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_synch.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_41.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_16_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_7_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N44.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_23_mux0000.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N11.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(17).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(17).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(6).
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_0.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003161.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002716.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/second_word.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/held_wr_data_a(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00001151.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(9).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(4).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_6_1.
 nf2_core/in_data(7)(46).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N21.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(57).
 nf2_core/in_data(6)(57).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(3).
 nf2_core/in_ctrl(6)(3).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N52.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(0).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)173.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)182.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N96.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(27).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)20.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_stored_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/tag_hit.
 N416.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(29).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(14).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0003.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(1).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_removed_delta(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(30).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(10).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N321.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N318.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(18).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(9).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/wr_update_a_delayed.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(20).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(8).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(16)131.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N50.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_rd_addr_reg_wr_data(11).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(2).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(3).
 nf2_core/user_data_path/output_port_lookup/lpm_vld.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(5).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)20.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(6).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/cpu_q_dma_wr_data(3)(28).
 nf2_core/user_data_path/output_port_lookup/mac_0(19).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N39.
 nf2_core/user_data_path/output_queues/oq_regs/reg_data_held(14).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/core_256kb_0_reg_rd_data(267).
 nf2_core/core_256kb_0_reg_rd_data(269).
 nf2_core/in_data(7)(20).
 nf2_core/in_data(7)(19).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N2.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N92.
 nf2_core/core_256kb_0_reg_wr_data(382).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(30).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<8>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N28.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1-In.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2-In.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
1>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/comp1.
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_removed_next.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta.
 nf2_core/user_data_path/output_port_lookup/eth_parser/wr_en.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/ram_addr_a(1)9.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(18).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N285.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000263_2
.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/held_wr_data_a(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(2).
 nf2_core/user_data_path/output_queues/dst_oq_full(2).
 nf2_core/core_256kb_0_reg_wr_data(256).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0005.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(28).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0001.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq0003.
 nf2_core/user_data_path/ids_in_reg_data(1).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N26.
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)63.
 nf2_core/core_256kb_0_reg_wr_data(257).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(17).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(47).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/in_data(7)(32).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(3).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(13).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(14).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(36).
 nf2_core/user_data_path/output_port_lookup/mac_0(20).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)159.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N60.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(4)1.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(5).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(6).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(7).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(8).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N46.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(29).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(30).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_q_underrun.
 nf2_core/user_data_path/in_arb_in_reg_data(22).
 nf2_core/user_data_path/in_arb_in_reg_data(9).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(22).
 nf2_core/user_data_path/in_arb_in_reg_data(10).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/N46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt22_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_port_lookup/pkt_dropped_checksum.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(2)9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N27.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_4_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)4.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(4).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(4).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(4).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C3.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(28).
 nf2_core/in_data(7)(47).
 nf2_core/in_data(7)(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(1).
 nf2_core/in_ctrl(4)(1).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(6).
 nf2_core/in_ctrl(6)(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<6>.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(29).
 nf2_core/in_data(4)(29).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(7).
 nf2_core/in_ctrl(6)(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)21_2.
 nf2_core/in_data(6)(22).
 nf2_core/in_data(4)(57).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_1.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(5).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(5).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(5).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C4.
 nf2_core/in_data(6)(17).
 nf2_core/in_data(6)(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q_cmp_ge0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_full_pkts_in_q26.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_full_thresh_reg/reg_ack_nxt.
 nf2_core/user_data_path/output_queues/oq_regs/oq_full_thresh_reg_ack.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N87.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(5)16.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_not0001.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_ctrl_0_and000011.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_b.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_31.
 nf2_core/mac_groups[3].nf2_mac_grp/gmac_rx_data(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N4.
 nf2_core/core_reg_wr_data(21).
 nf2_core/user_data_path/output_queues/remove_pkt/N221.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_41.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000.
 nf2_core/core_reg_wr_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_mux00009.
 nf2_core/core_reg_wr_data(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_state_FSM_FFd1-In.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_6_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_4.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_41.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(4).
 nf2_core/core_256kb_0_reg_wr_data(294).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(11).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)22.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(40).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(23).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(8).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(21).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(16).
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(0).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/N75.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_5.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(8).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(17).
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)55.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N191.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(46).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(1).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(1).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(6).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(6).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(6).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C5.
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(4).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(5).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(22).
 nf2_core/device_id_reg/reg_ack_or0000.
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(7).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N12.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00003116.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/next_hop_ip_result(14).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(14).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/next_hop_ip_mux0000(14).
 nf2_core/cpu_q_dma_can_wr_pkt(3).
 nf2_core/nf2_dma/nf2_dma_sync/cpci_sync_cpu_q_dma_can_wr_pkt(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word.
 nf2_core/nf2_dma/nf2_dma_que_intfc/N26.
 nf2_core/nf2_dma/nf2_dma_que_intfc/first_word_nxt.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_rd_req_cmp_eq0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_clkA.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_71.
 nf2_core/mac_groups[1].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(23).
 nf2_core/user_data_path/output_port_lookup/ip_new_ttl(7).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000155.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(21).
 nf2_core/user_data_path/in_arb_in_reg_data(17).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(21).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(17).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(5).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(4).
 nf2_core/user_data_path/input_arbiter/eop.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)20.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(7).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N22.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(20).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/addr_good62.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(24).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(17).
 nf2_core/user_data_path/output_queues/remove_pkt/N35.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<9>.
 nf2_core/user_data_path/output_queues/remove_pkt/N211.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(26)25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_3_cmp_eq0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(16).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_byte_cnt(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_7_mux00002.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/next_hop_ip_result(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(25).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/next_hop_ip_mux0000(25).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)44.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(27)12.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(17).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_1_cmp_eq0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)54.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_4_mux00007.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)59.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(9).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)19.
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(4).
 nf2_core/user_data_path/ids_in_reg_data(3).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N24.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N301.
 nf2_core/udp_reg_wr_data(31).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(1).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N10.
 nf2_core/in_data(1)(37).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(41).
 nf2_core/in_data(3)(37).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(37).
 nf2_core/in_data(5)(37).
 nf2_core/in_data(7)(37).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)13.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)13.
 nf2_core/in_data(1)(39).
 nf2_core/in_data(5)(39).
 rgmii_1_io/rgmii_rxd_ddr(4).
 nf2_core/wr_0_data(24).
 nf2_core/user_data_path/ids_in_data(24).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)5_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50).
 nf2_core/user_data_path/ids_in_data(50).
 nf2_core/core_256kb_0_reg_rd_data(137).
 nf2_core/wr_0_data(33).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(33).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_comb.
 nf2_core/wr_0_data(25).
 nf2_core/user_data_path/ids_in_data(25).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(25).
 nf2_core/nf2_dma/nf2_dma_regs/N9.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/reset_count(5).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3)18.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(3).
 nf2_core/wr_0_data(26).
 nf2_core/user_data_path/ids_in_data(26).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(26).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/core_256kb_0_reg_rd_data(429).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/addr_good_cmp_ge00001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N56.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20).
 nf2_core/user_data_path/ids_in_data(18).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N22.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N4.
 nf2_core/wr_0_data(51).
 nf2_core/user_data_path/ids_in_data(51).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(51).
 nf2_core/cpu_q_dma_wr_data(3)(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N46.
 nf2_core/cpu_q_dma_wr_data(1)(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(5).
 nf2_core/cpu_q_dma_wr_data(2)(28).
 nf2_core/cpu_q_dma_wr_data(2)(29).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/user_data_path/ids_in_data(27).
 nf2_core/cpu_q_dma_wr_data(2)(31).
 nf2_core/wr_0_data(19).
 nf2_core/user_data_path/ids_in_data(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next19.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/state_next14.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(31).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(5).
 nf2_core/user_data_path/ids/module_regs/sw_reg_addr_out(6).
 nf2_core/wr_0_data(21).
 nf2_core/user_data_path/ids_in_data(21).
 nf2_core/wr_0_data(30).
 nf2_core/user_data_path/ids_in_data(30).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(21).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(30).
 nf2_core/in_data(4)(27).
 nf2_core/in_data(4)(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N20.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux00002816.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51).
 nf2_core/wr_0_data(23).
 nf2_core/user_data_path/ids_in_data(23).
 nf2_core/wr_0_data(32).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(23).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(32).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(10).
 nf2_core/in_data(4)(10).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(59).
 nf2_core/in_data(4)(59).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/wr_0_data(37).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(37).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Madd_wbinnext.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/N5.
 nf2_core/wr_0_data(28).
 nf2_core/user_data_path/ids_in_data(28).
 nf2_core/wr_0_data(29).
 nf2_core/user_data_path/ids_in_data(29).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(28).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(29).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(19).
 nf2_core/in_data(4)(19).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(63).
 nf2_core/in_data(4)(63).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N366.
 nf2_core/wr_0_data(16).
 nf2_core/user_data_path/ids_in_data(16).
 nf2_core/wr_0_data(17).
 nf2_core/user_data_path/ids_in_data(17).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(46).
 nf2_core/in_data(4)(46).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(3).
 nf2_core/in_ctrl(4)(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_5.
 nf2_core/user_data_path/output_port_lookup/mac_1(0).
 nf2_core/user_data_path/ids_in_data(0).
 nf2_core/user_data_path/ids_in_data(5).
 nf2_core/user_data_path/output_port_lookup/mac_0(4).
 nf2_core/user_data_path/output_port_lookup/mac_1(1).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N18.
 nf2_core/user_data_path/output_port_lookup/mac_0(5).
 nf2_core/user_data_path/output_port_lookup/mac_1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_1_not000132_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/src_oq_held(0).
 nf2_core/user_data_path/output_port_lookup/mac_2(1).
 nf2_core/user_data_path/output_port_lookup/mac_1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not000130_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_5_not000130_SW0_2.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N231.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU139_2.
 nf2_core/user_data_path/output_port_lookup/mac_2(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_4_not000135_SW0_2.
 nf2_core/user_data_path/output_queues/src_oq_empty(4).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(20)16.
 nf2_core/user_data_path/output_port_lookup/mac_2(3).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU112_2.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU112_1.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N371.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N370.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N1471.
 nf2_core/user_data_path/output_port_lookup/mac_2(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held(0).
 nf2_core/user_data_path/output_queues/src_oq_empty(3).
 nf2_core/user_data_path/output_port_lookup/mac_3(3).
 nf2_core/user_data_path/output_port_lookup/mac_2(7).
 nf2_core/user_data_path/output_queues/src_oq_empty(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<8>.
 nf2_core/user_data_path/ids_in_ctrl(2).
 nf2_core/user_data_path/output_port_lookup/mac_2(8).
 nf2_core/user_data_path/ids_in_data(4).
 nf2_core/wr_0_data(12).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<9>.
 nf2_core/user_data_path/output_port_lookup/mac_2(9).
 nf2_core/user_data_path/output_queues/src_oq_empty(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)24.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(8).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N304.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(13).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000516.
 nf2_core/user_data_path/ids_in_data(60).
 nf2_core/wr_0_data(68).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/user_data_path/ids_in_data(61).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N59.
 nf2_core/wr_0_data(63).
 nf2_core/user_data_path/ids_in_data(63).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<9>.
 nf2_core/in_wr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)10.
 nf2_core/user_data_path/ids_in_data(52).
 nf2_core/user_data_path/ids_in_data(47).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N78.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
_or0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/enable_5_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/reset_count_not0001.
 nf2_core/in_data(4)(58).
 nf2_core/in_data(4)(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53).
 nf2_core/user_data_path/ids_in_data(53).
 nf2_core/core_reg_wr_data(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/Mcompar_state_next_cmp_eq0000_cy(23).
 nf2_core/user_data_path/output_port_lookup/eth_parser/N2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/state_next.
 nf2_core/in_data(4)(18).
 nf2_core/in_data(4)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N25.
 nf2_core/user_data_path/output_port_lookup/mac_0(36).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N44.
 nf2_core/in_data(4)(11).
 nf2_core/in_data(4)(50).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N118.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0058.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(31).
 nf2_core/user_data_path/ids_in_data(31).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(15).
 nf2_core/in_data(4)(15).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(26).
 nf2_core/in_data(4)(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)13.
 nf2_core/user_data_path/output_port_lookup/mac_1(32).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)98.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(1).
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_b.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and000051_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_b.
 nf2_core/nf2_dma/nf2_dma_regs/iface_reset_internal_extend(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_4.
 nf2_core/user_data_path/ids_in_reg_addr(4).
 nf2_core/user_data_path/output_port_lookup/mac_0(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(5).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/oq_in_reg_addr(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54).
 nf2_core/user_data_path/ids_in_data(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_cmp_eq0008.
 nf2_core/user_data_path/output_port_lookup/mac_2(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(9).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Result(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/Result(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)10.
 nf2_core/user_data_path/ids_in_data(55).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_40_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(10).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N16.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(26).
 nf2_core/core_256kb_0_reg_rd_data(314).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU139_1.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N367.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N1470.
 nf2_core/user_data_path/ids_in_data(2).
 nf2_core/wr_0_data(3).
 nf2_core/user_data_path/ids_in_data(3).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(2).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(7).
 nf2_core/wr_0_data(6).
 nf2_core/user_data_path/ids_in_data(6).
 nf2_core/wr_0_data(7).
 nf2_core/user_data_path/ids_in_data(7).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(6).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(7).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000195.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(25).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(28).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(8).
 nf2_core/mac_groups[2].nf2_mac_grp/tx_pkt_word_cnt(9).
 nf2_core/device_id_reg/req_acked_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_done.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/lookup_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not0001.
 nf2_core/user_data_path/output_queues/src_oq_empty(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_3_not000127_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)23.
 nf2_core/user_data_path/ids_in_data(48).
 nf2_core/user_data_path/ids_in_ctrl(1).
 nf2_core/user_data_path/ids_in_reg_data(0).
 nf2_core/wr_0_data(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_ack.
 nf2_core/wr_0_data(56).
 nf2_core/user_data_path/ids_in_data(56).
 nf2_core/wr_0_data(57).
 nf2_core/user_data_path/ids_in_data(57).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(56).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(57).
 nf2_core/core_256kb_0_reg_rd_data(35).
 nf2_core/user_data_path/ids_in_ctrl(7).
 nf2_core/wr_0_data(70).
 nf2_core/user_data_path/ids_in_data(62).
 nf2_core/user_data_path/ids_in_ctrl(0).
 nf2_core/user_data_path/ids_in_data(49).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/sram_reg_addr(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)23.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(16).
 nf2_core/user_data_path/output_port_lookup/lpm_hit.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(19).
 nf2_core/nf2_dma/cpci_cpu_q_dma_pkt_avail(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_reg_ack.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N17.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed14.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)19.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed14.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_stored_reg_req_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed14.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_removed19.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)67.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(3)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)63.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_overruns_delta_not0001.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/state.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_q_overrun.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/state_nxt_cmp_eq0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA.
 nf2_core/user_data_path/udp_reg_addr_in(3).
 nf2_core/wr_0_data(34).
 nf2_core/wr_0_data(35).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(34).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(35).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_stored_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N01.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty_val447.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty_val417.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/subtract_addsub0000(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr_empty/rempty_val.
 nf2_core/wr_0_data(22).
 nf2_core/user_data_path/ids_in_data(22).
 nf2_core/wr_0_data(31).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(22).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(31).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/ack_nxt.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(14).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty_val447.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rempty_val48.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/Madd_subtract_addsub00006.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/subtract_addsub0000(1).
 nf2_core/core_256kb_0_reg_rd_data(153).
 nf2_core/core_256kb_0_reg_wr_data(151).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and000063.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/dst_oq_held_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N35.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000134_SW0_2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000063.
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_stored_reg_req.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000241/O.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000214.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000145.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta3.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N4.
 nf2_core/core_256kb_0_reg_addr(207).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_pkt_pulled_delta(0).
 nf2_core/core_256kb_0_reg_addr(202).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/user_data_path/ids_in_data(58).
 nf2_core/wr_0_data(59).
 nf2_core/user_data_path/ids_in_data(59).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(1).
 nf2_core/wr_0_data(50).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update_and0000.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(16).
 nf2_core/core_reg_wr_data(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N52.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(19).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1695.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_req2_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/result_ready_local21.
 nf2_core/user_data_path/output_queues/oq_regs/addr(0).
 nf2_core/user_data_path/output_queues/oq_regs/addr(1).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1689.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)13.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_match_encoded.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)95.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N26.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)31.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(21)16_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N302.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(13).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(18).
 nf2_core/user_data_path/output_port_lookup/word_MAC_DASA.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(9).
 nf2_core/user_data_path/op_lut_in_reg_addr(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(10).
 nf2_core/user_data_path/op_lut_in_reg_addr(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(11).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(6)1.
 nf2_core/user_data_path/op_lut_in_reg_addr(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(16).
 nf2_core/user_data_path/op_lut_in_reg_addr(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(19).
 rgmii_3_io/rgmii_rxd_reg(3).
 nf2_core/core_256kb_0_reg_rd_data(422).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(29).
 nf2_core/core_256kb_0_reg_rd_data(444).
 nf2_core/core_256kb_0_reg_rd_data(445).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(26).
 nf2_core/core_256kb_0_reg_rd_data(301).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(7).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(24).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and00004.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and00009.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and000021.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/_and000026.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/core_256kb_0_reg_rd_data(304).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(22).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_next_hop_ip(22).
 nf2_core/core_256kb_0_reg_rd_data(309).
 nf2_core/core_256kb_0_reg_wr_data(142).
 nf2_core/core_256kb_0_reg_wr_data(143).
 nf2_core/core_256kb_0_reg_wr_data(148).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(20).
 nf2_core/user_data_path/in_arb_in_reg_data(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(26).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_match_encoded.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_data(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_2_not000116.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(9).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/waddr(0).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(10).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(9).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(11).
 nf2_core/wr_0_data(54).
 nf2_core/wr_0_data(67).
 nf2_core/user_data_path/ids_in_ctrl(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)67.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(35).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(35).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N105.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_underruns_delta(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/user_data_path/output_queues/parsed_dst_oq(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N105.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/user_data_path/output_port_lookup/mac_0(38).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6)10.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N105.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/core_256kb_0_reg_addr(205).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N105.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N93.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>.
 nf2_core/core_256kb_0_reg_addr(76).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/parsed_dst_oq(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/held_wr_addr_a(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update.
 nf2_core/core_reg_wr_data(18).
 nf2_core/user_data_path/output_queues/store_pkt/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/ram_addr_a(1)9.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N871.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_ack.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_synch.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)41_2.
 nf2_core/udp_reg_wr_data(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(27)34.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_max_pkts_in_q_held(4).
 nf2_core/core_256kb_0_reg_ack(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(12).
 nf2_core/user_data_path/in_arb_in_reg_data(0).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000015.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N7.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/out_rdy_latched.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000416.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(2).
 nf2_core/user_data_path/in_arb_in_reg_data(25).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000616.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wgraynext(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/fifo_mem/_and0000.
 nf2_core/nf2_dma/cpci_txfifo_wr_data(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt22_1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/wr_rst_d1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_almost_f
ull_i_not0001.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N1689.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N120.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/arp_wr_ip(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(14).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(11).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11).
 nf2_core/user_data_path/op_lut_in_reg_addr(8).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(5).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(3)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(1).
 nf2_core/core_256kb_0_reg_wr_data(436).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(66).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_data_a(6).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(34).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_a(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_or0000.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(59).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(59).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_stored_nxt22_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)32.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(0).
 nf2_core/user_data_path/output_port_lookup/mac_2(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/ram_addr_a(0)5_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)11.
 nf2_core/user_data_path/ids/module_regs/reg_ack_out_and0000.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(2).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/N21.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(35).
 nf2_core/core_256kb_0_reg_addr(148).
 nf2_core/core_256kb_0_reg_addr(158).
 nf2_core/out_wr(2).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_ack.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<1>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(4).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rptr(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_r2w/wq1_rptr(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<3>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<0>.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<2>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_almost_full.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(5).
 nf2_core/user_data_path/output_port_lookup/mac_2(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA.
 nf2_core/core_256kb_0_reg_addr(68).
 nf2_core/core_256kb_0_reg_addr(79).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)33_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(7).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_en.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/wr_update_b_delayed.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/held_wr_data_a(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)19.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(17).
 nf2_core/core_256kb_0_reg_wr_data(270).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_addr_hi_reg_wr_data(17).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mcount_rx_pkt_pulled_delta.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)58_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/addr_max(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Result(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_7.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N9.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)58_2.
 nf2_core/user_data_path/output_port_lookup/mac_3(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9).
 nf2_core/user_data_path/in_arb_in_reg_data(4).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux00002770.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(4).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000016.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(11).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(4).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(7).
 nf2_core/user_data_path/input_arbiter/state_next_0_and000142.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/user_data_path/input_arbiter/state_next_0_and00019.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000129.
 nf2_core/user_data_path/input_arbiter/out_wr_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N34.
 nf2_core/udp_reg_rd_data(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_empty.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)71.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_next_hop_ip_mux0000(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)5.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(11).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(11).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)71.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(13).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(13).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(13).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)71.
 nf2_core/user_data_path/udp_reg_master/core_reg_rd_data_mux0000(8).
 nf2_core/core_256kb_0_reg_wr_data(284).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19)34.
 nf2_core/user_data_path/output_port_lookup/mac_0(27).
 nf2_core/in_data(0)(32).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(2)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_addr_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_cmp_eq00003.
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(8).
 nf2_core/user_data_path/output_queues/stored_pkt_data_length(9).
 nf2_core/in_data(2)(32).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/wr_update_a_or0000.
 nf2_core/in_data(4)(32).
 nf2_core/in_data(6)(32).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(22)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)95.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25).
 nf2_core/in_data(0)(33).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)95.
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11).
 nf2_core/in_data(2)(33).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(1).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(26)154_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(22).
 nf2_core/in_data(4)(33).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N8.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/reg_data_out_mux0000(11).
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(16).
 nf2_core/in_data(6)(33).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/in_data(0)(34).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)10.
 nf2_core/in_data(2)(34).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(2).
 nf2_core/in_data(4)(34).
 nf2_core/in_data(6)(34).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(16).
 nf2_core/in_data(0)(35).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)27.
 nf2_core/in_data(2)(35).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(10).
 N412.
 nf2_core/cpu_q_dma_wr_data(3)(14).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>.
 nf2_core/in_data(4)(35).
 nf2_core/cpu_q_dma_wr_data(0)(22).
 nf2_core/in_data(6)(35).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/user_data_path/output_port_lookup/mac_0(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)5.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N6.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(12).
 nf2_core/in_data(0)(36).
 nf2_core/in_data(2)(36).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)27.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/in_data(4)(36).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_word_cnt(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)178.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/in_data(6)(36).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(3).
 nf2_core/user_data_path/output_port_lookup/mac_0(25).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(4).
 nf2_core/in_data(0)(37).
 nf2_core/in_data(2)(37).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[7].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/in_data(4)(37).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N32.
 nf2_core/user_data_path/output_port_lookup/mac_1(47).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(6).
 nf2_core/in_data(6)(37).
 nf2_core/user_data_path/output_port_lookup/mac_0(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)95.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26).
 nf2_core/in_data(0)(38).
 nf2_core/user_data_path/output_port_lookup/mac_1(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(60)5.
 nf2_core/in_data(2)(38).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(12).
 nf2_core/user_data_path/output_port_lookup/mac_0(44).
 nf2_core/core_256kb_0_reg_rd_data(141).
 nf2_core/in_data(4)(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N31.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N76.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)140.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27).
 nf2_core/in_data(6)(38).
 nf2_core/user_data_path/output_port_lookup/mac_1(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(59)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(61)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)36.
 N424.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)110.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good33.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)178.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)95.
 nf2_core/user_data_path/output_port_lookup/eth_parser/search_req_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(62)10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)41_2.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_almost_full.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N8.
 nf2_core/cpu_q_dma_wr_data(0)(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(15).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N8.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(4).
 nf2_core/user_data_path/input_arbiter/N3.
 nf2_core/user_data_path/input_arbiter/N4.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(5).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(4)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(5)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(2).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N8.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(6).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(6)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(4)1.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/bypass_read_a_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/local_pkt_stored_and0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped_and0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N47.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(2).
 nf2_core/core_256kb_0_reg_wr_data(316).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(63)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(56)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)71.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N4.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N45.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_plus1_addsub0000(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(57)10.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(4).
 nf2_core/user_data_path/output_queues/oq_regs/reg_result(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5).
 nf2_core/user_data_path/output_queues/enable_send_pkt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N66.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(19).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(7).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(10).
 nf2_core/in_data(0)(10).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(7)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(58).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(2).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev(3).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(0)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N47.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(2)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(3)1.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(31)34.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq00019.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next_cmp_eq00014.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)174.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)179.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(0).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(20).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_held(11).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N2.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(14).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_clkB_d1.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_port_lookup/mac_0(30).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N02.
 nf2_core/user_data_path/ids/module_regs/sw_reg_data_out(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(20).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(20).
 nf2_core/cpu_q_dma_wr_data(0)(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta_mux0000.
 N426.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N64.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_stored_delta_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(15).
 nf2_core/core_256kb_0_reg_rd_data(435).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(14).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(14).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/N30.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(8).
 nf2_core/cpu_q_dma_wr_data(2)(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_left_reg_wr_data_addsub0000(16).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(16).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N11.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(19).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N391.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000025.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_nxt_cmp_eq0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux000038.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_almost_full.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_almost_full.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/core_256kb_0_reg_rd_data(410).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(7).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(6).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_in_q_src(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_almost_full.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(3)10.
 nf2_core/user_data_path/output_port_lookup/mac_1(34).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/comp3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_almost_full.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1698.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)10.
 nf2_core/in_data(5)(25).
 nf2_core/in_data(5)(51).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<4>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<4>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1_not0001.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(5)1.
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(6)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(2).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(29).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_num_overruns_delta_not0001.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(6).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/N127.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(8).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(10).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N1694.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N40.
 nf2_core/in_wr(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N22.
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/N100.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(13).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(33).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Msub_subtract_addsub00004.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N241.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(30).
 nf2_core/user_data_path/output_port_lookup/mac_0(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(2).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/merge_update_and0001.
 nf2_core/user_data_path/output_port_lookup/mac_0(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(3).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/mac_1(20).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N311.
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(13).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(6).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(5).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(45).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_rd_addr_reg/N27.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU20/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N24.
 nf2_core/user_data_path/output_port_lookup/mac_1(8).
 nf2_core/user_data_path/output_port_lookup/mac_1(9).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(6).
 nf2_core/user_data_path/output_port_lookup/mac_0(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(4).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_port_lookup/mac_1(38).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6)5.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_bad_sync/ackB_synch.
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1)5.
 nf2_core/core_reg_addr(10).
 nf2_core/core_reg_addr(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(15).
 nf2_core/core_reg_addr(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)32_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21).
 nf2_core/user_data_path/output_port_lookup/mac_1(22).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4)64.
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(65).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(3).
 nf2_core/in_data(5)(31).
 nf2_core/in_data(5)(60).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(42).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/user_data_path/output_queues/store_pkt/N40.
 nf2_core/in_data(5)(61).
 nf2_core/in_data(5)(62).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in_share0000(
5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(5).
 nf2_core/in_data(5)(56).
 nf2_core/in_data(5)(59).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(19).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file20/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(10).
 nf2_core/core_256kb_0_reg_rd_data(298).
 nf2_core/core_256kb_0_reg_addr(130).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(13).
 nf2_core/core_256kb_0_reg_rd_data(362).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_0(7).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(7).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/checksum_word_0(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file8/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file25/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en14.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(20).
 nf2_core/core_256kb_0_reg_rd_data(276).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(21)31.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(20).
 nf2_core/core_256kb_0_reg_rd_data(308).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(22).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(10).
 nf2_core/cpu_q_dma_wr_data(2)(4).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file24/A4'.
 nf2_core/user_data_path/output_port_lookup/mac_0(11).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_3.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file28/A4'.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(31).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_ip(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_ip_mux0000(20).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(12).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(2).
 nf2_core/user_data_path/output_port_lookup/mac_0(9).
 nf2_core/core_256kb_0_reg_wr_data(426).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(21).
 nf2_core/core_256kb_0_reg_rd_data(277).
 nf2_core/core_256kb_0_reg_wr_data(269).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/core_256kb_0_reg_wr_data(272).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(16).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(13).
 nf2_core/core_256kb_0_reg_wr_data(268).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)127.
 nf2_core/cpu_q_dma_wr_data(1)(18).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_rd_addr_not00011_1.
 nf2_core/user_data_path/output_port_lookup/mac_1(6).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(13).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(12).
 nf2_core/cpu_q_dma_wr_data(1)(23).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good69.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or000026.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/num_bytes_written_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file1/A4'.
 nf2_core/user_data_path/output_port_lookup/mac_1(13).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file5/A4'.
 nf2_core/user_data_path/output_port_lookup/is_for_us.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(4).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_6.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_addr(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file4/A4'.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[0].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/cpu_q_dma_wr_data(1)(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(14).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file9/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(1).
 nf2_core/user_data_path/output_port_lookup/mac_1(29).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_2_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(27)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(0).
 nf2_core/user_data_path/output_queues/enable_send_pkt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N60.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(16)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file12/A4'.
 nf2_core/core_reg_rd_wr_L.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file19/A4'.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(30).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(21)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file26/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N8.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(61).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file27/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/max_pkts_in_q_reg/reg_ack_nxt.
 nf2_core/cpu_q_dma_wr_data(2)(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file11/A4'.
 nf2_core/sram_reg_addr(5).
 nf2_core/sram_reg_addr(8).
 nf2_core/cpu_q_dma_wr_data(2)(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file21/A4'.
 nf2_core/sram_reg_addr(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(11).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(15).
 nf2_core/cpu_q_dma_wr_data(1)(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file15/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(30).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/rq2_wptr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(30).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file31/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/Madd_curr_plus_new_b_lut(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(28).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file29/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)146.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state_next(0)124.
 nf2_core/in_data(5)(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(21).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N14.
 nf2_core/in_data(5)(50).
 nf2_core/in_data(5)(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(29).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file30/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N36.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(26).
 nf2_core/in_data(5)(22).
 nf2_core/in_data(5)(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(31).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file32/A4'.
 nf2_core/in_data(5)(16).
 nf2_core/in_data(5)(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file23/A4'.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(23).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(42).
 nf2_core/in_data(0)(42).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_sel(3)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_wr.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N28.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(0).
 nf2_core/in_ctrl(0)(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(1).
 nf2_core/in_ctrl(0)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N30.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file14/A4'.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0)119.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/conf_rx_en_reg_next.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file18/A4'.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(8).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(23).
 nf2_core/core_256kb_0_reg_rd_data(343).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(15).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file16/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file17/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(24).
 nf2_core/core_256kb_0_reg_rd_data(280).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_out(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file10/A4'.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)10.
 rgmii_1_io/rgmii_rxd_ddr(0).
 rgmii_1_io/rgmii_rxd_reg(0).
 rgmii_1_io/rgmii_rxd_ddr(1).
 rgmii_1_io/rgmii_rxd_reg(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(24).
 nf2_core/core_256kb_0_reg_rd_data(312).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)10.
 nf2_core/user_data_path/output_port_lookup/mac_1(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)5.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/remove_pkt/pkt_len_counter_add0000(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file13/A4'.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mram_reg_file22/A4'.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N262.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(17).
 nf2_core/user_data_path/output_port_lookup/mac_1(2).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(1).
 nf2_core/cpu_q_dma_wr_data(1)(30).
 nf2_core/cpu_q_dma_wr_data(1)(16).
 nf2_core/user_data_path/output_port_lookup/mac_1(3).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(7).
 nf2_core/cpu_q_dma_wr_data(1)(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(4).
 nf2_core/user_data_path/output_port_lookup/mac_0(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<0>.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<2>.
 nf2_core/user_data_path/output_port_lookup/mac_0(29).
 nf2_core/cpu_q_dma_wr_data(1)(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_b(29).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(3).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(22).
 nf2_core/cpu_q_dma_wr_data(1)(22).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(29).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(18)44.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(26).
 nf2_core/cpu_q_dma_wr_data(1)(13).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(39).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(18).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(18).
 nf2_core/core_256kb_0_reg_rd_data(274).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(2).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/
count<3>.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(18).
 nf2_core/core_256kb_0_reg_rd_data(306).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)44.
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/sync_w2r/rq1_wptr(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(31)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(31).
 nf2_core/cpu_q_dma_wr_data(2)(13).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N14.
 nf2_core/cpu_q_dma_wr_data(2)(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_word_cnt(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/N11.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/N11.
 nf2_core/cpu_q_dma_wr_data(2)(14).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_tx_queue/N11.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(19).
 nf2_core/in_data(0)(28).
 nf2_core/in_data(0)(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(12).
 nf2_core/in_wr(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(20).
 nf2_core/in_data(0)(60).
 nf2_core/in_data(0)(58).
 nf2_core/in_wr(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(16).
 nf2_core/in_data(2)(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(21).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(30).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(24).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N02.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_wr_nxt.
 nf2_core/in_wr(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(25).
 nf2_core/in_wr(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(6).
 nf2_core/core_256kb_0_reg_wr_data(279).
 nf2_core/core_256kb_0_reg_wr_data(273).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(7).
 nf2_core/core_256kb_0_reg_wr_data(280).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/core_256kb_0_reg_wr_data(286).
 nf2_core/core_256kb_0_reg_wr_data(287).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(2).
 nf2_core/core_256kb_0_reg_wr_data(285).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(29).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/core_256kb_0_reg_wr_data(282).
 nf2_core/nf2_dma/sys_txfifo_rd_inc.
 nf2_core/user_data_path/op_lut_in_reg_addr(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N96.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(29).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(29).
 nf2_core/core_256kb_0_reg_rd_data(285).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(17).
 nf2_core/core_256kb_0_reg_addr(150).
 nf2_core/core_256kb_0_reg_addr(153).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_addr_hi_reg_rd_data_held(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_a(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_req_in_d1.
 nf2_core/user_data_path/ids_in_reg_req.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000061.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_vld_or0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/dst_ip_vld.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(60).
 nf2_core/in_data(3)(56).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(16).
 nf2_core/core_256kb_0_reg_rd_data(400).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(17).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(7).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackB_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(22).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wfull_val4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_held(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(11).
 nf2_core/nf2_dma/cpci_txfifo_wr.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/waddr(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)17.
 nf2_core/user_data_path/output_port_lookup/mac_0(8).
 nf2_core/user_data_path/output_port_lookup/mac_0(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_b_d1(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N8.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)112.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/curr_plus_new_a_d1(17).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)1.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N22.
 nf2_core/cpu_q_dma_wr_data(1)(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_q_dma_wr_data(2)(20).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_removed_reg_req.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)44.
 nf2_core/cpu_q_dma_wr_data(2)(12).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(7).
 nf2_core/cpu_q_dma_wr_data(1)(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)103.
 nf2_core/cpu_q_dma_wr_data(2)(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)122.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N23.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(20)44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(18).
 nf2_core/in_data(3)(18).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(9).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<4>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(27).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or000080.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/cpu_q_dma_wr_data(2)(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(30).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/in_data(5)(30).
 nf2_core/in_data(5)(55).
 nf2_core/cpu_q_dma_wr_data(2)(18).
 nf2_core/cpu_q_dma_wr_data(2)(24).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(6).
 nf2_core/in_ctrl(5)(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(57).
 nf2_core/in_data(5)(57).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(2).
 nf2_core/in_ctrl(2)(2).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(5).
 nf2_core/in_ctrl(2)(5).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta_xor(0)117.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_pkt_stored_delta.
 nf2_core/core_reg_wr_data(27).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(7).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(6).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/core_256kb_0_reg_wr_data(265).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(9).
 nf2_core/core_256kb_0_reg_wr_data(277).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(21).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/cpu_q_dma_wr_data(1)(27).
 nf2_core/core_256kb_0_reg_wr_data(266).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(10).
 nf2_core/core_256kb_0_reg_wr_data(432).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_pkt_dropped_bad_delta_mux0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_state_nxt(4)12.
 nf2_core/core_256kb_0_reg_wr_data(433).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(17).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(23).
 nf2_core/core_256kb_0_reg_rd_data(433).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)44.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(9).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(4).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(8).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(31).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_9_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<4>.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(18).
 nf2_core/user_data_path/output_queues/remove_pkt/N23.
 nf2_core/nf2_dma/nf2_dma_regs/control_reg(7).
 nf2_core/core_256kb_0_reg_rd_data(135).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)44.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(71).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(32).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(33).
 nf2_core/in_data(5)(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(5).
 nf2_core/cpu_q_dma_wr_data(2)(25).
 nf2_core/cpu_q_dma_wr_data(2)(17).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(21).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(9).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(15).
 nf2_core/cpu_q_dma_wr_data(0)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(1).
 nf2_core/in_ctrl(5)(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(7).
 nf2_core/in_ctrl(5)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(1)21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(0).
 nf2_core/in_ctrl(2)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(24).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
8>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(29).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/cam_match_unencoded_addr(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N26.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N124.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_num_underruns_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(9).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(14).
 nf2_core/user_data_path/output_port_lookup/arp_wr_addr(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_q_underrun.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_byte_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_byte_cnt(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(24)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(54).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(29).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(4).
 nf2_core/in_data(5)(4).
 nf2_core/in_data(5)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(31).
 nf2_core/in_data(1)(35).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(5).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(7).
 nf2_core/in_data(3)(35).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(10).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(20).
 nf2_core/in_data(0)(20).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(6).
 nf2_core/in_ctrl(0)(6).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(10).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_byte_cnt(11).
 nf2_core/in_data(5)(35).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(59).
 nf2_core/in_data(0)(59).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/subtract_addsub0000(3).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/Msub_subtract_addsub0000_cy(1).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/wq2_rptr_bin(2).
 nf2_core/nf2_dma/nf2_dma_sync/rx_async_fifo/wptr_full/w_almost_full_val.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(14).
 nf2_core/in_data(7)(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/rx_pkt_word_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/rx_pkt_word_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_byte_cnt(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1C1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_addr(0).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/state_nxt.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1R12.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/core_256kb_0_reg_wr_data(283).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)44.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_1C14.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_wr_en.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)44.
 nf2_core/user_data_path/output_port_lookup/mac_0(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_word_cnt_nxt(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(32)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43)44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(13).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(1).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(46).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(19).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(48).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_wr_data(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(53).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(23).
 nf2_core/in_data(5)(27).
 nf2_core/in_data(5)(47).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(28).
 nf2_core/in_data(5)(13).
 nf2_core/in_data(5)(45).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(26).
 nf2_core/user_data_path/input_arbiter/cur_queue(0).
 nf2_core/user_data_path/input_arbiter/cur_queue(1).
 nf2_core/user_data_path/input_arbiter/N2.
 nf2_core/user_data_path/input_arbiter/cur_queue(2).
 nf2_core/user_data_path/input_arbiter/cur_queue_next(1).
 nf2_core/user_data_path/input_arbiter/cur_queue_next(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and0000.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(0).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/data_mask_q<7>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<18>.
 nf2_core/in_data(1)(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(0).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(24).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(16).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9).
 nf2_core/in_data(3)(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(9).
 nf2_core/in_data(5)(9).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(26).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N251.
 nf2_core/in_data(7)(35).
 nf2_core/user_data_path/op_lut_in_reg_addr(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(7).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)115.
 nf2_core/user_data_path/output_port_lookup/mac_0(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)76.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(13)44.
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_pkt_word_cnt_nxt(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(21).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14)44.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(7).
 nf2_core/nf2_dma/sys_rxfifo_wr_data(1).
 nf2_core/core_256kb_0_reg_wr_data(392).
 nf2_core/core_256kb_0_reg_wr_data(393).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N2.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(28).
 nf2_core/core_256kb_0_reg_rd_data(131).
 nf2_core/core_256kb_0_reg_rd_data(134).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<10>.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count<11>.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(8).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(30)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/reg_ack_nxt.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(22).
 nf2_core/nf2_dma/nf2_dma_regs/reg_file_in_addsub0000(11).
 nf2_core/nf2_dma/nf2_dma_regs/N22.
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/queue_sel_nxt(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(47).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(43).
 nf2_core/in_data(5)(43).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(44).
 nf2_core/in_data(5)(44).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)93.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N38.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(8).
 nf2_core/user_data_path/output_port_lookup/eth_parser/_cmp_eq000148.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(12).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N9.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/
count<5>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/in_arb_in_reg_rd_wr_L.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(26).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N32.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/num_overhead_bytes_removed_reg_req.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(23).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(12).
 nf2_core/user_data_path/op_lut_in_reg_addr(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(26).
 nf2_core/udp_reg_wr_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_data_internal(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_overhead_bytes_removed_reg_req_cmp_eq0000_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(26).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/wr_data_joint(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_data_joint(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_data_joint(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(7).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(6).
 nf2_core/user_data_path/output_port_lookup/mac_0(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(5).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_plus_new_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(13).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24)112.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(24).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)86.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_stored_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(7).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(16).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(11)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(2).
 nf2_core/cpu_q_dma_wr_data(1)(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/curr_data_a(15).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(70).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(71).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(7).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(0)62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)72.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(36).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(37).
 nf2_core/user_data_path/op_lut_in_reg_addr(12).
 nf2_core/user_data_path/op_lut_in_reg_addr(9).
 nf2_core/user_data_path/op_lut_in_reg_addr(13).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackA_clkB_d1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/tag_hit_wg_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data_a(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/tag_hit_wg_cy(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(34).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(35).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_plus_new_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/curr_data_b(3).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(11).
 nf2_core/user_data_path/output_port_lookup/eth_parser/_cmp_eq000111.
 nf2_core/core_reg_addr(2).
 nf2_core/core_reg_addr(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/_cmp_eq000124.
 nf2_core/user_data_path/output_port_lookup/eth_parser/_cmp_eq000161.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd2-In58.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(18).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[0].nf2_mac_grp/tx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(3).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/BU2/U0/din_q<9>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/core_256kb_0_reg_rd_data(469).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(1)62.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(14).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(30)24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_a(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_a(4).
 nf2_core/user_data_path/in_arb_in_reg_data(11).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr(15).
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(15).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(28).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(29).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_header_parser/dst_oq_encoded(2)62.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)120.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(2)1.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_addr(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(18).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_rd_addr_not0001.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)66.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)54.
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(4).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched_and0000.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/rd_req_latched.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/Madd_curr_plus_new_b_lut(
6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/bypass_read_a.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N101.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_wr_req_cmp_eq0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_pkt_dropped_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/rx_pkt_dropped.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)63.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)98.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)71.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)21.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)21.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)93.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)110.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N65.
 nf2_core/udp_reg_wr_data(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)36.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(9).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(23).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(5).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(24).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(31).
 nf2_core/user_data_path/in_arb_in_reg_data(31).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(14).
 nf2_core/user_data_path/output_port_lookup/ip_new_checksum(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(23)8.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(14).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(31).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)31.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(14)82.
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(15).
 nf2_core/user_data_path/output_port_lookup/eth_parser/ethertype(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(21)8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N8.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_pkt_stored_delta.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(24)5.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_addr(0).
 nf2_core/user_data_path/output_port_lookup/lpm_rd_addr(2).
 nf2_core/user_data_path/output_port_lookup/lpm_wr_addr(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)98.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)26.
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(1).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(3).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)26.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/control_reg(4).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(23).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(22).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(25)24.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(33).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(39).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(2).
 nf2_core/core_256kb_0_reg_rd_data(450).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(38).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(43).
 nf2_core/user_data_path/output_port_lookup/eth_parser/dst_MAC(42).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(9).
 nf2_core/user_data_path/in_arb_in_reg_addr(11).
 nf2_core/core_256kb_0_reg_rd_data(452).
 nf2_core/core_256kb_0_reg_rd_data(456).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_next(0).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count_next(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_lookup_done.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)44.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(26).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(28).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(12).
 nf2_core/core_256kb_0_reg_rd_data(460).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(13).
 nf2_core/core_256kb_0_reg_rd_data(461).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(20).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(21).
 nf2_core/core_256kb_0_reg_wr_data(300).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(2).
 nf2_core/in_data(5)(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(30).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/comp
2out.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(11).
 nf2_core/in_data(5)(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(8).
 nf2_core/in_data(5)(8).
 nf2_core/in_data(3)(20).
 nf2_core/in_data(5)(49).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/comp
1out.
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/rbin(3).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/Madd_rbinnext_cy(1).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_b(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_data_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/wr_update_a_or0000.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)131.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(18)144.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(9).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(9).
 nf2_core/core_256kb_0_reg_addr(228).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(12).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(22).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(8).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(0)1171.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/prev_din_a(21).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_rd_en_inv.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb
_i.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_10_mux0000.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp0.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)80.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data_a(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)4.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/control_reg(0).
 nf2_core/in_data(5)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N01.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(8).
 nf2_core/nf2_reg_grp_u/cpu_wr_data(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_22_mux0000.
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(22).
 nf2_core/in_data(2)(11).
 nf2_core/in_data(2)(46).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(31).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(30).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N23.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/rx_fifo_empty.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/N211.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(19)144.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_out(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/prev_din_b(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)8.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/prev_din_b(24).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)31.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(27).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/raddr(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/in_data(2)(28).
 nf2_core/in_data(2)(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/in_data(2)(22).
 nf2_core/in_data(2)(23).
 nf2_core/in_data(2)(62).
 nf2_core/in_data(2)(58).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N13751.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N12694.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(30).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_data_mask_mux0000(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(25).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(28)119.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(1).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackA_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_clkA.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(11).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_queue/tx_pkt_sent_sync/ackB_and0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(17).
 nf2_core/in_data(0)(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(18).
 nf2_core/core_256kb_0_reg_wr_data(312).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(26).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(26).
 nf2_core/core_256kb_0_reg_wr_data(315).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_file_in_addsub0000(21).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mmux_reg_rd_data_mux0000101_2.
 nf2_core/core_256kb_0_reg_addr(192).
 nf2_core/core_256kb_0_reg_addr(194).
 nf2_core/core_256kb_0_reg_addr(195).
 nf2_core/in_data(2)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)3.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(28)24.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(13).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr_full/wgraynext(2).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/wptr(2).
 nf2_core/in_data(6)(0).
 nf2_core/in_data(0)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_38_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_46_mux0000.
 nf2_core/in_data(0)(12).
 nf2_core/in_data(0)(14).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(18).
 nf2_core/in_data(0)(1).
 nf2_core/in_data(2)(29).
 nf2_core/in_data(2)(47).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(21).
 nf2_core/in_data(2)(31).
 nf2_core/in_data(2)(54).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(29)10.
 nf2_core/user_data_path/in_arb_in_reg_data(30).
 nf2_core/in_data(2)(1).
 nf2_core/in_data(6)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)72.
 nf2_core/in_data(0)(2).
 nf2_core/in_data(2)(2).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_din_mux0000(20).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N01.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_mux0000(4).
 nf2_core/in_data(0)(3).
 nf2_core/in_data(2)(3).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(6).
 nf2_core/core_256kb_0_reg_wr_data(451).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(30).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(9).
 nf2_core/in_data(4)(3).
 nf2_core/core_256kb_0_reg_rd_data(451).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>.
 nf2_core/user_data_path/output_port_lookup/lpm_wr_mask(31).
 nf2_core/in_data(0)(4).
 nf2_core/in_data(2)(4).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd2-In.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)115.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(22).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/reg_file_out(28).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(0).
 nf2_core/core_256kb_0_reg_rd_data(416).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/fifo_mem/_and0000.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_4.
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(31).
 nf2_core/core_256kb_0_reg_wr_data(299).
 nf2_core/in_data(0)(62).
 nf2_core/in_data(0)(46).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(1).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(20).
 nf2_core/in_data(2)(20).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(45).
 nf2_core/in_data(2)(45).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(20).
 nf2_core/in_data(4)(5).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(30).
 nf2_core/in_data(0)(30).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(52).
 nf2_core/in_data(2)(52).
 nf2_core/core_256kb_0_reg_wr_data(318).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/core_256kb_0_reg_wr_data(319).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(22).
 nf2_core/in_data(2)(60).
 nf2_core/in_data(2)(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/nf2_reg_grp_u/N58.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(10).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(10).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(30).
 nf2_core/core_256kb_0_reg_wr_data(311).
 nf2_core/in_data(2)(27).
 nf2_core/in_data(2)(19).
 nf2_core/in_data(6)(5).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(18).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(4).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N32.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/reg_file_out(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/core_256kb_0_reg_wr_data(308).
 nf2_core/core_256kb_0_reg_wr_data(317).
 nf2_core/in_data(0)(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(11).
 nf2_core/in_data(2)(6).
 nf2_core/in_data(4)(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/addr_good12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(25).
 nf2_core/in_data(6)(6).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(1).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<
0>.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(8).
 nf2_core/core_256kb_0_reg_wr_data(365).
 nf2_core/user_data_path/output_queues/enable_send_pkt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N58.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(13).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(15).
 nf2_core/core_256kb_0_reg_wr_data(376).
 nf2_core/in_data(0)(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(16).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)34.
 nf2_core/udp_reg_addr(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(18).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(19).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(18).
 nf2_core/in_data(3)(26).
 nf2_core/in_data(3)(51).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(17).
 nf2_core/in_data(2)(8).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(25).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(24).
 nf2_core/in_data(3)(25).
 nf2_core/in_data(3)(28).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(26).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(27).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in_addsub0000(28).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_out(31).
 nf2_core/user_data_path/input_arbiter/cur_queue_next(0).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(24).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(28).
 nf2_core/in_data(0)(9).
 nf2_core/in_data(2)(9).
 nf2_core/in_data(2)(55).
 nf2_core/in_data(2)(48).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/in_data(6)(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkts_in_q_reg_req_cmp_eq0000_2.
 nf2_core/nf2_reg_grp_u/N36.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/reg_ack_nxt.
 nf2_core/in_data(3)(3).
 nf2_core/in_data(3)(4).
 nf2_core/in_data(3)(10).
 nf2_core/in_data(3)(2).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rq2_wptr(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(1).
 nf2_core/in_ctrl(3)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)5.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N305.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N290.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N292.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N302.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N303.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N294.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N277.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N281.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_b.
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(25).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)_bdd4.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<9>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/num_pkt_bytes_removed_reg_req.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N181.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_byte_cnt_delta_not0001.
 nf2_core/nf2_dma/sys_rxfifo_wr_data(8).
 nf2_core/user_data_path/output_queues/oq_regs/num_pkts_dropped_reg_req.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N313.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N310.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N308.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N307.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N306.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N301.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N46.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b_and000063.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N01.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N296.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N295.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N26.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N275.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N273.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N258.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(13).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/reg_ack_nxt.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<8>.
 N420.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)50.
 nf2_core/udp_reg_addr(11).
 nf2_core/user_data_path/udp_reg_addr_in(11).
 nf2_core/user_data_path/udp_reg_master/reg_addr_out_mux0000(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(11).
 nf2_core/nf2_reg_grp_u/N64.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_ack.
 nf2_core/nf2_reg_grp_u/cpu_ack_mux0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<6>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0000.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<7>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(30).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<4>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(18).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(4).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_pkt_byte_cnt(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr
_gc<6>.
 nf2_core/core_256kb_0_reg_wr_data(298).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(49).
 nf2_core/in_data(3)(49).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/rx_pkt_len_nxt(7)4.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(30).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(28).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(29).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/rx_pkt_good_sync/ackB_and0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(35).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(22).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(3).
 nf2_core/in_ctrl(1)(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1-In.
 nf2_core/nf2_dma/nf2_dma_regs/reg_cnt_mux0000(0).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_0_ack_and0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(23).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042_2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000042.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/.pkt_chk_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_or000040.
 nf2_core/wr_0_data(1).
 nf2_core/user_data_path/ids_in_data(1).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_data_next(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(29).
 nf2_core/user_data_path/ids_in_data(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(69).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(13).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(5).
 nf2_core/in_ctrl(1)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N01.
 nf2_core/nf2_reg_grp_u/N14.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(30).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(30).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and0000.
 nf2_core/in_data(1)(38).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_cmp_din(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(4).
 nf2_core/in_data(3)(38).
 nf2_core/in_wr(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(42).
 nf2_core/in_data(5)(38).
 nf2_core/in_data(7)(38).
 nf2_core/core_256kb_0_reg_addr(25).
 nf2_core/core_256kb_0_reg_addr(24).
 nf2_core/core_256kb_0_reg_addr(31).
 nf2_core/in_data(3)(47).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/last_pkt_data_0(13).
 nf2_core/core_256kb_0_reg_addr(28).
 nf2_core/core_256kb_0_reg_addr(27).
 nf2_core/cpu_q_dma_wr_data(0)(19).
 nf2_core/nf2_dma/cpci_txfifo_wr_type_eop.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Mmux_reg_rd_data_mux0000101_2.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(18)44.
 nf2_core/udp_reg_addr(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(13).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(14).
 nf2_core/nf2_reg_grp_u/N48.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(15).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(15).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(15).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/rx_queue_delta_mux0000(0).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(28).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N52.
 nf2_core/in_data(3)(50).
 N414.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(34).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(68).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(51).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(7).
 nf2_core/in_ctrl(1)(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(47).
 nf2_core/in_data(1)(47).
 nf2_core/nf2_dma/nf2_dma_regs/N20.
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_match_addr(29).
 nf2_core/in_data(3)(22).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(26).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/control_reg(27).
 nf2_core/cpu_q_dma_wr_data(0)(12).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(0).
 nf2_core/in_ctrl(4)(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(16).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(0).
 nf2_core/in_ctrl(6)(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(24).
 nf2_core/nf2_dma/cpci_txfifo_wr_data(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(1).
 nf2_core/in_ctrl(2)(1).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(2).
 nf2_core/in_ctrl(0)(2).
 nf2_core/in_data(1)(12).
 nf2_core/in_data(1)(61).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(21).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(2).
 nf2_core/in_ctrl(4)(2).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(3).
 nf2_core/in_ctrl(0)(3).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(3).
 nf2_core/in_ctrl(2)(3).
 nf2_core/in_data(3)(21).
 nf2_core/in_data(3)(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/wr_update_a_or0000.
 nf2_core/in_data(3)(58).
 nf2_core/in_data(3)(59).
 nf2_core/in_data(1)(1).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/dest_ip_cam/BU2/U0/din_q<2>.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)103.
 N410.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(1).
 nf2_core/in_data(5)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)49_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0)39.
 nf2_core/in_data(7)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)41_2.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(4).
 nf2_core/in_ctrl(0)(4).
 nf2_core/in_data(3)(30).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(4).
 nf2_core/in_ctrl(2)(4).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(26).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(4).
 nf2_core/in_ctrl(4)(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(2).
 nf2_core/in_data(1)(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(3).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(5).
 nf2_core/in_ctrl(0)(5).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(5).
 nf2_core/in_ctrl(4)(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(4).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_ctrl_local(5).
 nf2_core/in_ctrl(6)(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(3).
 nf2_core/in_data(1)(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(10).
 nf2_core/in_data(5)(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(46).
 nf2_core/in_data(1)(20).
 nf2_core/in_data(1)(42).
 nf2_core/in_data(1)(11).
 nf2_core/in_data(1)(16).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(6).
 nf2_core/in_ctrl(2)(6).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/lpm_cam/N549.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_ctrl_local(6).
 nf2_core/in_ctrl(4)(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)41_2.
 nf2_core/in_data(1)(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_a(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(0).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_ctrl_local(7).
 nf2_core/in_ctrl(0)(7).
 nf2_core/in_data(1)(6).
 nf2_core/in_data(1)(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(28).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_ctrl_local(7).
 nf2_core/in_ctrl(2)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)59.
 nf2_core/in_data(1)(31).
 nf2_core/in_data(1)(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(29).
 nf2_core/in_data(1)(24).
 nf2_core/in_data(1)(28).
 nf2_core/in_data(1)(10).
 nf2_core/in_data(1)(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)22.
 nf2_core/cpu_q_dma_wr_data(3)(21).
 nf2_core/in_data(3)(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(7).
 nf2_core/mac_groups[2].nf2_mac_grp/disable_crc_check.
 nf2_core/in_data(3)(7).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)44.
 nf2_core/nf2_dma/nf2_dma_regs/N24.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C6.
 nf2_core/in_data(3)(8).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C10.
 nf2_core/nf2_reg_grp_u/N24.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_reg_rd_data(26).
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(26).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(26).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0C12.
 nf2_core/in_data(7)(8).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(4)27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux00002.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_req_in_progress_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/held_wr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_wr_data(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)76.
 nf2_core/in_data(5)(10).
 nf2_core/in_data(3)(16).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/in_data(3)(41).
 nf2_core/in_data(3)(55).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N4.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(23).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/rx_pkt_word_cnt(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(64).
 nf2_core/in_data(1)(60).
 nf2_core/in_data(1)(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8)1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(49).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(1
).
 nf2_core/in_data(1)(51).
 nf2_core/in_data(1)(43).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(19).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(1).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(2).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(3).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(4).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(5).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(6).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Maccum_rx_word_cnt_delta_cy(7).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_word_cnt_delta(9).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(8).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Result(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(3
).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N71.
 nf2_core/in_data(3)(34).
 nf2_core/in_data(3)(39).
 nf2_core/in_data(3)(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N34.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta6.
 nf2_core/in_data(5)(32).
 nf2_core/in_data(3)(32).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(19)31.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N18.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(8
).
 nf2_core/in_data(3)(62).
 nf2_core/in_data(3)(63).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/N18.
 nf2_core/in_data(3)(60).
 nf2_core/in_data(3)(54).
 nf2_core/in_data(2)(26).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N29.
 nf2_core/in_data(3)(29).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(12).
 nf2_core/in_data(1)(23).
 nf2_core/in_data(1)(45).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/reg_addr_internal(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N82.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_tx_num_underruns_delta9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(50).
 nf2_core/in_data(1)(46).
 nf2_core/in_data(1)(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(0).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(1).
 nf2_core/user_data_path/output_queues/oq_regs/num_words_left_dst(2).
 nf2_core/in_data(1)(44).
 nf2_core/in_data(1)(55).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(5).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld_12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_full_thresh_held(11).
 nf2_core/in_data(1)(15).
 nf2_core/in_data(1)(59).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/src_oq_full_thresh_held(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(25).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(1).
 N430.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_ack_in_d1.
 nf2_core/in_data(3)(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/wr_update_a_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(11).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/in_data(1)(36).
 nf2_core/in_data(1)(34).
 nf2_core/in_data(1)(53).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/tx_pkt_word_cnt(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)26.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(8).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(9).
 nf2_core/in_data(1)(33).
 nf2_core/in_data(1)(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)86.
 N418.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/add_carry_2_or0000.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(12).
 nf2_core/user_data_path/in_arb_in_reg_data(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(22).
 nf2_core/user_data_path/output_port_lookup/ip_arp/arp_cam/BU352/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)31.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_wr_data(4).
 nf2_core/nf2_reg_grp_u/cpu_rd_data(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(8)55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/Madd_wr_data_joint11.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)26.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)41_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/prev_din_b(14).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(11).
 nf2_core/core_256kb_0_reg_ack(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(14).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_mux0000(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_a_d1(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_mux0000(30).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/tx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[3].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(30).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[2].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[1].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/comp1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_b(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_data_a(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(26).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(1)6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)76.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)86.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/Madd_curr_plus_new_b_lut(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_plus_new_b(0).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(5).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(2).
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/held_wr_data_b(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(27).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_word_cnt_delta_not0001.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(22).
 nf2_core/nf2_dma/cpci_rxfifo_rd_data(15).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_delay_dvld(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(27).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_0_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/N33.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(29).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter_wr_ip(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_a(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_or0001_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_b(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_wr_data(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/prev_din_b(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/prev_din_b(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<4>.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(11).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(11).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(11).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(6).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/N01.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(31).
 nf2_core/udp_reg_wr_data(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N111.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(21).
 N422.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_port_lookup/dest_ip_filter/cam_lut_sm/cam_din_mux0000(21).
 nf2_core/user_data_path/input_arbiter/fifo_out_ctrl_prev_next(7)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(13).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(17).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(19).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/curr_plus_new_b(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(25).
 nf2_core/nf2_dma/nf2_dma_regs/control_reg_nxt(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/curr_plus_new_a(31).
 nf2_core/udp_reg_wr_data(16).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_b(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd9-In22.
 nf2_core/nf2_dma/nf2_dma_bus_fsm/state_FSM_FFd9-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(16).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_or0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/curr_plus_new_a(31).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_pkt_dropped_sync/ackA_synch.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_f
b.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/prev_din_b(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(10).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(19).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(20).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/dest_ip_filter_ip_mux0000(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(22).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(26).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(27).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(29).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(30).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/curr_plus_new_a(31).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(2).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(9).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/prev_din_a(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(15).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(0).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/Madd_curr_plus_new_b_cy(17).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N81.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta9.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta12.
 nf2_core/user_data_path/udp_reg_addr_in(5).
 nf2_core/user_data_path/udp_reg_addr_in(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/in_ctrl(1)(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/tx_pkt_word_cnt(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/in_ctrl(3)(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N57.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(58).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/tx_word_cnt_delta(6).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(70).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/in_ctrl(7)(0).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/tx_pkt_word_cnt(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(1).
 nf2_core/in_ctrl(1)(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(17).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(1).
 nf2_core/in_ctrl(7)(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(2).
 nf2_core/in_ctrl(1)(2).
 nf2_core/user_data_path/output_queues/store_pkt/N36.
 nf2_core/user_data_path/output_queues/store_pkt/N38.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(10).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(53).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(47).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_addr(1).
 nf2_core/user_data_path/udp_reg_addr_in(14).
 nf2_core/user_data_path/output_port_lookup/preprocess_control/N61.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(2).
 nf2_core/in_ctrl(3)(2).
 nf2_core/udp_reg_addr(21).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(3).
 nf2_core/in_ctrl(3)(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(3).
 nf2_core/in_ctrl(7)(3).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(12).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(26).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(28).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(4).
 nf2_core/in_ctrl(1)(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(7).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(4).
 nf2_core/in_ctrl(3)(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(27).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(3).
 nf2_core/in_ctrl(7)(4).
 nf2_core/nf2_mdio/phy_wr_data(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(5).
 nf2_core/in_ctrl(3)(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(5).
 nf2_core/in_ctrl(7)(5).
 nf2_core/core_256kb_0_reg_addr(29).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(6).
 nf2_core/in_ctrl(1)(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(18).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta_not0001.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(25).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(6).
 nf2_core/in_ctrl(3)(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(6).
 nf2_core/in_ctrl(7)(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(3).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(4).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(5).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(7).
 nf2_core/in_ctrl(3)(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(6).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(7).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(24).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Maccum_rx_byte_cnt_delta_cy(9).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Result(11).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(6).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_pkt_byte_cnt(11).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(23).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(17).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(10).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_pkt_byte_cnt(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(0).
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(7).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/access(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_13
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_14
.
 nf2_core/user_data_path/ids_in_reg_addr(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_byte_cnt_delta(7).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(8).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(55).
 nf2_core/core_256kb_0_reg_wr_data(368).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(16).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(3).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N62.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0001(4).
 nf2_core/core_256kb_0_reg_wr_data(379).
 nf2_core/core_256kb_0_reg_rd_data(22).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_pkts_in_q(3).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(10).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(11).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(0).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(2).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(3).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(4).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(21).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(9).
 nf2_core/in_data(6)(31).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux0000175.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(23).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(8).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(10).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(12).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(13).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(14).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(15).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(13).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(17).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(57).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_plus1_addsub0000(18).
 nf2_core/user_data_path/ids_in_reg_addr(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(60).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(56).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(19).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(23).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(6).
 nf2_core/sram_reg_wr_data(15).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(47).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_file_in(20).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(47).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(24).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(19).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(11).
 nf2_core/core_256kb_0_reg_rd_data(25).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(22).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_in_d1(9).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(12).
 nf2_core/in_data(6)(23).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(11).
 nf2_core/in_data(2)(10).
 nf2_core/in_data(6)(10).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(15).
 nf2_core/in_data(0)(11).
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[5].gmac_tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst
_asreg_d2.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(54).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(55).
 nf2_core/in_data(2)(12).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(15).
 nf2_core/in_data(4)(20).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N55.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(12).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(12).
 nf2_core/in_data(6)(20).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(7).
 nf2_core/device_id_reg/reg_rd_data_mux0000(3).
 nf2_core/core_256kb_0_reg_rd_data(3).
 nf2_core/in_data(6)(12).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(21).
 nf2_core/in_data(0)(21).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(13).
 nf2_core/in_data(0)(13).
 nf2_core/sram64.sram_arbiter/sram_reg_access/rd_vld_latched.
 nf2_core/in_data(2)(21).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(13).
 nf2_core/in_data(2)(13).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(21).
 nf2_core/in_data(4)(21).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N61.
 nf2_core/core_256kb_0_reg_rd_data(7).
 nf2_core/in_data(4)(13).
 nf2_core/in_data(6)(13).
 nf2_core/sram_reg_addr(11).
 nf2_core/user_data_path/output_queues/store_pkt/N28.
 nf2_core/in_data(0)(22).
 nf2_core/user_data_path/output_queues/store_pkt/N42.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(15).
 nf2_core/in_data(2)(30).
 nf2_core/in_data(2)(14).
 nf2_core/in_data(4)(30).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(17).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/reg_file_in(14).
 nf2_core/in_data(4)(22).
 nf2_core/in_data(4)(14).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N55.
 nf2_core/in_data(6)(14).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(13).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(13).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(12).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(39).
 nf2_core/in_data(0)(31).
 nf2_core/in_data(0)(23).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(15).
 nf2_core/in_data(0)(15).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(14).
 nf2_core/user_data_path/output_port_lookup/lpm_output_port(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N211.
 nf2_core/in_data(2)(15).
 nf2_core/in_data(4)(23).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N51.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(14).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(11).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/lut_wr_data_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(2).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(2).
 nf2_core/in_data(6)(15).
 nf2_core/core_256kb_0_reg_rd_data(24).
 nf2_core/core_256kb_0_reg_rd_data(28).
 nf2_core/sram_reg_wr_data(10).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/rd_1_data(11).
 nf2_core/in_data(0)(24).
 nf2_core/nf2_dma/nf2_dma_sync/tx_async_fifo/rptr_empty/Madd_rbinnext.
 nf2_core/in_data(0)(16).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(21).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)13_2.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(40).
 nf2_core/in_data(2)(40).
 nf2_core/nf2_reg_grp_u/N10.
 nf2_core/nf2_reg_grp_u/cpu_rd_data_mux0000(4).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(24).
 nf2_core/in_data(2)(24).
 nf2_core/in_data(4)(24).
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(18).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(13).
 nf2_core/in_data(4)(16).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(40).
 nf2_core/in_data(6)(40).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N32.
 nf2_core/in_data(6)(24).
 nf2_core/in_data(6)(16).
 nf2_core/in_data(0)(41).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/rx_fifo_64.gmac_rx_fifo/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.wrx/pntr
_gc<8>.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_num_overruns_delta_xor(4)117.
 nf2_core/core_256kb_0_reg_rd_data(357).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(25).
 nf2_core/in_data(0)(25).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(15).
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(15).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(21).
 nf2_core/core_256kb_0_reg_rd_data(373).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(16).
 nf2_core/core_256kb_0_reg_rd_data(368).
 nf2_core/core_256kb_0_reg_wr_data(366).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(17).
 nf2_core/in_data(0)(17).
 nf2_core/in_data(2)(41).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_tx_queue/tx_fifo_data_out(0).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(25).
 nf2_core/in_data(2)(25).
 nf2_core/core_256kb_0_reg_rd_data(446).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(17).
 nf2_core/in_data(2)(17).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(28).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(19).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/dst_oq_held_not0001.
 nf2_core/core_256kb_0_reg_rd_data(470).
 nf2_core/in_data(6)(41).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(17).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(16).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(54).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(54).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(55).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(55).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_61.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(6).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_71.
 nf2_core/mac_groups[2].nf2_mac_grp/gmac_rx_data(7).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(25).
 nf2_core/in_data(6)(25).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(46).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(28).
 nf2_core/core_256kb_0_reg_rd_data(284).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_file_in(8).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(50).
 nf2_core/in_data(0)(50).
 nf2_core/core_256kb_0_reg_rd_data(408).
 nf2_core/in_data(7)(12).
 nf2_core/in_data(7)(52).
 nf2_core/in_data(0)(26).
 nf2_core/core_256kb_0_reg_rd_data(432).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(18).
 nf2_core/in_data(0)(18).
 nf2_core/in_data(2)(50).
 nf2_core/core_256kb_0_reg_rd_data(258).
 nf2_core/core_256kb_0_reg_rd_data(290).
 nf2_core/in_data(2)(42).
 nf2_core/device_id_reg/Mrom__varindex000016_f6.
 nf2_core/device_id_reg/reg_rd_data_mux0000(13).
 nf2_core/core_256kb_0_reg_rd_data(13).
 nf2_core/core_256kb_0_reg_rd_data(2).
 nf2_core/core_256kb_0_reg_wr_data(369).
 nf2_core/in_data(2)(18).
 nf2_core/core_256kb_0_reg_rd_data(476).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(0).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(1).
 nf2_core/sram_reg_wr_data(14).
 nf2_core/in_data(4)(42).
 nf2_core/core_256kb_0_reg_rd_data(477).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N47.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(16).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(41).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(40).
 nf2_core/core_256kb_0_reg_rd_data(434).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(18).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(13).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(29).
 nf2_core/in_data(6)(50).
 nf2_core/in_data(6)(42).
 nf2_core/user_data_path/output_queues/store_pkt/N44.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(0).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(14).
 nf2_core/in_data(7)(39).
 nf2_core/in_data(7)(6).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N34.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(17).
 nf2_core/in_data(6)(26).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(51).
 nf2_core/in_data(0)(51).
 nf2_core/in_data(4)(44).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(35).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(43).
 nf2_core/in_data(0)(43).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>.
 nf2_core/core_256kb_0_reg_rd_data(31).
 nf2_core/in_data(0)(27).
 nf2_core/core_256kb_0_reg_rd_data(484).
 nf2_core/in_data(0)(19).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N99.
 nf2_core/in_data(2)(51).
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(33).
 nf2_core/core_256kb_0_reg_rd_data(293).
 nf2_core/in_data(2)(43).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<6>.
 nf2_core/core_256kb_0_reg_rd_data(6).
 nf2_core/core_256kb_0_reg_rd_data(391).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<7>.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r000054.
 nf2_core/core_256kb_0_reg_rd_data(327).
 nf2_core/core_256kb_0_reg_rd_data(359).
 nf2_core/in_data(7)(11).
 nf2_core/in_data(7)(17).
 nf2_core/core_256kb_0_reg_rd_data(424).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N67.
 nf2_core/core_256kb_0_reg_rd_data(296).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(51).
 nf2_core/in_data(4)(51).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In2.
 nf2_core/core_256kb_0_reg_rd_data(481).
 nf2_core/core_256kb_0_reg_rd_data(321).
 nf2_core/in_data(4)(43).
 nf2_core/core_reg_addr(1).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(19).
 nf2_core/in_data(6)(51).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25).
 nf2_core/unused_reg_core_256kb_0[3]..unused_reg_core_256kb_0_x/reg_req_d1.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/out_data_local(27).
 nf2_core/in_data(6)(27).
 nf2_core/user_data_path/output_queues/store_pkt/N32.
 nf2_core/user_data_path/output_queues/store_pkt/N50.
 nf2_core/user_data_path/output_queues/dst_oq_wr_addr_new(17).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(6).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(17).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(16).
 nf2_core/in_data(6)(19).
 nf2_core/user_data_path/output_queues/store_pkt/N30.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_14_mux0000.
 nf2_core/user_data_path/output_queues/store_pkt/N52.
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_data_word(11).
 nf2_core/in_data(0)(52).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(0)12.
 nf2_core/core_256kb_0_reg_rd_data(50).
 nf2_core/core_256kb_0_reg_ack(15).
 nf2_core/user_data_path/output_port_lookup/arp_wr_mac(27).
 nf2_core/core_256kb_0_reg_ack(11).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(44).
 nf2_core/in_data(0)(44).
 nf2_core/user_data_path/output_port_lookup/ip_lpm/cam_lut_sm/cam_wr_addr_mux0000(2).
 nf2_core/core_256kb_0_reg_ack(2).
 nf2_core/core_256kb_0_reg_rd_data(448).
 nf2_core/core_256kb_0_reg_rd_data(480).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/deltas_1_2.
 nf2_core/in_data(3)(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(12).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(12).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f53.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f53.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(11).
 nf2_core/user_data_path/in_arb_in_reg_data(15).
 nf2_core/user_data_path/input_arbiter/in_arb_regs/Mmux_reg_data_out_mux000085.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(44).
 nf2_core/in_data(2)(44).
 nf2_core/in_data(4)(12).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f54.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f54.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(12).
 nf2_core/in_data(7)(14).
 nf2_core/in_data(7)(15).
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<6>.
 nf2_core/mac_groups[3].nf2_mac_grp/tx_queue/tx_fifo_64.gmac_tx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<6>.
 nf2_core/in_data(4)(53).
 nf2_core/in_data(7)(30).
 nf2_core/in_data(4)(60).
 nf2_core/in_data(4)(52).
 nf2_core/in_data(4)(28).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_full/full_words_left(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_o
r0000124.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(3).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_rd_data_mux0000(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_6_mux0000.
 nf2_core/in_data(7)(0).
 nf2_core/in_data(5)(0).
 nf2_core/in_data(3)(0).
 nf2_core/in_data(1)(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_8_mux0000.
 nf2_core/user_data_path/output_port_lookup/ip_arp/cam_lut_sm/lut_wr_data_mux0000(20).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_27_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_28_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_held(5).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(16)64.
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(68).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta.
 nf2_core/in_data(0)(61).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(48).
 nf2_core/in_data(0)(53).
 nf2_core/in_ctrl(7)(2).
 nf2_core/in_ctrl(5)(2).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_3_f52.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_4_f52.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(0).
 nf2_core/user_data_path/output_queues/store_pkt/N46.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(38).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/out_data_local(45).
 nf2_core/in_data(0)(45).
 nf2_core/in_ctrl(5)(3).
 nf2_core/user_data_path/output_queues/store_pkt/N48.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(7).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(16).
 nf2_core/in_data(0)(29).
 nf2_core/in_ctrl(5)(4).
 nf2_core/in_data(7)(5).
 nf2_core/in_ctrl(5)(5).
 nf2_core/in_data(2)(61).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_3_f57.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_4_f57.
 nf2_core/in_data(7)(22).
 nf2_core/in_data(2)(53).
 nf2_core/sram64.sram_arbiter/sram_reg_access/wr_data(45).
 nf2_core/device_id_reg/Mrom__varindex00002_f6.
 nf2_core/in_data(7)(60).
 nf2_core/in_data(4)(61).
 nf2_core/in_data(4)(45).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f512.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f512.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(2).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)43.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(1).
 nf2_core/in_data(6)(29).
 nf2_core/in_data(6)(53).
 nf2_core/nf2_mdio/phy_reg_rd_data_mux0000(18).
 nf2_core/in_data(6)(30).
 nf2_core/in_data(4)(31).
 nf2_core/core_256kb_0_reg_wr_data(490).
 nf2_core/core_256kb_0_reg_wr_data(491).
 nf2_core/in_data(6)(39).
 nf2_core/in_data(4)(39).
 nf2_core/in_data(2)(39).
 nf2_core/in_data(0)(39).
 nf2_core/in_data(6)(46).
 nf2_core/in_data(0)(54).
 nf2_core/in_data(4)(25).
 nf2_core/in_data(4)(4).
 nf2_core/in_data(6)(47).
 nf2_core/in_data(4)(47).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_pkt_dropped.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_queue_delta_mux0000(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/rx_pkt_dropped_full_delta_mux0000.
 nf2_core/in_data(0)(47).
 nf2_core/user_data_path/output_queues/remove_pkt/hi_addr_next(14).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early(68).
 nf2_core/in_data(0)(40).
 nf2_core/in_data(6)(48).
 nf2_core/in_data(4)(48).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(3).
 nf2_core/in_data(0)(48).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(8).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(8).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(15).
 nf2_core/in_data(6)(55).
 nf2_core/in_data(4)(55).
 nf2_core/in_data(0)(55).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_21_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_13_mux0000.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(9).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(0).
 nf2_core/in_data(4)(62).
 nf2_core/in_data(4)(49).
 nf2_core/in_data(2)(49).
 nf2_core/in_data(0)(49).
 nf2_core/in_data(6)(56).
 nf2_core/in_data(4)(56).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(14).
 nf2_core/in_data(2)(56).
 nf2_core/in_data(0)(56).
 nf2_core/in_data(6)(62).
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(10).
 nf2_core/in_data(7)(51).
 nf2_core/in_data(2)(57).
 nf2_core/in_data(0)(57).
 nf2_core/in_data(6)(7).
 nf2_core/in_data(7)(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Result(2)1.
 nf2_core/in_data(6)(54).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Maccum_deltas_8.
 nf2_core/in_data(6)(58).
 nf2_core/in_data(6)(60).
 nf2_core/in_data(6)(61).
 nf2_core/in_data(0)(63).
 nf2_core/in_data(6)(59).
 nf2_core/in_data(2)(59).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_3_f557.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_data_sel_4_f557.
 nf2_core/user_data_path/input_arbiter/fifo_out_data_sel(60).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(1)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/mac_grp_reg_rd_data_mux0000(5).
 nf2_core/in_data(2)(63).
 nf2_core/in_data(6)(63).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(47).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(39).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_ip_mux0000(24).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_a_and0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N45.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(17).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_5_mux0000.
 nf2_core/in_ctrl(5)(0).
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_3_f5.
 nf2_core/user_data_path/input_arbiter/Mmux_fifo_out_ctrl_sel_4_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_18_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_19_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N64.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_24_mux0000.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_17_mux0000.
 nf2_core/user_data_path/output_port_lookup/next_hop_mac(38).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)9.
 nf2_core/device_id_reg/Mrom__varindex0000113.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(56).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_ph1(54).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(3)5.
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/held_wr_data_a(4).
 nf2_core/user_data_path/output_queues/store_pkt/lo_addr_next(4).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(18).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/Madd_curr_plus_new_b_lut(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/_sub0000(1).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_wr_addr_reg/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/prev_din_a(20).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/out_data_local(57).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/prev_din_a(24).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(15).
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17)243_SW0_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(17).
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_addr_next(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23)243_SW0_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000078.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(2).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(12).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(12).
 nf2_core/user_data_path/ids/module_regs/.generic_hw_regs/reg_data_out_mux0000(14).
 nf2_core/user_data_path/ids/module_regs/hw_reg_data_out(14).
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N36.
 nf2_core/device_id_reg/reg_rd_data_mux0000(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(24).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(16).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(25).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(28).
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_11
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(23).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(0)(12).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(1)(21).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(12).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(13).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/curr_plus_new_b_d1(10).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(25).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(19).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/Mshreg_mac_rx_data_5.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(10).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(1).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(16).
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(4).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2).
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(15).
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(2)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(17).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/reg_addr_out_mux0000(14).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(7).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N70.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(5).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(4).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(3).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(2).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(1).
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(2).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(3).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(4).
 nf2_core/nf2_reg_grp_u/cpu_wr_data_nxt(9).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(5).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full_or0000.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full_or0000.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(15).
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/out_data_local(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_addr_out_mux0000(18).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/lpm_mask_mux0000(31).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/Madd_wr_data_joint11.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(5)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(3).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8).
 nf2_core/sram64.sram_arbiter/sram_reg_access/sram_wr_data(33).
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/wr_data_early_nxt(71).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/user_data_path/output_queues/remove_pkt/lo_addr_next(3).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N48.
 nf2_core/user_data_path/output_queues/remove_pkt/Mcount_pkt_len_counter_eqn_1.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)9.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)9.
 nf2_core/user_data_path/output_queues/store_pkt/hi_addr_next(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000040.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(2)21.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/ram_addr_a(0)21.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/oq_rd_addr_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N8.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/Mcount_rx_pkt_removed_delta3.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_stored_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)26.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_mux0000.
 nf2_core/user_data_path/output_queues/remove_pkt/output_fifo64.output_fifos[4].gmac_tx_fifo/BU2/U0/grf.rf/gl0.rd/grss.r
sts/ram_empty_fb_i_or0000_SW0/O.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/wr_update_a_or0000.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_tx_queue/cpu_fifos64.tx_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_st
ate_FSM_FFd1-In.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/req_in_progress_not0001.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_words_in_q_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/num_pkt_bytes_removed_reg_acked_mux0000.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/wr_update_a_or0000.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N44.
 nf2_core/user_data_path/output_queues/store_pkt/pkt_byte_len_next(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/user_data_path/ids/module_regs/reg_data_out_mux0000(6).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N351.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/reg_cnt_mux0000(2).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N68.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N74.
 nf2_core/user_data_path/udp_reg_master/reg_data_out_mux0000(16).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N63.
 nf2_core/user_data_path/ids/module_regs/hw_reg_addr_out_swapped(15).
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/mac_rx_data_51.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_15
.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/Mshreg_reg_addr_out_10
.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N74.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(5
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_cntr/generic_cntr_regs/reg_data_out_mux0000(7
).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/arp_mac_12_mux0000.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(21).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12).
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(3)(31).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)5.
 nf2_core/user_data_path/input_arbiter/in_arb_regs/reg_data_out_mux0000(13).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(53).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N34.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(26)44.
 nf2_core/nf2_dma/nf2_dma_que_intfc/cpu_q_dma_wr_data_nxt(2)(6).
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(17)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(23)44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_ctrl_nxt(4).
 N91.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12)44.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)44.
 nf2_core/user_data_path/output_port_lookup/preprocess_control/state_next(0)129.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_can_wr_pkt_and0000.
 nf2_core/user_data_path/output_port_lookup/eth_parser/N01.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)44.
 nf2_core/nf2_dma/nf2_dma_que_intfc/txfifo_rd_inc32.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15)44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(1).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(41).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)54.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)122.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64.rx_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(1)1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_q_dma_nearly_full_or0000.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/cpu_fifos64_rx_fifo_dout(36).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(34).


The following Nets are new/changed.
-----------------------------------
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N41.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(40)33.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N6.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N34.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/user_data_path/output_queues/store_pkt/N211.
 nf2_core/user_data_path/output_queues/store_pkt/_COND_94.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N209.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N273.
 nf2_core/user_data_path/output_port_lookup/reset_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N4.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)142.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N517.
 nf2_core/user_data_path/output_queues/store_pkt/wr_0_req_next_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(10)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(11)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(12)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(13)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(14)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(15)27.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(40)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(41)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(33)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(42)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(34)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(43)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(35)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(44)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(36)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(45)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(37)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(46)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(38)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(39)28.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)124.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(6)125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N463.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(6)7.
 nf2_core/sram64.sram_arbiter/cnet_sram_sm/next_port(0)46.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N16.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(1)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N47.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(2)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N45.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(3)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N43.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(4)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N411.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(5)5.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N25.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(2)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N102.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/curr_data_b(8).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N243.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(10)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(12)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(13)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(14)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(15)13.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(17)13.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/curr_data_b(31).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_lo_reg/N42.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000121.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000121.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f51.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)121.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)121.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)121.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(17)121.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f53.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N369.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f51.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N351.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f52.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In45.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f53.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In67.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In88.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f51.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N4.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N259.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N241.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N561.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N561.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N561.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N561.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N211.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13_2.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)13.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N39.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)12_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(6)5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N6.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(0).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(0).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(0).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_9_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_5_f6.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)20.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N108.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N433.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(3)124.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N104.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N535.
 nf2_core/user_data_path/ids/module_regs/software_regs(44).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_SW0_1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_8_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(1)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N10.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N10.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(27)7.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N93.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N95.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/pkt_dropped_wrong_dst_mac_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(4)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(7)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N771.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(8)27.
 nf2_core/user_data_path/input_arbiter/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N75.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(9)27.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and0000112.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/bypass_read_b_and000055.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N114.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)115.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N543.
 nf2_core/user_data_path/ids/module_regs/software_regs(8).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N16.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N24.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N24.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N24.
 nf2_core/user_data_path/ids/module_regs/software_regs(7).
 nf2_core/user_data_path/ids/module_regs/software_regs(39).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(1)13.
 nf2_core/user_data_path/ids/module_regs/software_regs(3).
 nf2_core/user_data_path/ids/module_regs/software_regs(35).
 nf2_core/user_data_path/ids/module_regs/software_regs(9).
 nf2_core/user_data_path/ids/module_regs/software_regs(41).
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N24.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(2)13.
 nf2_core/user_data_path/ids/module_regs/software_regs(6).
 nf2_core/user_data_path/ids/module_regs/software_regs(38).
 nf2_core/user_data_path/ids/module_regs/software_regs(10).
 nf2_core/user_data_path/ids/module_regs/software_regs(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(3)13.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N75.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)29.
 nf2_core/user_data_path/ids/module_regs/software_regs(15).
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(4)13.
 nf2_core/user_data_path/ids/module_regs/software_regs(45).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(74).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(78).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and0000121_2
.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(5)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(0)37.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N631.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)29.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(6)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(11)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(18)13.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(7)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(8)37.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)32.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(9)37.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N103.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)29.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)125_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)125_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)125_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)125_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)125_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(47)28.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)125_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)125_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)125_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N69.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)29.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)121.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)143.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(2)161.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)125_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)125_1.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N44.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)125_1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)125_1.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N44.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N44.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)7_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N235.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and000084.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)29.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N20.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)7_1.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)18.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next(0)135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N161.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084_G_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000026.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and000084.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1316.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1331.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(12).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(10).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N6.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(6)132.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(10).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(10).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(10).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(10).
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(11).
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(11).
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(11).
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(11).
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(11).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N8.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(0)30.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(0).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N8.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N8.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N28.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(4)125.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N10.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N6.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)20.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N102.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)65.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N12.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N383.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N14.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N10.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N16.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(11)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(12)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(13)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N459.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N451.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N387.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N365.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N429.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N397.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N389.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)12.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N8.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)27.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)60.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)60.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)73.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)60.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)84.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N359.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)20.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)65.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N453.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N381.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N377.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N419.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N427.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(6)48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N269.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(7)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(8)48.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(9)48.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N39.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N20.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N489.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N481.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N211.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N437.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N475.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N473.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N379.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N395.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/N7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N145.
 nf2_core/user_data_path/ids/module_regs/software_regs(4).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N24.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N26.
 nf2_core/user_data_path/ids/module_regs/software_regs(5).
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N143.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N225.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N139.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/in_fifo_rd_en_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N133.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N375.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N22.
 nf2_core/user_data_path/ids/module_regs/software_regs(40).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N409.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N417.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N341.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N401.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(72).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(73).
 nf2_core/user_data_path/ids/module_regs/software_regs(42).
 nf2_core/user_data_path/ids/module_regs/software_regs(36).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000078_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/bypass_read_b_and000078_SW
2_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/ram_addr_a(1)9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N199.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N465.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(18)82_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N6.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N373.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(15)7.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(66).
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N19.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/preprocess_vld_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en12.
 nf2_core/user_data_path/output_port_lookup/op_lut_hdr_parser/wr_en4.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N91.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N8.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/merge_update_and000040.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/merge_update_and000040.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/merge_update_and000040.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(71).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and000078_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/bypass_read_b_and000078_SW2_1.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)0.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000216.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(65).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N483.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N41.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N41.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N477.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N41.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N87.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N831.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N16.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N16.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N211.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N211.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N211.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N211.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N491.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b_and000078_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b_and000078_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b_and000078_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000078_2.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000078_2
.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N12.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N85.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N10.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N10.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/CRC_reg_mux0000(25)122.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N831.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)101.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N811.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)129.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N363.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N439.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N467.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N435.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N469.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N471.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N449.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N79.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(14)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N195.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N108.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(67).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N479.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(37)12.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(37)12.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(37)12.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(37)12.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)17.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)17.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)17.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)17.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N1081.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N651.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(50)22.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(1).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(2).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(3).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(4).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N487.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N495.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(5).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(6).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N441.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N501.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(7).
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(68).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(8).
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(9).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N493.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N443.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N353.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N127.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N931.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)178_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N531.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N157.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(69).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N106.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N63.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(51)22.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(70).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N485.
 nf2_core/user_data_path/ids/module_regs/software_regs(14).
 nf2_core/user_data_path/ids/module_regs/software_regs(46).
 nf2_core/user_data_path/ids/module_regs/software_regs(47).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N104.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N61.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(52)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N205.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N499.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N5411.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N102.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N59.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(53)22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(0)9.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/ram_addr_a(1)9.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N14.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N100.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N57.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(54)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N497.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N539.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N98.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N55.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(55)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N367.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N355.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/bypass_read_b_and000078_SW2_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/bypass_read_b_and000078_SW2_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/bypass_read_b_and000078_SW2_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/bypass_read_b_and000078_SW2_1.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/bypass_read_b_and000078_S
W2_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N112.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N691.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(48)22.
 nf2_core/user_data_path/ids/module_regs/software_regs(0).
 nf2_core/user_data_path/ids/module_regs/software_regs(1).
 nf2_core/user_data_path/ids/module_regs/software_regs(2).
 nf2_core/user_data_path/ids/module_regs/software_regs(32).
 nf2_core/user_data_path/ids/module_regs/software_regs(33).
 nf2_core/user_data_path/ids/module_regs/software_regs(34).
 nf2_core/user_data_path/ids/module_regs/software_regs(37).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N110.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N671.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(49)22.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N547.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N523.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(16)82_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N507.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N549.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)49.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)112.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0).
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0).
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)232.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)112.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0).
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N213.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/rx_goodframe_out_next20_SW0_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N521.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)163.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)208.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)196.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)163.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)208.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)196.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)163.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)208.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)196.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)148.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)163.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)208.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)196.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N171.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N169.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N167.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N165.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N163.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N357.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N125.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N39.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)150.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)150.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)150.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)150.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)162.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N185.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)186.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)186.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)206.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(5)48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N4.
 nf2_core/user_data_path/output_queues/store_pkt/N13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N519.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N02.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N177.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N175.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/merge_update_and0000181.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N505.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N181.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N187.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N151.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N611.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N104.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N106.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/tx_queue_delta_mux0000(0)18.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)208.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N503.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N545.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N137.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N159.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/Mmux_reg_data_out_mux0000116.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/out_data_nxt(39)11.
 nf2_core/user_data_path/ids/module_regs/software_regs(43).
 nf2_core/user_data_path/ids/module_regs/software_regs(13).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N455.
 nf2_core/user_data_path/output_queues/store_pkt/N71.
 nf2_core/user_data_path/output_queues/store_pkt/N59.
 nf2_core/user_data_path/output_queues/store_pkt/N21.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N1611.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N155.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N191.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N153.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N179.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N149.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N173.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/N53.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/N53.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/N53.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(5)15_2.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/N53.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N189.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R10.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N371.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R12.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R13.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N197.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N193.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N183.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N131.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N203.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(75).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N141.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)162.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)86.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)162.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N39.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)174.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)119.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(76).
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)156.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)174.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)135.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(24)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(25)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(26)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N207.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)174.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)132.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)162.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N201.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)156.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)86.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(28)135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(1)7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)135.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(3)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(5)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(7)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(9)7.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(2)2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N317.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N135.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N281.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N291.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)2.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(77).
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(3)2.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)2.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)2.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(4)2.
 nf2_core/user_data_path/output_queues/remove_pkt/remove_state_next(3)123_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000262_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N29.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N22.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N289.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N315.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N295.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N283.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(2)49.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(79).
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)7.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(3)49.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)7.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_left_reg/N4.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)7.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(8)49.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N323.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N287.
 nf2_core/user_data_path/ids/module_regs/.generic_sw_regs/software_regs(64).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N319.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N313.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N333.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N277.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N293.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N321.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N111.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N129.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/to_from_cpu_next38.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_eval_empty/empty_7_mux000053.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/in_word_0_1(19).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(32)1115.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(0)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(30)178_2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N147.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(31)178_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N335.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N303.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N279.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N309.
 nf2_core/user_data_path/output_queues/remove_pkt/rd_0_addr_next(16)13.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R1.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R2.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R3.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R4.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R5.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R6.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R7.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R8.
 nf2_core/user_data_path/output_port_lookup/ip_checksum_ttl/Madd_next_sum_0R9.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N329.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N325.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N327.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N305.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N307.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N301.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N331.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/N19.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(22)74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N275.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(18)74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(29)178_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/oq_addr_hi_reg/N42.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(1)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(2)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/state_mux0000(7)128.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(5)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N297.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(6)11.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N285.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/N46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N299.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N211.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N37.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_in_q_reg/merge_update_or000063_1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N253.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N215.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N219.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N217.
 nf2_core/nf2_dma/nf2_dma_regs/_old_delta_203(10).
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N525.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(0)126.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)125.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)135.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/state_next(1)147.
 nf2_core/mac_groups[0].nf2_mac_grp/rx_queue/N35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N337.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N271.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N247.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/Madd_wr_data_joint_cy(10)_rt.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N255.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N249.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N561.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N541.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N671.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N237.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N32.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N231.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N233.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N24.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N22.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_rx/N7.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N229.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N227.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N20.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N245.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_stored_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N18.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/N2.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N349.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N161.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N265.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N263.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N257.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N211.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N537.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N529.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N425.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N403.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N385.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N239.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N2611.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N361.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N223.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N12.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N267.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N221.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N527.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(6)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(7)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(8)1.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/_old_delta_213(9)1.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/mac_groups[1].nf2_mac_grp/rx_queue/N35.
 nf2_core/mac_groups[3].nf2_mac_grp/rx_queue/N35.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N91.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N87.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N831.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N171.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/cpu_dma_rx_queue/N171.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/cpu_dma_rx_queue/N171.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/cpu_dma_rx_queue/N171.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N211.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/_COND_109.
 nf2_core/nf2_dma/nf2_dma_regs/N26.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N63.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N77.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N58.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N25.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/cpu_dma_rx_queue/N6.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N52.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N105.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N771.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N121.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N115.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N99.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N50.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N811.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N691.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N447.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N107.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N631.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N651.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N751.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N97.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N791.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N457.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N48.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N46.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N28.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N44.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N261.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N431.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N123.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N1011.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N347.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N79.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N117.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N73.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N1091.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N951.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N85.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N119.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N113.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_host_iface/N30.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N415.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N811.
 nf2_core/user_data_path/output_queues/store_pkt/N111.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N42.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N60.
 nf2_core/user_data_path/output_queues/store_pkt/N91.
 nf2_core/mac_groups[2].nf2_mac_grp/rx_queue/N35.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N421.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N399.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N407.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N393.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N391.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f54.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f54.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f54.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f54.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f54.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f54.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f54.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N48.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f55.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f55.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f55.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f55.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f56.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f56.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f56.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f56.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f57.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f57.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f57.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_3_f57.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_4_f57.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N343.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N339.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f5.
 nf2_core/mac_groups[0].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f5.
 nf2_core/mac_groups[1].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f5.
 nf2_core/mac_groups[2].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_6_f5.
 nf2_core/mac_groups[3].nf2_mac_grp/mac_grp_regs/Mmux__old_delta_213_7_f5.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_94_3_f5.
 nf2_core/user_data_path/output_queues/store_pkt/Mmux__COND_94_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_95_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_95_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_95.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_96_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_96_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_96.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_97_3_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/Mmux__COND_97_4_f5.
 nf2_core/user_data_path/output_queues/remove_pkt/_COND_97.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N89.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N40.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N445.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N461.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N345.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N405.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N423.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_109_3_f5.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/Mmux__COND_109_4_f5.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N411.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N413.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/out_data_next(3)11.
 nf2_core/user_data_path/output_queues/store_pkt/N15.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N211.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N38.
 nf2_core/user_data_path/output_queues/store_pkt/N17.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/N36.
 nf2_core/user_data_path/output_queues/store_pkt/N19.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_0.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_1.
 nf2_core/user_data_path/input_arbiter/cur_queue(0)_REPLICA_2.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_3.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_4.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_5.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_6.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_7.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_8.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_9.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_10.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_11.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_12.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_13.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_15.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_16.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_count(2)_REPLICA_17.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_18.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_19.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_20.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_21.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_22.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_23.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_24.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_25.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_26.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_27.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_28.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_29.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_30.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_31.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_32.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_33.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_34.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_35.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_36.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_37.
 nf2_core/user_data_path/output_queues/pkt_stored_REPLICA_38.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_39.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_40.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_41.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_42.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_43.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_44.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_45.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_46.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_47.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_48.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_49.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_50.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_51.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(1)_REPLICA_52.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_53.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_54.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_55.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_56.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_57.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_58.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_59.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_60.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_61.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_62.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_63.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_64.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_65.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_66.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_67.
 nf2_core/user_data_path/output_port_lookup/mac_dst_port_num(2)_REPLICA_68.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_18_REPLICA_69.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/dst_port_next(0)611_REPLICA_70.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/rd_preprocess_info_and0001_REPLICA_71.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/mac_0_7_REPLICA_72.
 nf2_core/user_data_path/output_queues/store_pkt/store_state_next_cmp_eq000011_REPLICA_73.
 nf2_core/user_data_path/input_arbiter/state_next_0_and000155_REPLICA_74.
 nf2_core/mac_groups[3].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N10.
 nf2_core/cpu_queues[3].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_stored_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_stored_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_regs_ctrl/reg_result_mux0000(10)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(7)7.
 nf2_core/mac_groups[0].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_words_in_q_reg/merge_update_and0000181.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_overhead_bytes_removed_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_removed_reg/N2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkts_dropped_reg/merge_update_and0000121_2.
 nf2_core/user_data_path/output_queues/oq_regs/oq_reg_instances/num_pkt_bytes_removed_reg/N10.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N71.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/user_data_path/output_queues/oq_header_parser/input_state_next(0)1316_2.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)186.
 nf2_core/cpu_queues[0].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(1)186.
 nf2_core/cpu_queues[1].cpu_dma_queue_i/.cpu_dma_queue_regs/_old_delta_231(0)112.
 nf2_core/cpu_queues[2].cpu_dma_queue_i/.cpu_dma_queue_regs/N65.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_state_FSM_FFd3-In48.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N10.
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N731.
 nf2_core/mac_groups[2].nf2_mac_grp/gig_eth_mac/mac_rx/rx_crc_chk/N16.
 nf2_core/user_data_path/ids/module_regs/software_regs(11).
 nf2_core/user_data_path/output_port_lookup/op_lut_process_sm/N27.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(13)7.
 nf2_core/mac_groups[1].nf2_mac_grp/gig_eth_mac/mac_tx/tx_crc_gen/CRC_reg_mux0000(15)7.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(18)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(19)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(20)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(37)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(25)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(41)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(28)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(16)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(24)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(21)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(31)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(29)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(46)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(3)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(47)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(40)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(32)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(17)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(27)14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)174.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(8)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(12)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(35)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(2)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(6)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(1)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(14)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(26)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(22)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(23)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(30)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(42)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(7)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(13)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(11)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(44)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(39)14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(19)174.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(16)74.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(9)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(34)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(36)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(43)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(45)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(0)14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)174.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(38)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(4)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(10)14.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(21)74.
 nf2_core/user_data_path/output_port_lookup/op_lut_regs/router_op_lut_regs_non_cntr/reg_data_out_mux0000(20)74.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(5)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(15)14.
 nf2_core/user_data_path/output_port_lookup/eth_parser/mac_sel(33)14.
