
BaseProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002834  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  080029c4  080029c4  000129c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c9c  08002c9c  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08002c9c  08002c9c  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c9c  08002c9c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c9c  08002c9c  00012c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ca0  08002ca0  00012ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08002ca4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000354  20000090  08002d34  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003e4  08002d34  000203e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd5c  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002131  00000000  00000000  0002be1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000750  00000000  00000000  0002df50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000650  00000000  00000000  0002e6a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004685  00000000  00000000  0002ecf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000085ec  00000000  00000000  00033375  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005a70a  00000000  00000000  0003b961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0009606b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024b0  00000000  00000000  000960c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080029ac 	.word	0x080029ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	080029ac 	.word	0x080029ac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000280:	b480      	push	{r7}
 8000282:	b08b      	sub	sp, #44	; 0x2c
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 8000288:	2300      	movs	r3, #0
 800028a:	623b      	str	r3, [r7, #32]
 800028c:	2300      	movs	r3, #0
 800028e:	61fb      	str	r3, [r7, #28]
 8000290:	2300      	movs	r3, #0
 8000292:	61bb      	str	r3, [r7, #24]
 8000294:	2300      	movs	r3, #0
 8000296:	617b      	str	r3, [r7, #20]
 8000298:	2300      	movs	r3, #0
 800029a:	613b      	str	r3, [r7, #16]
 800029c:	2300      	movs	r3, #0
 800029e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80002a0:	2300      	movs	r3, #0
 80002a2:	60fb      	str	r3, [r7, #12]
 80002a4:	2300      	movs	r3, #0
 80002a6:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80002a8:	4b91      	ldr	r3, [pc, #580]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80002aa:	685b      	ldr	r3, [r3, #4]
 80002ac:	f003 030c 	and.w	r3, r3, #12
 80002b0:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80002b2:	6a3b      	ldr	r3, [r7, #32]
 80002b4:	2b08      	cmp	r3, #8
 80002b6:	d011      	beq.n	80002dc <RCC_GetClocksFreq+0x5c>
 80002b8:	6a3b      	ldr	r3, [r7, #32]
 80002ba:	2b08      	cmp	r3, #8
 80002bc:	d837      	bhi.n	800032e <RCC_GetClocksFreq+0xae>
 80002be:	6a3b      	ldr	r3, [r7, #32]
 80002c0:	2b00      	cmp	r3, #0
 80002c2:	d003      	beq.n	80002cc <RCC_GetClocksFreq+0x4c>
 80002c4:	6a3b      	ldr	r3, [r7, #32]
 80002c6:	2b04      	cmp	r3, #4
 80002c8:	d004      	beq.n	80002d4 <RCC_GetClocksFreq+0x54>
 80002ca:	e030      	b.n	800032e <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4a89      	ldr	r2, [pc, #548]	; (80004f4 <RCC_GetClocksFreq+0x274>)
 80002d0:	601a      	str	r2, [r3, #0]
      break;
 80002d2:	e030      	b.n	8000336 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	4a87      	ldr	r2, [pc, #540]	; (80004f4 <RCC_GetClocksFreq+0x274>)
 80002d8:	601a      	str	r2, [r3, #0]
      break;
 80002da:	e02c      	b.n	8000336 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80002dc:	4b84      	ldr	r3, [pc, #528]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80002e4:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80002e6:	4b82      	ldr	r3, [pc, #520]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002ee:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 80002f0:	69fb      	ldr	r3, [r7, #28]
 80002f2:	0c9b      	lsrs	r3, r3, #18
 80002f4:	3302      	adds	r3, #2
 80002f6:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 80002f8:	69bb      	ldr	r3, [r7, #24]
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d105      	bne.n	800030a <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 80002fe:	69fb      	ldr	r3, [r7, #28]
 8000300:	4a7d      	ldr	r2, [pc, #500]	; (80004f8 <RCC_GetClocksFreq+0x278>)
 8000302:	fb02 f303 	mul.w	r3, r2, r3
 8000306:	627b      	str	r3, [r7, #36]	; 0x24
 8000308:	e00d      	b.n	8000326 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 800030a:	4b79      	ldr	r3, [pc, #484]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 800030c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800030e:	f003 030f 	and.w	r3, r3, #15
 8000312:	3301      	adds	r3, #1
 8000314:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000316:	4a77      	ldr	r2, [pc, #476]	; (80004f4 <RCC_GetClocksFreq+0x274>)
 8000318:	697b      	ldr	r3, [r7, #20]
 800031a:	fbb2 f2f3 	udiv	r2, r2, r3
 800031e:	69fb      	ldr	r3, [r7, #28]
 8000320:	fb02 f303 	mul.w	r3, r2, r3
 8000324:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800032a:	601a      	str	r2, [r3, #0]
      break;
 800032c:	e003      	b.n	8000336 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	4a70      	ldr	r2, [pc, #448]	; (80004f4 <RCC_GetClocksFreq+0x274>)
 8000332:	601a      	str	r2, [r3, #0]
      break;
 8000334:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000336:	4b6e      	ldr	r3, [pc, #440]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000338:	685b      	ldr	r3, [r3, #4]
 800033a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800033e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000340:	6a3b      	ldr	r3, [r7, #32]
 8000342:	091b      	lsrs	r3, r3, #4
 8000344:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8000346:	4a6d      	ldr	r2, [pc, #436]	; (80004fc <RCC_GetClocksFreq+0x27c>)
 8000348:	6a3b      	ldr	r3, [r7, #32]
 800034a:	4413      	add	r3, r2
 800034c:	781b      	ldrb	r3, [r3, #0]
 800034e:	b2db      	uxtb	r3, r3
 8000350:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	681a      	ldr	r2, [r3, #0]
 8000356:	68bb      	ldr	r3, [r7, #8]
 8000358:	40da      	lsrs	r2, r3
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800035e:	4b64      	ldr	r3, [pc, #400]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000360:	685b      	ldr	r3, [r3, #4]
 8000362:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000366:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 8000368:	6a3b      	ldr	r3, [r7, #32]
 800036a:	0a1b      	lsrs	r3, r3, #8
 800036c:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 800036e:	4a63      	ldr	r2, [pc, #396]	; (80004fc <RCC_GetClocksFreq+0x27c>)
 8000370:	6a3b      	ldr	r3, [r7, #32]
 8000372:	4413      	add	r3, r2
 8000374:	781b      	ldrb	r3, [r3, #0]
 8000376:	b2db      	uxtb	r3, r3
 8000378:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	685a      	ldr	r2, [r3, #4]
 800037e:	693b      	ldr	r3, [r7, #16]
 8000380:	40da      	lsrs	r2, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000386:	4b5a      	ldr	r3, [pc, #360]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000388:	685b      	ldr	r3, [r3, #4]
 800038a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800038e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 8000390:	6a3b      	ldr	r3, [r7, #32]
 8000392:	0adb      	lsrs	r3, r3, #11
 8000394:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 8000396:	4a59      	ldr	r2, [pc, #356]	; (80004fc <RCC_GetClocksFreq+0x27c>)
 8000398:	6a3b      	ldr	r3, [r7, #32]
 800039a:	4413      	add	r3, r2
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	b2db      	uxtb	r3, r3
 80003a0:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	685a      	ldr	r2, [r3, #4]
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	40da      	lsrs	r2, r3
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 80003ae:	4b50      	ldr	r3, [pc, #320]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80003b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003b2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80003b6:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 80003b8:	6a3b      	ldr	r3, [r7, #32]
 80003ba:	091b      	lsrs	r3, r3, #4
 80003bc:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003be:	4a50      	ldr	r2, [pc, #320]	; (8000500 <RCC_GetClocksFreq+0x280>)
 80003c0:	6a3b      	ldr	r3, [r7, #32]
 80003c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003c6:	b29b      	uxth	r3, r3
 80003c8:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 80003ca:	693b      	ldr	r3, [r7, #16]
 80003cc:	f003 0310 	and.w	r3, r3, #16
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d006      	beq.n	80003e2 <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 80003d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80003d6:	693b      	ldr	r3, [r7, #16]
 80003d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	611a      	str	r2, [r3, #16]
 80003e0:	e003      	b.n	80003ea <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681a      	ldr	r2, [r3, #0]
 80003e6:	687b      	ldr	r3, [r7, #4]
 80003e8:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 80003ea:	4b41      	ldr	r3, [pc, #260]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80003ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003ee:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 80003f2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 80003f4:	6a3b      	ldr	r3, [r7, #32]
 80003f6:	0a5b      	lsrs	r3, r3, #9
 80003f8:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 80003fa:	4a41      	ldr	r2, [pc, #260]	; (8000500 <RCC_GetClocksFreq+0x280>)
 80003fc:	6a3b      	ldr	r3, [r7, #32]
 80003fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000402:	b29b      	uxth	r3, r3
 8000404:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000406:	693b      	ldr	r3, [r7, #16]
 8000408:	f003 0310 	and.w	r3, r3, #16
 800040c:	2b00      	cmp	r3, #0
 800040e:	d006      	beq.n	800041e <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 8000410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000412:	693b      	ldr	r3, [r7, #16]
 8000414:	fbb2 f2f3 	udiv	r2, r2, r3
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	615a      	str	r2, [r3, #20]
 800041c:	e003      	b.n	8000426 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000426:	4b32      	ldr	r3, [pc, #200]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800042a:	f003 0310 	and.w	r3, r3, #16
 800042e:	2b10      	cmp	r3, #16
 8000430:	d003      	beq.n	800043a <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	4a2f      	ldr	r2, [pc, #188]	; (80004f4 <RCC_GetClocksFreq+0x274>)
 8000436:	619a      	str	r2, [r3, #24]
 8000438:	e003      	b.n	8000442 <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	681a      	ldr	r2, [r3, #0]
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 8000442:	4b2b      	ldr	r3, [pc, #172]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000446:	f003 0320 	and.w	r3, r3, #32
 800044a:	2b20      	cmp	r3, #32
 800044c:	d003      	beq.n	8000456 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	4a28      	ldr	r2, [pc, #160]	; (80004f4 <RCC_GetClocksFreq+0x274>)
 8000452:	61da      	str	r2, [r3, #28]
 8000454:	e003      	b.n	800045e <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	681a      	ldr	r2, [r3, #0]
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 800045e:	4b24      	ldr	r3, [pc, #144]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000462:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800046a:	d10d      	bne.n	8000488 <RCC_GetClocksFreq+0x208>
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000472:	429a      	cmp	r2, r3
 8000474:	d108      	bne.n	8000488 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 8000476:	68fa      	ldr	r2, [r7, #12]
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	429a      	cmp	r2, r3
 800047c:	d104      	bne.n	8000488 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 800047e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000480:	005a      	lsls	r2, r3, #1
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	621a      	str	r2, [r3, #32]
 8000486:	e003      	b.n	8000490 <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	68da      	ldr	r2, [r3, #12]
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 8000490:	4b17      	ldr	r3, [pc, #92]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 8000492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000494:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000498:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800049c:	d10d      	bne.n	80004ba <RCC_GetClocksFreq+0x23a>
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004a4:	429a      	cmp	r2, r3
 80004a6:	d108      	bne.n	80004ba <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 80004a8:	68fa      	ldr	r2, [r7, #12]
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	d104      	bne.n	80004ba <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80004b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80004b2:	005a      	lsls	r2, r3, #1
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	625a      	str	r2, [r3, #36]	; 0x24
 80004b8:	e003      	b.n	80004c2 <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	68da      	ldr	r2, [r3, #12]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 80004c2:	4b0b      	ldr	r3, [pc, #44]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80004c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004c6:	f003 0303 	and.w	r3, r3, #3
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d104      	bne.n	80004d8 <RCC_GetClocksFreq+0x258>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	68da      	ldr	r2, [r3, #12]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	629a      	str	r2, [r3, #40]	; 0x28
 80004d6:	e029      	b.n	800052c <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 80004d8:	4b05      	ldr	r3, [pc, #20]	; (80004f0 <RCC_GetClocksFreq+0x270>)
 80004da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004dc:	f003 0303 	and.w	r3, r3, #3
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d10f      	bne.n	8000504 <RCC_GetClocksFreq+0x284>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	629a      	str	r2, [r3, #40]	; 0x28
 80004ec:	e01e      	b.n	800052c <RCC_GetClocksFreq+0x2ac>
 80004ee:	bf00      	nop
 80004f0:	40021000 	.word	0x40021000
 80004f4:	007a1200 	.word	0x007a1200
 80004f8:	003d0900 	.word	0x003d0900
 80004fc:	20000000 	.word	0x20000000
 8000500:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000504:	4b66      	ldr	r3, [pc, #408]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000508:	f003 0303 	and.w	r3, r3, #3
 800050c:	2b02      	cmp	r3, #2
 800050e:	d104      	bne.n	800051a <RCC_GetClocksFreq+0x29a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000516:	629a      	str	r2, [r3, #40]	; 0x28
 8000518:	e008      	b.n	800052c <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 800051a:	4b61      	ldr	r3, [pc, #388]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 800051c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800051e:	f003 0303 	and.w	r3, r3, #3
 8000522:	2b03      	cmp	r3, #3
 8000524:	d102      	bne.n	800052c <RCC_GetClocksFreq+0x2ac>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	4a5e      	ldr	r2, [pc, #376]	; (80006a4 <RCC_GetClocksFreq+0x424>)
 800052a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 800052c:	4b5c      	ldr	r3, [pc, #368]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 800052e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000530:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000534:	2b00      	cmp	r3, #0
 8000536:	d104      	bne.n	8000542 <RCC_GetClocksFreq+0x2c2>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	689a      	ldr	r2, [r3, #8]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000540:	e021      	b.n	8000586 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 8000542:	4b57      	ldr	r3, [pc, #348]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000546:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800054a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800054e:	d104      	bne.n	800055a <RCC_GetClocksFreq+0x2da>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	681a      	ldr	r2, [r3, #0]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	62da      	str	r2, [r3, #44]	; 0x2c
 8000558:	e015      	b.n	8000586 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 800055a:	4b51      	ldr	r3, [pc, #324]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800055e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000562:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000566:	d104      	bne.n	8000572 <RCC_GetClocksFreq+0x2f2>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800056e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000570:	e009      	b.n	8000586 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 8000572:	4b4b      	ldr	r3, [pc, #300]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000576:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800057a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800057e:	d102      	bne.n	8000586 <RCC_GetClocksFreq+0x306>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	4a48      	ldr	r2, [pc, #288]	; (80006a4 <RCC_GetClocksFreq+0x424>)
 8000584:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 8000586:	4b46      	ldr	r3, [pc, #280]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800058e:	2b00      	cmp	r3, #0
 8000590:	d104      	bne.n	800059c <RCC_GetClocksFreq+0x31c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	689a      	ldr	r2, [r3, #8]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	631a      	str	r2, [r3, #48]	; 0x30
 800059a:	e021      	b.n	80005e0 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 800059c:	4b40      	ldr	r3, [pc, #256]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 800059e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80005a8:	d104      	bne.n	80005b4 <RCC_GetClocksFreq+0x334>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	681a      	ldr	r2, [r3, #0]
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	631a      	str	r2, [r3, #48]	; 0x30
 80005b2:	e015      	b.n	80005e0 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80005b4:	4b3a      	ldr	r3, [pc, #232]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 80005b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005b8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80005c0:	d104      	bne.n	80005cc <RCC_GetClocksFreq+0x34c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80005c8:	631a      	str	r2, [r3, #48]	; 0x30
 80005ca:	e009      	b.n	80005e0 <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 80005cc:	4b34      	ldr	r3, [pc, #208]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 80005ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80005d4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80005d8:	d102      	bne.n	80005e0 <RCC_GetClocksFreq+0x360>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	4a31      	ldr	r2, [pc, #196]	; (80006a4 <RCC_GetClocksFreq+0x424>)
 80005de:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 80005e0:	4b2f      	ldr	r3, [pc, #188]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 80005e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d104      	bne.n	80005f6 <RCC_GetClocksFreq+0x376>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	689a      	ldr	r2, [r3, #8]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	635a      	str	r2, [r3, #52]	; 0x34
 80005f4:	e021      	b.n	800063a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 80005f6:	4b2a      	ldr	r3, [pc, #168]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fa:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80005fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8000602:	d104      	bne.n	800060e <RCC_GetClocksFreq+0x38e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	635a      	str	r2, [r3, #52]	; 0x34
 800060c:	e015      	b.n	800063a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 800060e:	4b24      	ldr	r3, [pc, #144]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000612:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000616:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800061a:	d104      	bne.n	8000626 <RCC_GetClocksFreq+0x3a6>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000622:	635a      	str	r2, [r3, #52]	; 0x34
 8000624:	e009      	b.n	800063a <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000626:	4b1e      	ldr	r3, [pc, #120]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800062a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800062e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8000632:	d102      	bne.n	800063a <RCC_GetClocksFreq+0x3ba>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4a1b      	ldr	r2, [pc, #108]	; (80006a4 <RCC_GetClocksFreq+0x424>)
 8000638:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 800063a:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000642:	2b00      	cmp	r3, #0
 8000644:	d104      	bne.n	8000650 <RCC_GetClocksFreq+0x3d0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	689a      	ldr	r2, [r3, #8]
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 800064e:	e021      	b.n	8000694 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 8000650:	4b13      	ldr	r3, [pc, #76]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000654:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000658:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800065c:	d104      	bne.n	8000668 <RCC_GetClocksFreq+0x3e8>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	681a      	ldr	r2, [r3, #0]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000666:	e015      	b.n	8000694 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 8000668:	4b0d      	ldr	r3, [pc, #52]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000670:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8000674:	d104      	bne.n	8000680 <RCC_GetClocksFreq+0x400>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800067c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800067e:	e009      	b.n	8000694 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 8000680:	4b07      	ldr	r3, [pc, #28]	; (80006a0 <RCC_GetClocksFreq+0x420>)
 8000682:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000684:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000688:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800068c:	d102      	bne.n	8000694 <RCC_GetClocksFreq+0x414>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a04      	ldr	r2, [pc, #16]	; (80006a4 <RCC_GetClocksFreq+0x424>)
 8000692:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000694:	bf00      	nop
 8000696:	372c      	adds	r7, #44	; 0x2c
 8000698:	46bd      	mov	sp, r7
 800069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069e:	4770      	bx	lr
 80006a0:	40021000 	.word	0x40021000
 80006a4:	007a1200 	.word	0x007a1200

080006a8 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 80006b4:	2300      	movs	r3, #0
 80006b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 80006bc:	68fb      	ldr	r3, [r7, #12]
 80006be:	330c      	adds	r3, #12
 80006c0:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	78fa      	ldrb	r2, [r7, #3]
 80006c6:	701a      	strb	r2, [r3, #0]
}
 80006c8:	bf00      	nop
 80006ca:	3714      	adds	r7, #20
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b085      	sub	sp, #20
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	460b      	mov	r3, r1
 80006de:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80006e0:	2300      	movs	r3, #0
 80006e2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	891b      	ldrh	r3, [r3, #8]
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	887b      	ldrh	r3, [r7, #2]
 80006ec:	4013      	ands	r3, r2
 80006ee:	b29b      	uxth	r3, r3
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d002      	beq.n	80006fa <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006f4:	2301      	movs	r3, #1
 80006f6:	73fb      	strb	r3, [r7, #15]
 80006f8:	e001      	b.n	80006fe <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006fa:	2300      	movs	r3, #0
 80006fc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000700:	4618      	mov	r0, r3
 8000702:	3714      	adds	r7, #20
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr

0800070c <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	460b      	mov	r3, r1
 8000716:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000718:	887b      	ldrh	r3, [r7, #2]
 800071a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800071e:	b29a      	uxth	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000724:	bf00      	nop
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8000730:	b480      	push	{r7}
 8000732:	b089      	sub	sp, #36	; 0x24
 8000734:	af00      	add	r7, sp, #0
 8000736:	60f8      	str	r0, [r7, #12]
 8000738:	60b9      	str	r1, [r7, #8]
 800073a:	4613      	mov	r3, r2
 800073c:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 800073e:	2300      	movs	r3, #0
 8000740:	61bb      	str	r3, [r7, #24]
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 800074a:	2300      	movs	r3, #0
 800074c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000752:	68bb      	ldr	r3, [r7, #8]
 8000754:	b29b      	uxth	r3, r3
 8000756:	0a1b      	lsrs	r3, r3, #8
 8000758:	b29b      	uxth	r3, r3
 800075a:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	b2db      	uxtb	r3, r3
 8000760:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8000762:	2201      	movs	r2, #1
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	fa02 f303 	lsl.w	r3, r2, r3
 800076a:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 800076c:	69bb      	ldr	r3, [r7, #24]
 800076e:	2b02      	cmp	r3, #2
 8000770:	d103      	bne.n	800077a <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8000772:	69fb      	ldr	r3, [r7, #28]
 8000774:	3304      	adds	r3, #4
 8000776:	61fb      	str	r3, [r7, #28]
 8000778:	e005      	b.n	8000786 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 800077a:	69bb      	ldr	r3, [r7, #24]
 800077c:	2b03      	cmp	r3, #3
 800077e:	d102      	bne.n	8000786 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8000780:	69fb      	ldr	r3, [r7, #28]
 8000782:	3308      	adds	r3, #8
 8000784:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8000786:	79fb      	ldrb	r3, [r7, #7]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d006      	beq.n	800079a <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800078c:	69fb      	ldr	r3, [r7, #28]
 800078e:	6819      	ldr	r1, [r3, #0]
 8000790:	69fb      	ldr	r3, [r7, #28]
 8000792:	693a      	ldr	r2, [r7, #16]
 8000794:	430a      	orrs	r2, r1
 8000796:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000798:	e006      	b.n	80007a8 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800079a:	69fb      	ldr	r3, [r7, #28]
 800079c:	6819      	ldr	r1, [r3, #0]
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	43da      	mvns	r2, r3
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	400a      	ands	r2, r1
 80007a6:	601a      	str	r2, [r3, #0]
}
 80007a8:	bf00      	nop
 80007aa:	3724      	adds	r7, #36	; 0x24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b2:	4770      	bx	lr

080007b4 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b085      	sub	sp, #20
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
 80007bc:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80007be:	2300      	movs	r3, #0
 80007c0:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	69da      	ldr	r2, [r3, #28]
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	4013      	ands	r3, r2
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d002      	beq.n	80007d4 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 80007ce:	2301      	movs	r3, #1
 80007d0:	73fb      	strb	r3, [r7, #15]
 80007d2:	e001      	b.n	80007d8 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80007d4:	2300      	movs	r3, #0
 80007d6:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3714      	adds	r7, #20
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr

080007e6 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 80007e6:	b480      	push	{r7}
 80007e8:	b087      	sub	sp, #28
 80007ea:	af00      	add	r7, sp, #0
 80007ec:	6078      	str	r0, [r7, #4]
 80007ee:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	2300      	movs	r3, #0
 80007f6:	617b      	str	r3, [r7, #20]
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80007fc:	2300      	movs	r3, #0
 80007fe:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	b29b      	uxth	r3, r3
 8000804:	0a1b      	lsrs	r3, r3, #8
 8000806:	b29b      	uxth	r3, r3
 8000808:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	b2db      	uxtb	r3, r3
 800080e:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000810:	2201      	movs	r2, #1
 8000812:	697b      	ldr	r3, [r7, #20]
 8000814:	fa02 f303 	lsl.w	r3, r2, r3
 8000818:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800081a:	68bb      	ldr	r3, [r7, #8]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d105      	bne.n	800082c <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	697a      	ldr	r2, [r7, #20]
 8000826:	4013      	ands	r3, r2
 8000828:	617b      	str	r3, [r7, #20]
 800082a:	e00d      	b.n	8000848 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800082c:	68bb      	ldr	r3, [r7, #8]
 800082e:	2b02      	cmp	r3, #2
 8000830:	d105      	bne.n	800083e <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	685b      	ldr	r3, [r3, #4]
 8000836:	697a      	ldr	r2, [r7, #20]
 8000838:	4013      	ands	r3, r2
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	e004      	b.n	8000848 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	689b      	ldr	r3, [r3, #8]
 8000842:	697a      	ldr	r2, [r7, #20]
 8000844:	4013      	ands	r3, r2
 8000846:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8000848:	683b      	ldr	r3, [r7, #0]
 800084a:	0c1b      	lsrs	r3, r3, #16
 800084c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800084e:	2201      	movs	r2, #1
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	69db      	ldr	r3, [r3, #28]
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	4013      	ands	r3, r2
 8000860:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d005      	beq.n	8000874 <USART_GetITStatus+0x8e>
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d002      	beq.n	8000874 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 800086e:	2301      	movs	r3, #1
 8000870:	74fb      	strb	r3, [r7, #19]
 8000872:	e001      	b.n	8000878 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8000874:	2300      	movs	r3, #0
 8000876:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000878:	7cfb      	ldrb	r3, [r7, #19]
}
 800087a:	4618      	mov	r0, r3
 800087c:	371c      	adds	r7, #28
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
	...

08000888 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000888:	b480      	push	{r7}
 800088a:	b083      	sub	sp, #12
 800088c:	af00      	add	r7, sp, #0
 800088e:	4603      	mov	r3, r0
 8000890:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000892:	79fb      	ldrb	r3, [r7, #7]
 8000894:	f003 031f 	and.w	r3, r3, #31
 8000898:	2201      	movs	r2, #1
 800089a:	fa02 f103 	lsl.w	r1, r2, r3
 800089e:	4a06      	ldr	r2, [pc, #24]	; (80008b8 <NVIC_EnableIRQ+0x30>)
 80008a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a4:	095b      	lsrs	r3, r3, #5
 80008a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	e000e100 	.word	0xe000e100

080008bc <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	4603      	mov	r3, r0
 80008c4:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	4619      	mov	r1, r3
 80008cc:	4807      	ldr	r0, [pc, #28]	; (80008ec <uart_put_char+0x30>)
 80008ce:	f7ff ff1d 	bl	800070c <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 80008d2:	bf00      	nop
 80008d4:	2180      	movs	r1, #128	; 0x80
 80008d6:	4805      	ldr	r0, [pc, #20]	; (80008ec <uart_put_char+0x30>)
 80008d8:	f7ff ff6c 	bl	80007b4 <USART_GetFlagStatus>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d0f8      	beq.n	80008d4 <uart_put_char+0x18>
}
 80008e2:	bf00      	nop
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40004400 	.word	0x40004400

080008f0 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
 8000902:	e012      	b.n	800092a <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	687a      	ldr	r2, [r7, #4]
 8000908:	4413      	add	r3, r2
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b0a      	cmp	r3, #10
 800090e:	d102      	bne.n	8000916 <_write_r+0x26>
            uart_put_char('\r');
 8000910:	200d      	movs	r0, #13
 8000912:	f7ff ffd3 	bl	80008bc <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	687a      	ldr	r2, [r7, #4]
 800091a:	4413      	add	r3, r2
 800091c:	781b      	ldrb	r3, [r3, #0]
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff ffcc 	bl	80008bc <uart_put_char>
    for (n = 0; n < len; n++) {
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	3301      	adds	r3, #1
 8000928:	617b      	str	r3, [r7, #20]
 800092a:	697a      	ldr	r2, [r7, #20]
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	429a      	cmp	r2, r3
 8000930:	dbe8      	blt.n	8000904 <_write_r+0x14>
    }

    return len;
 8000932:	683b      	ldr	r3, [r7, #0]
}
 8000934:	4618      	mov	r0, r3
 8000936:	3718      	adds	r7, #24
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000940:	4915      	ldr	r1, [pc, #84]	; (8000998 <USART2_IRQHandler+0x5c>)
 8000942:	4816      	ldr	r0, [pc, #88]	; (800099c <USART2_IRQHandler+0x60>)
 8000944:	f7ff ff4f 	bl	80007e6 <USART_GetITStatus>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d021      	beq.n	8000992 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 800094e:	4b13      	ldr	r3, [pc, #76]	; (800099c <USART2_IRQHandler+0x60>)
 8000950:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000952:	b299      	uxth	r1, r3
 8000954:	4b12      	ldr	r3, [pc, #72]	; (80009a0 <USART2_IRQHandler+0x64>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	b2db      	uxtb	r3, r3
 800095a:	1c5a      	adds	r2, r3, #1
 800095c:	b2d0      	uxtb	r0, r2
 800095e:	4a10      	ldr	r2, [pc, #64]	; (80009a0 <USART2_IRQHandler+0x64>)
 8000960:	7010      	strb	r0, [r2, #0]
 8000962:	461a      	mov	r2, r3
 8000964:	b2c9      	uxtb	r1, r1
 8000966:	4b0f      	ldr	r3, [pc, #60]	; (80009a4 <USART2_IRQHandler+0x68>)
 8000968:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 800096a:	4b0f      	ldr	r3, [pc, #60]	; (80009a8 <USART2_IRQHandler+0x6c>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	b2db      	uxtb	r3, r3
 8000970:	2bff      	cmp	r3, #255	; 0xff
 8000972:	d107      	bne.n	8000984 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8000974:	4b0d      	ldr	r3, [pc, #52]	; (80009ac <USART2_IRQHandler+0x70>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	3301      	adds	r3, #1
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b0b      	ldr	r3, [pc, #44]	; (80009ac <USART2_IRQHandler+0x70>)
 8000980:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8000982:	e006      	b.n	8000992 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8000984:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <USART2_IRQHandler+0x6c>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	b2db      	uxtb	r3, r3
 800098a:	3301      	adds	r3, #1
 800098c:	b2da      	uxtb	r2, r3
 800098e:	4b06      	ldr	r3, [pc, #24]	; (80009a8 <USART2_IRQHandler+0x6c>)
 8000990:	701a      	strb	r2, [r3, #0]
}
 8000992:	bf00      	nop
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	00050105 	.word	0x00050105
 800099c:	40004400 	.word	0x40004400
 80009a0:	200001ac 	.word	0x200001ac
 80009a4:	200000ac 	.word	0x200000ac
 80009a8:	200001ae 	.word	0x200001ae
 80009ac:	200001ad 	.word	0x200001ad

080009b0 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b094      	sub	sp, #80	; 0x50
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 80009b8:	4b86      	ldr	r3, [pc, #536]	; (8000bd4 <uart_init+0x224>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	689b      	ldr	r3, [r3, #8]
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f000 fff1 	bl	80019a8 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 80009c6:	4b83      	ldr	r3, [pc, #524]	; (8000bd4 <uart_init+0x224>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	685b      	ldr	r3, [r3, #4]
 80009cc:	2100      	movs	r1, #0
 80009ce:	4618      	mov	r0, r3
 80009d0:	f000 ffea 	bl	80019a8 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 80009d4:	4b80      	ldr	r3, [pc, #512]	; (8000bd8 <uart_init+0x228>)
 80009d6:	695b      	ldr	r3, [r3, #20]
 80009d8:	4a7f      	ldr	r2, [pc, #508]	; (8000bd8 <uart_init+0x228>)
 80009da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009de:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 80009e0:	4b7d      	ldr	r3, [pc, #500]	; (8000bd8 <uart_init+0x228>)
 80009e2:	69db      	ldr	r3, [r3, #28]
 80009e4:	4a7c      	ldr	r2, [pc, #496]	; (8000bd8 <uart_init+0x228>)
 80009e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009ea:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 80009ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80009f0:	6a1b      	ldr	r3, [r3, #32]
 80009f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80009f6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80009fa:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 80009fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a00:	6a1b      	ldr	r3, [r3, #32]
 8000a02:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000a0a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000a0c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a10:	6a1b      	ldr	r3, [r3, #32]
 8000a12:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000a1a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000a1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a20:	6a1b      	ldr	r3, [r3, #32]
 8000a22:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a26:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000a2a:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8000a2c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a30:	689b      	ldr	r3, [r3, #8]
 8000a32:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a3a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000a3c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a40:	689b      	ldr	r3, [r3, #8]
 8000a42:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a46:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000a4a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8000a4c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a50:	889b      	ldrh	r3, [r3, #4]
 8000a52:	b29b      	uxth	r3, r3
 8000a54:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a58:	f023 030c 	bic.w	r3, r3, #12
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000a60:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a68:	8892      	ldrh	r2, [r2, #4]
 8000a6a:	b292      	uxth	r2, r2
 8000a6c:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8000a6e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a7c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000a7e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a88:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000a8c:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8000a8e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000a98:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000a9c:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000a9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000aa8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000aac:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000aae:	4b4b      	ldr	r3, [pc, #300]	; (8000bdc <uart_init+0x22c>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a4a      	ldr	r2, [pc, #296]	; (8000bdc <uart_init+0x22c>)
 8000ab4:	f023 0301 	bic.w	r3, r3, #1
 8000ab8:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000aba:	4b48      	ldr	r3, [pc, #288]	; (8000bdc <uart_init+0x22c>)
 8000abc:	685b      	ldr	r3, [r3, #4]
 8000abe:	4a47      	ldr	r2, [pc, #284]	; (8000bdc <uart_init+0x22c>)
 8000ac0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000ac4:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000ac6:	4b45      	ldr	r3, [pc, #276]	; (8000bdc <uart_init+0x22c>)
 8000ac8:	4a44      	ldr	r2, [pc, #272]	; (8000bdc <uart_init+0x22c>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000ace:	4b43      	ldr	r3, [pc, #268]	; (8000bdc <uart_init+0x22c>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	4a42      	ldr	r2, [pc, #264]	; (8000bdc <uart_init+0x22c>)
 8000ad4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000ad8:	f023 030c 	bic.w	r3, r3, #12
 8000adc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000ade:	4b3f      	ldr	r3, [pc, #252]	; (8000bdc <uart_init+0x22c>)
 8000ae0:	4a3e      	ldr	r2, [pc, #248]	; (8000bdc <uart_init+0x22c>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000ae6:	4b3d      	ldr	r3, [pc, #244]	; (8000bdc <uart_init+0x22c>)
 8000ae8:	4a3c      	ldr	r2, [pc, #240]	; (8000bdc <uart_init+0x22c>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000aee:	4b3b      	ldr	r3, [pc, #236]	; (8000bdc <uart_init+0x22c>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	4a3a      	ldr	r2, [pc, #232]	; (8000bdc <uart_init+0x22c>)
 8000af4:	f043 030c 	orr.w	r3, r3, #12
 8000af8:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000afa:	4b38      	ldr	r3, [pc, #224]	; (8000bdc <uart_init+0x22c>)
 8000afc:	689b      	ldr	r3, [r3, #8]
 8000afe:	4a37      	ldr	r2, [pc, #220]	; (8000bdc <uart_init+0x22c>)
 8000b00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000b04:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000b06:	4b35      	ldr	r3, [pc, #212]	; (8000bdc <uart_init+0x22c>)
 8000b08:	4a34      	ldr	r2, [pc, #208]	; (8000bdc <uart_init+0x22c>)
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000b12:	2300      	movs	r3, #0
 8000b14:	647b      	str	r3, [r7, #68]	; 0x44
 8000b16:	2300      	movs	r3, #0
 8000b18:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000b1a:	f107 0308 	add.w	r3, r7, #8
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f7ff fbae 	bl	8000280 <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b26:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000b28:	4b2c      	ldr	r3, [pc, #176]	; (8000bdc <uart_init+0x22c>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d010      	beq.n	8000b56 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000b34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b36:	005a      	lsls	r2, r3, #1
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b3e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000b40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	687a      	ldr	r2, [r7, #4]
 8000b46:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	fb01 f202 	mul.w	r2, r1, r2
 8000b50:	1a9b      	subs	r3, r3, r2
 8000b52:	64bb      	str	r3, [r7, #72]	; 0x48
 8000b54:	e00d      	b.n	8000b72 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000b56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8000b60:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b68:	6879      	ldr	r1, [r7, #4]
 8000b6a:	fb01 f202 	mul.w	r2, r1, r2
 8000b6e:	1a9b      	subs	r3, r3, r2
 8000b70:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	085b      	lsrs	r3, r3, #1
 8000b76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d302      	bcc.n	8000b82 <uart_init+0x1d2>
        divider++;
 8000b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b7e:	3301      	adds	r3, #1
 8000b80:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000b82:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <uart_init+0x22c>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d00b      	beq.n	8000ba6 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000b90:	085b      	lsrs	r3, r3, #1
 8000b92:	f003 0307 	and.w	r3, r3, #7
 8000b96:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000b98:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000b9a:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	; (8000bdc <uart_init+0x22c>)
 8000ba8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000baa:	b292      	uxth	r2, r2
 8000bac:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000bae:	4b0b      	ldr	r3, [pc, #44]	; (8000bdc <uart_init+0x22c>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a0a      	ldr	r2, [pc, #40]	; (8000bdc <uart_init+0x22c>)
 8000bb4:	f043 0301 	orr.w	r3, r3, #1
 8000bb8:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	4908      	ldr	r1, [pc, #32]	; (8000be0 <uart_init+0x230>)
 8000bbe:	4807      	ldr	r0, [pc, #28]	; (8000bdc <uart_init+0x22c>)
 8000bc0:	f7ff fdb6 	bl	8000730 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000bc4:	2026      	movs	r0, #38	; 0x26
 8000bc6:	f7ff fe5f 	bl	8000888 <NVIC_EnableIRQ>
}
 8000bca:	bf00      	nop
 8000bcc:	3750      	adds	r7, #80	; 0x50
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	2000002c 	.word	0x2000002c
 8000bd8:	40021000 	.word	0x40021000
 8000bdc:	40004400 	.word	0x40004400
 8000be0:	00050105 	.word	0x00050105

08000be4 <lcd_transmit_byte>:

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8000bee:	4b14      	ldr	r3, [pc, #80]	; (8000c40 <lcd_transmit_byte+0x5c>)
 8000bf0:	8a9b      	ldrh	r3, [r3, #20]
 8000bf2:	b29b      	uxth	r3, r3
 8000bf4:	4a12      	ldr	r2, [pc, #72]	; (8000c40 <lcd_transmit_byte+0x5c>)
 8000bf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000bfa:	b29b      	uxth	r3, r3
 8000bfc:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000bfe:	bf00      	nop
 8000c00:	2102      	movs	r1, #2
 8000c02:	4810      	ldr	r0, [pc, #64]	; (8000c44 <lcd_transmit_byte+0x60>)
 8000c04:	f7ff fd66 	bl	80006d4 <SPI_I2S_GetFlagStatus>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d1f8      	bne.n	8000c00 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8000c0e:	79fb      	ldrb	r3, [r7, #7]
 8000c10:	4619      	mov	r1, r3
 8000c12:	480c      	ldr	r0, [pc, #48]	; (8000c44 <lcd_transmit_byte+0x60>)
 8000c14:	f7ff fd48 	bl	80006a8 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000c18:	bf00      	nop
 8000c1a:	2102      	movs	r1, #2
 8000c1c:	4809      	ldr	r0, [pc, #36]	; (8000c44 <lcd_transmit_byte+0x60>)
 8000c1e:	f7ff fd59 	bl	80006d4 <SPI_I2S_GetFlagStatus>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d1f8      	bne.n	8000c1a <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8000c28:	4b05      	ldr	r3, [pc, #20]	; (8000c40 <lcd_transmit_byte+0x5c>)
 8000c2a:	8a9b      	ldrh	r3, [r3, #20]
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	4a04      	ldr	r2, [pc, #16]	; (8000c40 <lcd_transmit_byte+0x5c>)
 8000c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	8293      	strh	r3, [r2, #20]
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	48000400 	.word	0x48000400
 8000c44:	40003800 	.word	0x40003800

08000c48 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000c54:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c58:	8a9b      	ldrh	r3, [r3, #20]
 8000c5a:	b29b      	uxth	r3, r3
 8000c5c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000c68:	2000      	movs	r0, #0
 8000c6a:	f7ff ffbb 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000c6e:	2010      	movs	r0, #16
 8000c70:	f7ff ffb8 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 8000c74:	20b0      	movs	r0, #176	; 0xb0
 8000c76:	f7ff ffb5 	bl	8000be4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000c7a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c7e:	8a9b      	ldrh	r3, [r3, #20]
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	e009      	b.n	8000ca8 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	687a      	ldr	r2, [r7, #4]
 8000c98:	4413      	add	r3, r2
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f7ff ffa1 	bl	8000be4 <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	60fb      	str	r3, [r7, #12]
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	2b7f      	cmp	r3, #127	; 0x7f
 8000cac:	ddf2      	ble.n	8000c94 <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000cae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cb2:	8a9b      	ldrh	r3, [r3, #20]
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000cbe:	b29b      	uxth	r3, r3
 8000cc0:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000cc2:	2000      	movs	r0, #0
 8000cc4:	f7ff ff8e 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000cc8:	2010      	movs	r0, #16
 8000cca:	f7ff ff8b 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8000cce:	20b1      	movs	r0, #177	; 0xb1
 8000cd0:	f7ff ff88 	bl	8000be4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000cd4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cd8:	8a9b      	ldrh	r3, [r3, #20]
 8000cda:	b29b      	uxth	r3, r3
 8000cdc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ce0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8000ce8:	2380      	movs	r3, #128	; 0x80
 8000cea:	60fb      	str	r3, [r7, #12]
 8000cec:	e009      	b.n	8000d02 <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff74 	bl	8000be4 <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	3301      	adds	r3, #1
 8000d00:	60fb      	str	r3, [r7, #12]
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	2bff      	cmp	r3, #255	; 0xff
 8000d06:	ddf2      	ble.n	8000cee <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000d08:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d0c:	8a9b      	ldrh	r3, [r3, #20]
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000d1c:	2000      	movs	r0, #0
 8000d1e:	f7ff ff61 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000d22:	2010      	movs	r0, #16
 8000d24:	f7ff ff5e 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8000d28:	20b2      	movs	r0, #178	; 0xb2
 8000d2a:	f7ff ff5b 	bl	8000be4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000d2e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d32:	8a9b      	ldrh	r3, [r3, #20]
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8000d42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	e009      	b.n	8000d5e <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	687a      	ldr	r2, [r7, #4]
 8000d4e:	4413      	add	r3, r2
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ff46 	bl	8000be4 <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	60fb      	str	r3, [r7, #12]
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8000d64:	dbf1      	blt.n	8000d4a <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000d66:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d6a:	8a9b      	ldrh	r3, [r3, #20]
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d72:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d76:	b29b      	uxth	r3, r3
 8000d78:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f7ff ff32 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000d80:	2010      	movs	r0, #16
 8000d82:	f7ff ff2f 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 8000d86:	20b3      	movs	r0, #179	; 0xb3
 8000d88:	f7ff ff2c 	bl	8000be4 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000d8c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000d90:	8a9b      	ldrh	r3, [r3, #20]
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d9c:	b29b      	uxth	r3, r3
 8000d9e:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8000da0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	e009      	b.n	8000dbc <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	4413      	add	r3, r2
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff ff17 	bl	8000be4 <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	3301      	adds	r3, #1
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000dc2:	dbf1      	blt.n	8000da8 <lcd_push_buffer+0x160>
    }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
	...

08000dd0 <lcd_reset>:

void lcd_reset()
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8000dd6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000dda:	8a9b      	ldrh	r3, [r3, #20]
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000de2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8000dea:	4b2f      	ldr	r3, [pc, #188]	; (8000ea8 <lcd_reset+0xd8>)
 8000dec:	8a9b      	ldrh	r3, [r3, #20]
 8000dee:	b29b      	uxth	r3, r3
 8000df0:	4a2d      	ldr	r2, [pc, #180]	; (8000ea8 <lcd_reset+0xd8>)
 8000df2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000df6:	b29b      	uxth	r3, r3
 8000df8:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ea8 <lcd_reset+0xd8>)
 8000dfc:	8a9b      	ldrh	r3, [r3, #20]
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	4a29      	ldr	r2, [pc, #164]	; (8000ea8 <lcd_reset+0xd8>)
 8000e02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000e06:	b29b      	uxth	r3, r3
 8000e08:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	607b      	str	r3, [r7, #4]
 8000e0e:	e003      	b.n	8000e18 <lcd_reset+0x48>
 8000e10:	bf00      	nop
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	3301      	adds	r3, #1
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f241 2247 	movw	r2, #4679	; 0x1247
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d9f6      	bls.n	8000e10 <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 8000e22:	4b21      	ldr	r3, [pc, #132]	; (8000ea8 <lcd_reset+0xd8>)
 8000e24:	8a9b      	ldrh	r3, [r3, #20]
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	4a1f      	ldr	r2, [pc, #124]	; (8000ea8 <lcd_reset+0xd8>)
 8000e2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 8000e32:	2300      	movs	r3, #0
 8000e34:	603b      	str	r3, [r7, #0]
 8000e36:	e003      	b.n	8000e40 <lcd_reset+0x70>
 8000e38:	bf00      	nop
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	4a1a      	ldr	r2, [pc, #104]	; (8000eac <lcd_reset+0xdc>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d9f7      	bls.n	8000e38 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000e48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000e4c:	8a9b      	ldrh	r3, [r3, #20]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000e54:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000e58:	b29b      	uxth	r3, r3
 8000e5a:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 8000e5c:	20ae      	movs	r0, #174	; 0xae
 8000e5e:	f7ff fec1 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 8000e62:	20a2      	movs	r0, #162	; 0xa2
 8000e64:	f7ff febe 	bl	8000be4 <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 8000e68:	20a0      	movs	r0, #160	; 0xa0
 8000e6a:	f7ff febb 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 8000e6e:	20c8      	movs	r0, #200	; 0xc8
 8000e70:	f7ff feb8 	bl	8000be4 <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 8000e74:	2022      	movs	r0, #34	; 0x22
 8000e76:	f7ff feb5 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 8000e7a:	202f      	movs	r0, #47	; 0x2f
 8000e7c:	f7ff feb2 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 8000e80:	2040      	movs	r0, #64	; 0x40
 8000e82:	f7ff feaf 	bl	8000be4 <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 8000e86:	20af      	movs	r0, #175	; 0xaf
 8000e88:	f7ff feac 	bl	8000be4 <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 8000e8c:	2081      	movs	r0, #129	; 0x81
 8000e8e:	f7ff fea9 	bl	8000be4 <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 8000e92:	2017      	movs	r0, #23
 8000e94:	f7ff fea6 	bl	8000be4 <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 8000e98:	20a6      	movs	r0, #166	; 0xa6
 8000e9a:	f7ff fea3 	bl	8000be4 <lcd_transmit_byte>
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	48000400 	.word	0x48000400
 8000eac:	0005f36f 	.word	0x0005f36f

08000eb0 <lcd_init>:

void lcd_init() {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8000eb4:	4b9d      	ldr	r3, [pc, #628]	; (800112c <lcd_init+0x27c>)
 8000eb6:	695b      	ldr	r3, [r3, #20]
 8000eb8:	4a9c      	ldr	r2, [pc, #624]	; (800112c <lcd_init+0x27c>)
 8000eba:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 8000ebe:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 8000ec0:	4b9a      	ldr	r3, [pc, #616]	; (800112c <lcd_init+0x27c>)
 8000ec2:	69db      	ldr	r3, [r3, #28]
 8000ec4:	4a99      	ldr	r2, [pc, #612]	; (800112c <lcd_init+0x27c>)
 8000ec6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eca:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8000ecc:	4b98      	ldr	r3, [pc, #608]	; (8001130 <lcd_init+0x280>)
 8000ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ed0:	4a97      	ldr	r2, [pc, #604]	; (8001130 <lcd_init+0x280>)
 8000ed2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000ed6:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8000ed8:	4b95      	ldr	r3, [pc, #596]	; (8001130 <lcd_init+0x280>)
 8000eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000edc:	4a94      	ldr	r2, [pc, #592]	; (8001130 <lcd_init+0x280>)
 8000ede:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8000ee2:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8000ee4:	4b92      	ldr	r3, [pc, #584]	; (8001130 <lcd_init+0x280>)
 8000ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee8:	4a91      	ldr	r2, [pc, #580]	; (8001130 <lcd_init+0x280>)
 8000eea:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8000eee:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 8000ef0:	4b8f      	ldr	r3, [pc, #572]	; (8001130 <lcd_init+0x280>)
 8000ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef4:	4a8e      	ldr	r2, [pc, #568]	; (8001130 <lcd_init+0x280>)
 8000ef6:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8000efa:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8000efc:	4b8c      	ldr	r3, [pc, #560]	; (8001130 <lcd_init+0x280>)
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	4a8b      	ldr	r2, [pc, #556]	; (8001130 <lcd_init+0x280>)
 8000f02:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000f06:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000f08:	4b89      	ldr	r3, [pc, #548]	; (8001130 <lcd_init+0x280>)
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	4a88      	ldr	r2, [pc, #544]	; (8001130 <lcd_init+0x280>)
 8000f0e:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8000f12:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8000f14:	4b86      	ldr	r3, [pc, #536]	; (8001130 <lcd_init+0x280>)
 8000f16:	889b      	ldrh	r3, [r3, #4]
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	4985      	ldr	r1, [pc, #532]	; (8001130 <lcd_init+0x280>)
 8000f1c:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8000f20:	4013      	ands	r3, r2
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000f26:	4a82      	ldr	r2, [pc, #520]	; (8001130 <lcd_init+0x280>)
 8000f28:	4b81      	ldr	r3, [pc, #516]	; (8001130 <lcd_init+0x280>)
 8000f2a:	8892      	ldrh	r2, [r2, #4]
 8000f2c:	b292      	uxth	r2, r2
 8000f2e:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 8000f30:	4b7f      	ldr	r3, [pc, #508]	; (8001130 <lcd_init+0x280>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a7e      	ldr	r2, [pc, #504]	; (8001130 <lcd_init+0x280>)
 8000f36:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000f3a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000f3c:	4b7c      	ldr	r3, [pc, #496]	; (8001130 <lcd_init+0x280>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a7b      	ldr	r2, [pc, #492]	; (8001130 <lcd_init+0x280>)
 8000f42:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8000f46:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 8000f48:	4b79      	ldr	r3, [pc, #484]	; (8001130 <lcd_init+0x280>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	4a78      	ldr	r2, [pc, #480]	; (8001130 <lcd_init+0x280>)
 8000f4e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8000f52:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000f54:	4b76      	ldr	r3, [pc, #472]	; (8001130 <lcd_init+0x280>)
 8000f56:	4a76      	ldr	r2, [pc, #472]	; (8001130 <lcd_init+0x280>)
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 8000f5c:	4b74      	ldr	r3, [pc, #464]	; (8001130 <lcd_init+0x280>)
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	4a73      	ldr	r2, [pc, #460]	; (8001130 <lcd_init+0x280>)
 8000f62:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000f66:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000f68:	4b71      	ldr	r3, [pc, #452]	; (8001130 <lcd_init+0x280>)
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	4a70      	ldr	r2, [pc, #448]	; (8001130 <lcd_init+0x280>)
 8000f6e:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000f72:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 8000f74:	4b6e      	ldr	r3, [pc, #440]	; (8001130 <lcd_init+0x280>)
 8000f76:	889b      	ldrh	r3, [r3, #4]
 8000f78:	b29b      	uxth	r3, r3
 8000f7a:	4a6d      	ldr	r2, [pc, #436]	; (8001130 <lcd_init+0x280>)
 8000f7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f80:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000f88:	4a69      	ldr	r2, [pc, #420]	; (8001130 <lcd_init+0x280>)
 8000f8a:	4b69      	ldr	r3, [pc, #420]	; (8001130 <lcd_init+0x280>)
 8000f8c:	8892      	ldrh	r2, [r2, #4]
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 8000f92:	4b67      	ldr	r3, [pc, #412]	; (8001130 <lcd_init+0x280>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a66      	ldr	r2, [pc, #408]	; (8001130 <lcd_init+0x280>)
 8000f98:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000f9c:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000f9e:	4b64      	ldr	r3, [pc, #400]	; (8001130 <lcd_init+0x280>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a63      	ldr	r2, [pc, #396]	; (8001130 <lcd_init+0x280>)
 8000fa4:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8000fa8:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8000faa:	4b61      	ldr	r3, [pc, #388]	; (8001130 <lcd_init+0x280>)
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	4a60      	ldr	r2, [pc, #384]	; (8001130 <lcd_init+0x280>)
 8000fb0:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8000fb4:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000fb6:	4b5e      	ldr	r3, [pc, #376]	; (8001130 <lcd_init+0x280>)
 8000fb8:	4a5d      	ldr	r2, [pc, #372]	; (8001130 <lcd_init+0x280>)
 8000fba:	68db      	ldr	r3, [r3, #12]
 8000fbc:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 8000fbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fc8:	0c9b      	lsrs	r3, r3, #18
 8000fca:	049b      	lsls	r3, r3, #18
 8000fcc:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000fce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fd2:	689b      	ldr	r3, [r3, #8]
 8000fd4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fdc:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 8000fde:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fe2:	889b      	ldrh	r3, [r3, #4]
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fea:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8000fee:	f023 0301 	bic.w	r3, r3, #1
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000ff6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ffa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ffe:	8892      	ldrh	r2, [r2, #4]
 8001000:	b292      	uxth	r2, r2
 8001002:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8001004:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800100e:	0c9b      	lsrs	r3, r3, #18
 8001010:	049b      	lsls	r3, r3, #18
 8001012:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001014:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800101e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001022:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8001024:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800102e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001032:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8001034:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800103e:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8001042:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 8001044:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800104e:	0c9b      	lsrs	r3, r3, #18
 8001050:	049b      	lsls	r3, r3, #18
 8001052:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001054:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001058:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800105c:	68db      	ldr	r3, [r3, #12]
 800105e:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 8001060:	4b33      	ldr	r3, [pc, #204]	; (8001130 <lcd_init+0x280>)
 8001062:	8a9b      	ldrh	r3, [r3, #20]
 8001064:	b29b      	uxth	r3, r3
 8001066:	4a32      	ldr	r2, [pc, #200]	; (8001130 <lcd_init+0x280>)
 8001068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800106c:	b29b      	uxth	r3, r3
 800106e:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 8001070:	4b30      	ldr	r3, [pc, #192]	; (8001134 <lcd_init+0x284>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	b29b      	uxth	r3, r3
 8001076:	4a2f      	ldr	r2, [pc, #188]	; (8001134 <lcd_init+0x284>)
 8001078:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800107c:	b29b      	uxth	r3, r3
 800107e:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 8001080:	4a2c      	ldr	r2, [pc, #176]	; (8001134 <lcd_init+0x284>)
 8001082:	4b2c      	ldr	r3, [pc, #176]	; (8001134 <lcd_init+0x284>)
 8001084:	8812      	ldrh	r2, [r2, #0]
 8001086:	b292      	uxth	r2, r2
 8001088:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 800108a:	4b2a      	ldr	r3, [pc, #168]	; (8001134 <lcd_init+0x284>)
 800108c:	881b      	ldrh	r3, [r3, #0]
 800108e:	b29b      	uxth	r3, r3
 8001090:	4a28      	ldr	r2, [pc, #160]	; (8001134 <lcd_init+0x284>)
 8001092:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 8001096:	b29b      	uxth	r3, r3
 8001098:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 800109a:	4b26      	ldr	r3, [pc, #152]	; (8001134 <lcd_init+0x284>)
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	b29b      	uxth	r3, r3
 80010a0:	4a24      	ldr	r2, [pc, #144]	; (8001134 <lcd_init+0x284>)
 80010a2:	f043 0302 	orr.w	r3, r3, #2
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 80010aa:	4b22      	ldr	r3, [pc, #136]	; (8001134 <lcd_init+0x284>)
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	4a20      	ldr	r2, [pc, #128]	; (8001134 <lcd_init+0x284>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 80010ba:	4b1e      	ldr	r3, [pc, #120]	; (8001134 <lcd_init+0x284>)
 80010bc:	881b      	ldrh	r3, [r3, #0]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	4a1c      	ldr	r2, [pc, #112]	; (8001134 <lcd_init+0x284>)
 80010c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 80010ca:	4b1a      	ldr	r3, [pc, #104]	; (8001134 <lcd_init+0x284>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	4a18      	ldr	r2, [pc, #96]	; (8001134 <lcd_init+0x284>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	b29b      	uxth	r3, r3
 80010d8:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 80010da:	4a16      	ldr	r2, [pc, #88]	; (8001134 <lcd_init+0x284>)
 80010dc:	4b15      	ldr	r3, [pc, #84]	; (8001134 <lcd_init+0x284>)
 80010de:	8812      	ldrh	r2, [r2, #0]
 80010e0:	b292      	uxth	r2, r2
 80010e2:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <lcd_init+0x284>)
 80010e6:	889b      	ldrh	r3, [r3, #4]
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4a12      	ldr	r2, [pc, #72]	; (8001134 <lcd_init+0x284>)
 80010ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80010f0:	b29b      	uxth	r3, r3
 80010f2:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <lcd_init+0x284>)
 80010f6:	889b      	ldrh	r3, [r3, #4]
 80010f8:	b29b      	uxth	r3, r3
 80010fa:	4a0e      	ldr	r2, [pc, #56]	; (8001134 <lcd_init+0x284>)
 80010fc:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001100:	b29b      	uxth	r3, r3
 8001102:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 8001104:	4b0b      	ldr	r3, [pc, #44]	; (8001134 <lcd_init+0x284>)
 8001106:	8b9b      	ldrh	r3, [r3, #28]
 8001108:	b29b      	uxth	r3, r3
 800110a:	4a0a      	ldr	r2, [pc, #40]	; (8001134 <lcd_init+0x284>)
 800110c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001110:	b29b      	uxth	r3, r3
 8001112:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <lcd_init+0x284>)
 8001116:	2207      	movs	r2, #7
 8001118:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 800111a:	4b06      	ldr	r3, [pc, #24]	; (8001134 <lcd_init+0x284>)
 800111c:	889b      	ldrh	r3, [r3, #4]
 800111e:	b29b      	uxth	r3, r3
 8001120:	4a04      	ldr	r2, [pc, #16]	; (8001134 <lcd_init+0x284>)
 8001122:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001126:	b29b      	uxth	r3, r3
 8001128:	e006      	b.n	8001138 <lcd_init+0x288>
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000
 8001130:	48000400 	.word	0x48000400
 8001134:	40003800 	.word	0x40003800
 8001138:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <lcd_init+0x2b4>)
 800113c:	889b      	ldrh	r3, [r3, #4]
 800113e:	b29b      	uxth	r3, r3
 8001140:	4a08      	ldr	r2, [pc, #32]	; (8001164 <lcd_init+0x2b4>)
 8001142:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001146:	b29b      	uxth	r3, r3
 8001148:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 800114a:	4b06      	ldr	r3, [pc, #24]	; (8001164 <lcd_init+0x2b4>)
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	b29b      	uxth	r3, r3
 8001150:	4a04      	ldr	r2, [pc, #16]	; (8001164 <lcd_init+0x2b4>)
 8001152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001156:	b29b      	uxth	r3, r3
 8001158:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 800115a:	f7ff fe39 	bl	8000dd0 <lcd_reset>
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	40003800 	.word	0x40003800

08001168 <lcd_write_string>:
#include "LCD.h"

uint8_t buffer[512];


void lcd_write_string(char slice[], uint32_t line, uint32_t place) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b088      	sub	sp, #32
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
	for (int j = 0; j < strlen(slice); j++) {
 8001174:	2300      	movs	r3, #0
 8001176:	61fb      	str	r3, [r7, #28]
 8001178:	e076      	b.n	8001268 <lcd_write_string+0x100>
		int x = slice[j];
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	68fa      	ldr	r2, [r7, #12]
 800117e:	4413      	add	r3, r2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	617b      	str	r3, [r7, #20]
		for (int i = 0; i < 5; i++) {
 8001184:	2300      	movs	r3, #0
 8001186:	61bb      	str	r3, [r7, #24]
 8001188:	e068      	b.n	800125c <lcd_write_string+0xf4>
			if (line == 1) {
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d114      	bne.n	80011ba <lcd_write_string+0x52>
				buffer[i + place + j * 5] = character_data[x - 32][i];
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	f1a3 0220 	sub.w	r2, r3, #32
 8001196:	69b9      	ldr	r1, [r7, #24]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	18c8      	adds	r0, r1, r3
 800119c:	69f9      	ldr	r1, [r7, #28]
 800119e:	460b      	mov	r3, r1
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	440b      	add	r3, r1
 80011a4:	18c1      	adds	r1, r0, r3
 80011a6:	4836      	ldr	r0, [pc, #216]	; (8001280 <lcd_write_string+0x118>)
 80011a8:	4613      	mov	r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	4413      	add	r3, r2
 80011ae:	18c2      	adds	r2, r0, r3
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	4413      	add	r3, r2
 80011b4:	781a      	ldrb	r2, [r3, #0]
 80011b6:	4b33      	ldr	r3, [pc, #204]	; (8001284 <lcd_write_string+0x11c>)
 80011b8:	545a      	strb	r2, [r3, r1]
			}
			if (line == 2) {
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	2b02      	cmp	r3, #2
 80011be:	d116      	bne.n	80011ee <lcd_write_string+0x86>
				buffer[128 + i + place + j * 5] = character_data[x - 32][i];
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	f1a3 0220 	sub.w	r2, r3, #32
 80011c6:	69b9      	ldr	r1, [r7, #24]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	18c8      	adds	r0, r1, r3
 80011cc:	69f9      	ldr	r1, [r7, #28]
 80011ce:	460b      	mov	r3, r1
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	4403      	add	r3, r0
 80011d6:	f103 0180 	add.w	r1, r3, #128	; 0x80
 80011da:	4829      	ldr	r0, [pc, #164]	; (8001280 <lcd_write_string+0x118>)
 80011dc:	4613      	mov	r3, r2
 80011de:	009b      	lsls	r3, r3, #2
 80011e0:	4413      	add	r3, r2
 80011e2:	18c2      	adds	r2, r0, r3
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	4413      	add	r3, r2
 80011e8:	781a      	ldrb	r2, [r3, #0]
 80011ea:	4b26      	ldr	r3, [pc, #152]	; (8001284 <lcd_write_string+0x11c>)
 80011ec:	545a      	strb	r2, [r3, r1]
			}
			if (line == 3) {
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	2b03      	cmp	r3, #3
 80011f2:	d116      	bne.n	8001222 <lcd_write_string+0xba>
				buffer[256 + i + place + j * 5] = character_data[x - 32][i];
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f1a3 0220 	sub.w	r2, r3, #32
 80011fa:	69b9      	ldr	r1, [r7, #24]
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	18c8      	adds	r0, r1, r3
 8001200:	69f9      	ldr	r1, [r7, #28]
 8001202:	460b      	mov	r3, r1
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	440b      	add	r3, r1
 8001208:	4403      	add	r3, r0
 800120a:	f503 7180 	add.w	r1, r3, #256	; 0x100
 800120e:	481c      	ldr	r0, [pc, #112]	; (8001280 <lcd_write_string+0x118>)
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	18c2      	adds	r2, r0, r3
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	4413      	add	r3, r2
 800121c:	781a      	ldrb	r2, [r3, #0]
 800121e:	4b19      	ldr	r3, [pc, #100]	; (8001284 <lcd_write_string+0x11c>)
 8001220:	545a      	strb	r2, [r3, r1]
			}
			if (line == 4) {
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	2b04      	cmp	r3, #4
 8001226:	d116      	bne.n	8001256 <lcd_write_string+0xee>
				buffer[384 + i + place + j * 5] = character_data[x - 32][i];
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f1a3 0220 	sub.w	r2, r3, #32
 800122e:	69b9      	ldr	r1, [r7, #24]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	18c8      	adds	r0, r1, r3
 8001234:	69f9      	ldr	r1, [r7, #28]
 8001236:	460b      	mov	r3, r1
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	440b      	add	r3, r1
 800123c:	4403      	add	r3, r0
 800123e:	f503 71c0 	add.w	r1, r3, #384	; 0x180
 8001242:	480f      	ldr	r0, [pc, #60]	; (8001280 <lcd_write_string+0x118>)
 8001244:	4613      	mov	r3, r2
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	18c2      	adds	r2, r0, r3
 800124c:	69bb      	ldr	r3, [r7, #24]
 800124e:	4413      	add	r3, r2
 8001250:	781a      	ldrb	r2, [r3, #0]
 8001252:	4b0c      	ldr	r3, [pc, #48]	; (8001284 <lcd_write_string+0x11c>)
 8001254:	545a      	strb	r2, [r3, r1]
		for (int i = 0; i < 5; i++) {
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	3301      	adds	r3, #1
 800125a:	61bb      	str	r3, [r7, #24]
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	2b04      	cmp	r3, #4
 8001260:	dd93      	ble.n	800118a <lcd_write_string+0x22>
	for (int j = 0; j < strlen(slice); j++) {
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3301      	adds	r3, #1
 8001266:	61fb      	str	r3, [r7, #28]
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f7fe ffb1 	bl	80001d0 <strlen>
 800126e:	4602      	mov	r2, r0
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	429a      	cmp	r2, r3
 8001274:	d881      	bhi.n	800117a <lcd_write_string+0x12>
			}
		}
	}
}
 8001276:	bf00      	nop
 8001278:	bf00      	nop
 800127a:	3720      	adds	r7, #32
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	08002a28 	.word	0x08002a28
 8001284:	200001d4 	.word	0x200001d4

08001288 <lcd_update>:


void lcd_update(char n[], int p) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
		lcd_write_string(n, 1, p);
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	461a      	mov	r2, r3
 8001296:	2101      	movs	r1, #1
 8001298:	6878      	ldr	r0, [r7, #4]
 800129a:	f7ff ff65 	bl	8001168 <lcd_write_string>
		lcd_push_buffer(buffer);
 800129e:	4806      	ldr	r0, [pc, #24]	; (80012b8 <lcd_update+0x30>)
 80012a0:	f7ff fcd2 	bl	8000c48 <lcd_push_buffer>
		memset(buffer, 0x00, p);
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	461a      	mov	r2, r3
 80012a8:	2100      	movs	r1, #0
 80012aa:	4803      	ldr	r0, [pc, #12]	; (80012b8 <lcd_update+0x30>)
 80012ac:	f000 fb5c 	bl	8001968 <memset>
}
 80012b0:	bf00      	nop
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	200001d4 	.word	0x200001d4

080012bc <initLed>:
#include "stm32f30x_conf.h" // STM32 config
#include "ansi.h"

void initLed(){
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
	// Set pin PA9 to output - BLUE LED
	GPIOA->OSPEEDR &= ~(0x00000003 << (9 * 2)); // Clear speed register
 80012c0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012ca:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80012ce:	6093      	str	r3, [r2, #8]
	GPIOA->OSPEEDR |= (0x00000002 << (9 * 2)); // set speed register
 80012d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80012de:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOA->OTYPER &= ~(0x0001 << (9 * 1)); // Clear output type register
 80012e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012e4:	889b      	ldrh	r3, [r3, #4]
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	8093      	strh	r3, [r2, #4]
	GPIOA->OTYPER |= (0x0000 << (9)); // Set output type register
 80012f4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012f8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012fc:	8892      	ldrh	r2, [r2, #4]
 80012fe:	b292      	uxth	r2, r2
 8001300:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOA->MODER &= ~(0x00000003 << (9 * 2)); // Clear mode register
 8001302:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800130c:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8001310:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000001 << (9 * 2)); // Set mode register
 8001312:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800131c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001320:	6013      	str	r3, [r2, #0]
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out


	// Set pin PC7 to output - GREEN LED
	GPIOC->OSPEEDR &= ~(0x00000003 << (7 * 2)); // Clear speed register
 8001322:	4b27      	ldr	r3, [pc, #156]	; (80013c0 <initLed+0x104>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	4a26      	ldr	r2, [pc, #152]	; (80013c0 <initLed+0x104>)
 8001328:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800132c:	6093      	str	r3, [r2, #8]
	GPIOC->OSPEEDR |= (0x00000002 << (7 * 2)); // set speed register
 800132e:	4b24      	ldr	r3, [pc, #144]	; (80013c0 <initLed+0x104>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	4a23      	ldr	r2, [pc, #140]	; (80013c0 <initLed+0x104>)
 8001334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001338:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOC->OTYPER &= ~(0x0001 << (7 * 1)); // Clear output type register
 800133a:	4b21      	ldr	r3, [pc, #132]	; (80013c0 <initLed+0x104>)
 800133c:	889b      	ldrh	r3, [r3, #4]
 800133e:	b29b      	uxth	r3, r3
 8001340:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <initLed+0x104>)
 8001342:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001346:	b29b      	uxth	r3, r3
 8001348:	8093      	strh	r3, [r2, #4]
	GPIOC->OTYPER |= (0x0000 << (7)); // Set output type register
 800134a:	4a1d      	ldr	r2, [pc, #116]	; (80013c0 <initLed+0x104>)
 800134c:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <initLed+0x104>)
 800134e:	8892      	ldrh	r2, [r2, #4]
 8001350:	b292      	uxth	r2, r2
 8001352:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOC->MODER &= ~(0x00000003 << (7 * 2)); // Clear mode register
 8001354:	4b1a      	ldr	r3, [pc, #104]	; (80013c0 <initLed+0x104>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a19      	ldr	r2, [pc, #100]	; (80013c0 <initLed+0x104>)
 800135a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800135e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= (0x00000001 << (7 * 2)); // Set mode register
 8001360:	4b17      	ldr	r3, [pc, #92]	; (80013c0 <initLed+0x104>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a16      	ldr	r2, [pc, #88]	; (80013c0 <initLed+0x104>)
 8001366:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800136a:	6013      	str	r3, [r2, #0]
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out


	// Set pin PB4 to output - RED LED
	GPIOB->OSPEEDR &= ~(0x00000003 << (4 * 2)); // Clear speed register
 800136c:	4b15      	ldr	r3, [pc, #84]	; (80013c4 <initLed+0x108>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	4a14      	ldr	r2, [pc, #80]	; (80013c4 <initLed+0x108>)
 8001372:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001376:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (0x00000002 << (4 * 2)); // set speed register
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <initLed+0x108>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	4a11      	ldr	r2, [pc, #68]	; (80013c4 <initLed+0x108>)
 800137e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001382:	6093      	str	r3, [r2, #8]
	// 0x01 - 10  Hz
	// 0x02 - 2 MHz
	// 0x03 - 50 MHz
	GPIOB->OTYPER &= ~(0x0001 << (4 * 1)); // Clear output type register
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <initLed+0x108>)
 8001386:	889b      	ldrh	r3, [r3, #4]
 8001388:	b29b      	uxth	r3, r3
 800138a:	4a0e      	ldr	r2, [pc, #56]	; (80013c4 <initLed+0x108>)
 800138c:	f023 0310 	bic.w	r3, r3, #16
 8001390:	b29b      	uxth	r3, r3
 8001392:	8093      	strh	r3, [r2, #4]
	GPIOB->OTYPER |= (0x0000 << (4)); // Set output type register
 8001394:	4a0b      	ldr	r2, [pc, #44]	; (80013c4 <initLed+0x108>)
 8001396:	4b0b      	ldr	r3, [pc, #44]	; (80013c4 <initLed+0x108>)
 8001398:	8892      	ldrh	r2, [r2, #4]
 800139a:	b292      	uxth	r2, r2
 800139c:	809a      	strh	r2, [r3, #4]
	// 0x00 - Push pull
	// 0x01 - Open drain
	GPIOB->MODER &= ~(0x00000003 << (4 * 2)); // Clear mode register
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <initLed+0x108>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a08      	ldr	r2, [pc, #32]	; (80013c4 <initLed+0x108>)
 80013a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013a8:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (0x00000001 << (4 * 2)); // Set mode register
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <initLed+0x108>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a05      	ldr	r2, [pc, #20]	; (80013c4 <initLed+0x108>)
 80013b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b4:	6013      	str	r3, [r2, #0]
	// 0x00  Input
	// 0x01 - Output
	// 0x02 - Alternate Function
	// 0x03 - Analog in/out
}
 80013b6:	bf00      	nop
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	48000800 	.word	0x48000800
 80013c4:	48000400 	.word	0x48000400

080013c8 <writeLed>:
	}
}
*/


void writeLed(){
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
	static int a, b, c;

	if (lcdUpdate == 0){
 80013cc:	4b27      	ldr	r3, [pc, #156]	; (800146c <writeLed+0xa4>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d104      	bne.n	80013de <writeLed+0x16>
		a++;
 80013d4:	4b26      	ldr	r3, [pc, #152]	; (8001470 <writeLed+0xa8>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	3301      	adds	r3, #1
 80013da:	4a25      	ldr	r2, [pc, #148]	; (8001470 <writeLed+0xa8>)
 80013dc:	6013      	str	r3, [r2, #0]
	}
	if (a > 1){
 80013de:	4b24      	ldr	r3, [pc, #144]	; (8001470 <writeLed+0xa8>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	dd02      	ble.n	80013ec <writeLed+0x24>
		a = 0;
 80013e6:	4b22      	ldr	r3, [pc, #136]	; (8001470 <writeLed+0xa8>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
	}


	// Right - Blue
	if(a){
 80013ec:	4b20      	ldr	r3, [pc, #128]	; (8001470 <writeLed+0xa8>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d007      	beq.n	8001404 <writeLed+0x3c>
		GPIOA->ODR &= (0x0000 << 9); //Set pin PA9 to low - on
 80013f4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013f8:	8a9b      	ldrh	r3, [r3, #20]
 80013fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013fe:	2200      	movs	r2, #0
 8001400:	829a      	strh	r2, [r3, #20]
 8001402:	e009      	b.n	8001418 <writeLed+0x50>
	}
	else{
		GPIOA->ODR |= (0x0001 << 9); //Set pin PA9 to high - off
 8001404:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001408:	8a9b      	ldrh	r3, [r3, #20]
 800140a:	b29b      	uxth	r3, r3
 800140c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001410:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001414:	b29b      	uxth	r3, r3
 8001416:	8293      	strh	r3, [r2, #20]
	}


	// Up - Green
	if(b){
 8001418:	4b16      	ldr	r3, [pc, #88]	; (8001474 <writeLed+0xac>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d005      	beq.n	800142c <writeLed+0x64>
		GPIOC->ODR &= (0x0000 << 7); //Set pin PC7 to low - on
 8001420:	4b15      	ldr	r3, [pc, #84]	; (8001478 <writeLed+0xb0>)
 8001422:	8a9b      	ldrh	r3, [r3, #20]
 8001424:	4b14      	ldr	r3, [pc, #80]	; (8001478 <writeLed+0xb0>)
 8001426:	2200      	movs	r2, #0
 8001428:	829a      	strh	r2, [r3, #20]
 800142a:	e007      	b.n	800143c <writeLed+0x74>
	}
	else{
		GPIOC->ODR |= (0x0001 << 7); //Set pin PC7 to high - off
 800142c:	4b12      	ldr	r3, [pc, #72]	; (8001478 <writeLed+0xb0>)
 800142e:	8a9b      	ldrh	r3, [r3, #20]
 8001430:	b29b      	uxth	r3, r3
 8001432:	4a11      	ldr	r2, [pc, #68]	; (8001478 <writeLed+0xb0>)
 8001434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001438:	b29b      	uxth	r3, r3
 800143a:	8293      	strh	r3, [r2, #20]
	}


	// Left - Red
	if(c){
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <writeLed+0xb4>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d005      	beq.n	8001450 <writeLed+0x88>
		GPIOB->ODR &= (0x0000 << 4); //Set pin PB4 to low - on
 8001444:	4b0e      	ldr	r3, [pc, #56]	; (8001480 <writeLed+0xb8>)
 8001446:	8a9b      	ldrh	r3, [r3, #20]
 8001448:	4b0d      	ldr	r3, [pc, #52]	; (8001480 <writeLed+0xb8>)
 800144a:	2200      	movs	r2, #0
 800144c:	829a      	strh	r2, [r3, #20]
	}
	else{
		GPIOB->ODR |= (0x0001 << 4); //Set pin PB4 to high - off
	}

}
 800144e:	e007      	b.n	8001460 <writeLed+0x98>
		GPIOB->ODR |= (0x0001 << 4); //Set pin PB4 to high - off
 8001450:	4b0b      	ldr	r3, [pc, #44]	; (8001480 <writeLed+0xb8>)
 8001452:	8a9b      	ldrh	r3, [r3, #20]
 8001454:	b29b      	uxth	r3, r3
 8001456:	4a0a      	ldr	r2, [pc, #40]	; (8001480 <writeLed+0xb8>)
 8001458:	f043 0310 	orr.w	r3, r3, #16
 800145c:	b29b      	uxth	r3, r3
 800145e:	8293      	strh	r3, [r2, #20]
}
 8001460:	bf00      	nop
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop
 800146c:	200001d0 	.word	0x200001d0
 8001470:	200001b0 	.word	0x200001b0
 8001474:	200001b4 	.word	0x200001b4
 8001478:	48000800 	.word	0x48000800
 800147c:	200001b8 	.word	0x200001b8
 8001480:	48000400 	.word	0x48000400

08001484 <resetbgcolor>:
		foreground -= 8;
	}
	printf("%c[%d;%d;%dm", ESC, type, foreground + 30, background + 40);
}

void resetbgcolor() {
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
// gray on black text, no underline, no blink, no reverse
	printf("%c[m", ESC);
 8001488:	211b      	movs	r1, #27
 800148a:	4802      	ldr	r0, [pc, #8]	; (8001494 <resetbgcolor+0x10>)
 800148c:	f000 fa74 	bl	8001978 <iprintf>
}
 8001490:	bf00      	nop
 8001492:	bd80      	pop	{r7, pc}
 8001494:	080029e8 	.word	0x080029e8

08001498 <clrscr>:

void clrscr() {
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0
	printf("%c[%s", ESC, "2J");
 800149c:	4a08      	ldr	r2, [pc, #32]	; (80014c0 <clrscr+0x28>)
 800149e:	211b      	movs	r1, #27
 80014a0:	4808      	ldr	r0, [pc, #32]	; (80014c4 <clrscr+0x2c>)
 80014a2:	f000 fa69 	bl	8001978 <iprintf>
	printf("%c[%s", ESC, "3J");
 80014a6:	4a08      	ldr	r2, [pc, #32]	; (80014c8 <clrscr+0x30>)
 80014a8:	211b      	movs	r1, #27
 80014aa:	4806      	ldr	r0, [pc, #24]	; (80014c4 <clrscr+0x2c>)
 80014ac:	f000 fa64 	bl	8001978 <iprintf>
	resetbgcolor();
 80014b0:	f7ff ffe8 	bl	8001484 <resetbgcolor>

	gotoxy(0, 0);
 80014b4:	2100      	movs	r1, #0
 80014b6:	2000      	movs	r0, #0
 80014b8:	f000 f808 	bl	80014cc <gotoxy>
}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	080029f0 	.word	0x080029f0
 80014c4:	080029f4 	.word	0x080029f4
 80014c8:	080029fc 	.word	0x080029fc

080014cc <gotoxy>:

void clreol() {
	printf("%c[%s", ESC, "2k");
}

void gotoxy(int c, int r) {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b082      	sub	sp, #8
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
 80014d4:	6039      	str	r1, [r7, #0]
	printf("%c[%d;%dH", ESC, r, c);
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	211b      	movs	r1, #27
 80014dc:	4803      	ldr	r0, [pc, #12]	; (80014ec <gotoxy+0x20>)
 80014de:	f000 fa4b 	bl	8001978 <iprintf>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	08002a04 	.word	0x08002a04

080014f0 <TIM2_IRQHandler>:
	NVIC_EnableIRQ(TIM2_IRQn); // Enable interrupt


}

void TIM2_IRQHandler(void) {
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0

//Do whatever you want here, but make sure it doesnt take too much Time.
TIM2->SR &= ~0x0001; // Clear interrupt bit
 80014f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014f8:	691b      	ldr	r3, [r3, #16]
 80014fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014fe:	f023 0301 	bic.w	r3, r3, #1
 8001502:	6113      	str	r3, [r2, #16]
}
 8001504:	bf00      	nop
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
	...

08001510 <main>:
#include "30010_io.h" 		// Input/output library for this course
#include "ansi.h"
#include "timer.h"
#include "LCD.h"

int main(void) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0

	// Setup communication with the PC
	uart_init(115200);
 8001516:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800151a:	f7ff fa49 	bl	80009b0 <uart_init>
	clrscr();
 800151e:	f7ff ffbb 	bl	8001498 <clrscr>


	//initTimer2();
	//initBuzz();

	initLed();
 8001522:	f7ff fecb 	bl	80012bc <initLed>
	lcd_init();
 8001526:	f7ff fcc3 	bl	8000eb0 <lcd_init>
	writeLed();
 800152a:	f7ff ff4d 	bl	80013c8 <writeLed>
	memset(buffer, 0x00, 512);
 800152e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001532:	2100      	movs	r1, #0
 8001534:	4814      	ldr	r0, [pc, #80]	; (8001588 <main+0x78>)
 8001536:	f000 fa17 	bl	8001968 <memset>
	initTimer();
 800153a:	f000 f983 	bl	8001844 <initTimer>

	char navn[] = "Hello World";
 800153e:	4a13      	ldr	r2, [pc, #76]	; (800158c <main+0x7c>)
 8001540:	463b      	mov	r3, r7
 8001542:	ca07      	ldmia	r2, {r0, r1, r2}
 8001544:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int p = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]


	while (1) {
		if(lcdUpdate == 20){
 800154c:	4b10      	ldr	r3, [pc, #64]	; (8001590 <main+0x80>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2b14      	cmp	r3, #20
 8001552:	d10a      	bne.n	800156a <main+0x5a>
		lcd_update(navn, p);
 8001554:	463b      	mov	r3, r7
 8001556:	68f9      	ldr	r1, [r7, #12]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fe95 	bl	8001288 <lcd_update>
		p++;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	3301      	adds	r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
		lcdUpdate = 0;
 8001564:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <main+0x80>)
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
		}
		writeLed();
 800156a:	f7ff ff2d 	bl	80013c8 <writeLed>
		gotoxy(1, 1);
 800156e:	2101      	movs	r1, #1
 8001570:	2001      	movs	r0, #1
 8001572:	f7ff ffab 	bl	80014cc <gotoxy>
		printf("%02d, %d", lcdUpdate, p);
 8001576:	4b06      	ldr	r3, [pc, #24]	; (8001590 <main+0x80>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	68fa      	ldr	r2, [r7, #12]
 800157c:	4619      	mov	r1, r3
 800157e:	4805      	ldr	r0, [pc, #20]	; (8001594 <main+0x84>)
 8001580:	f000 f9fa 	bl	8001978 <iprintf>
	while (1) {
 8001584:	e7e2      	b.n	800154c <main+0x3c>
 8001586:	bf00      	nop
 8001588:	200001d4 	.word	0x200001d4
 800158c:	08002a1c 	.word	0x08002a1c
 8001590:	200001d0 	.word	0x200001d0
 8001594:	08002a10 	.word	0x08002a10

08001598 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b086      	sub	sp, #24
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015a4:	2300      	movs	r3, #0
 80015a6:	617b      	str	r3, [r7, #20]
 80015a8:	e00a      	b.n	80015c0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80015aa:	f3af 8000 	nop.w
 80015ae:	4601      	mov	r1, r0
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	60ba      	str	r2, [r7, #8]
 80015b6:	b2ca      	uxtb	r2, r1
 80015b8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	3301      	adds	r3, #1
 80015be:	617b      	str	r3, [r7, #20]
 80015c0:	697a      	ldr	r2, [r7, #20]
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbf0      	blt.n	80015aa <_read+0x12>
	}

return len;
 80015c8:	687b      	ldr	r3, [r7, #4]
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3718      	adds	r7, #24
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
	return -1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80015fa:	605a      	str	r2, [r3, #4]
	return 0;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr

0800160a <_isatty>:

int _isatty(int file)
{
 800160a:	b480      	push	{r7}
 800160c:	b083      	sub	sp, #12
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
	return 1;
 8001612:	2301      	movs	r3, #1
}
 8001614:	4618      	mov	r0, r3
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	60f8      	str	r0, [r7, #12]
 8001628:	60b9      	str	r1, [r7, #8]
 800162a:	607a      	str	r2, [r7, #4]
	return 0;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
	...

0800163c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <_sbrk+0x50>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d102      	bne.n	8001652 <_sbrk+0x16>
		heap_end = &end;
 800164c:	4b0f      	ldr	r3, [pc, #60]	; (800168c <_sbrk+0x50>)
 800164e:	4a10      	ldr	r2, [pc, #64]	; (8001690 <_sbrk+0x54>)
 8001650:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <_sbrk+0x50>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <_sbrk+0x50>)
 800165a:	681a      	ldr	r2, [r3, #0]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	4413      	add	r3, r2
 8001660:	466a      	mov	r2, sp
 8001662:	4293      	cmp	r3, r2
 8001664:	d907      	bls.n	8001676 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001666:	f000 f955 	bl	8001914 <__errno>
 800166a:	4603      	mov	r3, r0
 800166c:	220c      	movs	r2, #12
 800166e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001670:	f04f 33ff 	mov.w	r3, #4294967295
 8001674:	e006      	b.n	8001684 <_sbrk+0x48>
	}

	heap_end += incr;
 8001676:	4b05      	ldr	r3, [pc, #20]	; (800168c <_sbrk+0x50>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	4413      	add	r3, r2
 800167e:	4a03      	ldr	r2, [pc, #12]	; (800168c <_sbrk+0x50>)
 8001680:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001682:	68fb      	ldr	r3, [r7, #12]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	200001bc 	.word	0x200001bc
 8001690:	200003e8 	.word	0x200003e8

08001694 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001698:	4b1f      	ldr	r3, [pc, #124]	; (8001718 <SystemInit+0x84>)
 800169a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800169e:	4a1e      	ldr	r2, [pc, #120]	; (8001718 <SystemInit+0x84>)
 80016a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80016a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80016a8:	4b1c      	ldr	r3, [pc, #112]	; (800171c <SystemInit+0x88>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a1b      	ldr	r2, [pc, #108]	; (800171c <SystemInit+0x88>)
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 80016b4:	4b19      	ldr	r3, [pc, #100]	; (800171c <SystemInit+0x88>)
 80016b6:	685a      	ldr	r2, [r3, #4]
 80016b8:	4918      	ldr	r1, [pc, #96]	; (800171c <SystemInit+0x88>)
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <SystemInit+0x8c>)
 80016bc:	4013      	ands	r3, r2
 80016be:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80016c0:	4b16      	ldr	r3, [pc, #88]	; (800171c <SystemInit+0x88>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a15      	ldr	r2, [pc, #84]	; (800171c <SystemInit+0x88>)
 80016c6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80016ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ce:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <SystemInit+0x88>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a11      	ldr	r2, [pc, #68]	; (800171c <SystemInit+0x88>)
 80016d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016da:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <SystemInit+0x88>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	4a0e      	ldr	r2, [pc, #56]	; (800171c <SystemInit+0x88>)
 80016e2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80016e6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <SystemInit+0x88>)
 80016ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ec:	4a0b      	ldr	r2, [pc, #44]	; (800171c <SystemInit+0x88>)
 80016ee:	f023 030f 	bic.w	r3, r3, #15
 80016f2:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <SystemInit+0x88>)
 80016f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016f8:	4908      	ldr	r1, [pc, #32]	; (800171c <SystemInit+0x88>)
 80016fa:	4b0a      	ldr	r3, [pc, #40]	; (8001724 <SystemInit+0x90>)
 80016fc:	4013      	ands	r3, r2
 80016fe:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <SystemInit+0x88>)
 8001702:	2200      	movs	r2, #0
 8001704:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001706:	f000 f80f 	bl	8001728 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800170a:	4b03      	ldr	r3, [pc, #12]	; (8001718 <SystemInit+0x84>)
 800170c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001710:	609a      	str	r2, [r3, #8]
#endif  
}
 8001712:	bf00      	nop
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	e000ed00 	.word	0xe000ed00
 800171c:	40021000 	.word	0x40021000
 8001720:	f87fc00c 	.word	0xf87fc00c
 8001724:	ff00fccc 	.word	0xff00fccc

08001728 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 800172c:	4b21      	ldr	r3, [pc, #132]	; (80017b4 <SetSysClock+0x8c>)
 800172e:	2212      	movs	r2, #18
 8001730:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <SetSysClock+0x90>)
 8001734:	4a20      	ldr	r2, [pc, #128]	; (80017b8 <SetSysClock+0x90>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 800173a:	4b1f      	ldr	r3, [pc, #124]	; (80017b8 <SetSysClock+0x90>)
 800173c:	4a1e      	ldr	r2, [pc, #120]	; (80017b8 <SetSysClock+0x90>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8001742:	4b1d      	ldr	r3, [pc, #116]	; (80017b8 <SetSysClock+0x90>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	4a1c      	ldr	r2, [pc, #112]	; (80017b8 <SetSysClock+0x90>)
 8001748:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800174c:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 800174e:	4b1a      	ldr	r3, [pc, #104]	; (80017b8 <SetSysClock+0x90>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	4a19      	ldr	r2, [pc, #100]	; (80017b8 <SetSysClock+0x90>)
 8001754:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8001758:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 800175a:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <SetSysClock+0x90>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	4a16      	ldr	r2, [pc, #88]	; (80017b8 <SetSysClock+0x90>)
 8001760:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8001764:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8001766:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <SetSysClock+0x90>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a13      	ldr	r2, [pc, #76]	; (80017b8 <SetSysClock+0x90>)
 800176c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001770:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001772:	bf00      	nop
 8001774:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <SetSysClock+0x90>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f9      	beq.n	8001774 <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001780:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <SetSysClock+0x90>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	4a0c      	ldr	r2, [pc, #48]	; (80017b8 <SetSysClock+0x90>)
 8001786:	f023 0303 	bic.w	r3, r3, #3
 800178a:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 800178c:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <SetSysClock+0x90>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	4a09      	ldr	r2, [pc, #36]	; (80017b8 <SetSysClock+0x90>)
 8001792:	f043 0302 	orr.w	r3, r3, #2
 8001796:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001798:	bf00      	nop
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <SetSysClock+0x90>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	f003 030c 	and.w	r3, r3, #12
 80017a2:	2b08      	cmp	r3, #8
 80017a4:	d1f9      	bne.n	800179a <SetSysClock+0x72>
  {
  }
}
 80017a6:	bf00      	nop
 80017a8:	bf00      	nop
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40022000 	.word	0x40022000
 80017b8:	40021000 	.word	0x40021000

080017bc <NVIC_EnableIRQ>:
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	4603      	mov	r3, r0
 80017c4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80017c6:	79fb      	ldrb	r3, [r7, #7]
 80017c8:	f003 031f 	and.w	r3, r3, #31
 80017cc:	2201      	movs	r2, #1
 80017ce:	fa02 f103 	lsl.w	r1, r2, r3
 80017d2:	4a06      	ldr	r2, [pc, #24]	; (80017ec <NVIC_EnableIRQ+0x30>)
 80017d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d8:	095b      	lsrs	r3, r3, #5
 80017da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	4603      	mov	r3, r0
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80017fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001800:	2b00      	cmp	r3, #0
 8001802:	da0b      	bge.n	800181c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	b2da      	uxtb	r2, r3
 8001808:	490c      	ldr	r1, [pc, #48]	; (800183c <NVIC_SetPriority+0x4c>)
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	f003 030f 	and.w	r3, r3, #15
 8001810:	3b04      	subs	r3, #4
 8001812:	0112      	lsls	r2, r2, #4
 8001814:	b2d2      	uxtb	r2, r2
 8001816:	440b      	add	r3, r1
 8001818:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800181a:	e009      	b.n	8001830 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	b2da      	uxtb	r2, r3
 8001820:	4907      	ldr	r1, [pc, #28]	; (8001840 <NVIC_SetPriority+0x50>)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	e000ed00 	.word	0xe000ed00
 8001840:	e000e100 	.word	0xe000e100

08001844 <initTimer>:
#include "ansi.h"
#include "stm32f30x_conf.h"
#include "timer.h"


void initTimer(){
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0

	RCC->APB2ENR |= RCC_APB2Periph_TIM15; // Enable clock line to timer 15;
 8001848:	4b10      	ldr	r3, [pc, #64]	; (800188c <initTimer+0x48>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a0f      	ldr	r2, [pc, #60]	; (800188c <initTimer+0x48>)
 800184e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001852:	6193      	str	r3, [r2, #24]
	TIM15->CR1 	= 0x0001; // Configure timer 15
 8001854:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <initTimer+0x4c>)
 8001856:	2201      	movs	r2, #1
 8001858:	801a      	strh	r2, [r3, #0]
	TIM15->ARR 	= 0xF9FF; // Set reload value
 800185a:	4b0d      	ldr	r3, [pc, #52]	; (8001890 <initTimer+0x4c>)
 800185c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8001860:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM15->PSC 	= 0x0009; // Set prescale value
 8001862:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <initTimer+0x4c>)
 8001864:	2209      	movs	r2, #9
 8001866:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM15->DIER	|= 0x0001;
 8001868:	4b09      	ldr	r3, [pc, #36]	; (8001890 <initTimer+0x4c>)
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	4a08      	ldr	r2, [pc, #32]	; (8001890 <initTimer+0x4c>)
 800186e:	f043 0301 	orr.w	r3, r3, #1
 8001872:	60d3      	str	r3, [r2, #12]
	TIM15->SR	= 0x0000;
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <initTimer+0x4c>)
 8001876:	2200      	movs	r2, #0
 8001878:	611a      	str	r2, [r3, #16]
	NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1); // Set interrupt priority
 800187a:	2101      	movs	r1, #1
 800187c:	2018      	movs	r0, #24
 800187e:	f7ff ffb7 	bl	80017f0 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn); // Enable interrupt
 8001882:	2018      	movs	r0, #24
 8001884:	f7ff ff9a 	bl	80017bc <NVIC_EnableIRQ>
}
 8001888:	bf00      	nop
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40021000 	.word	0x40021000
 8001890:	40014000 	.word	0x40014000

08001894 <TIM1_BRK_TIM15_IRQHandler>:


void TIM1_BRK_TIM15_IRQHandler(void) {
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
	if (t.mn == 60) {
		t.mn = 0;
		t.hr++;
	}*/

	lcdUpdate++;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	3301      	adds	r3, #1
 800189e:	4a06      	ldr	r2, [pc, #24]	; (80018b8 <TIM1_BRK_TIM15_IRQHandler+0x24>)
 80018a0:	6013      	str	r3, [r2, #0]


TIM15->SR &= ~0x0001; // Clear interrupt bit
 80018a2:	4b06      	ldr	r3, [pc, #24]	; (80018bc <TIM1_BRK_TIM15_IRQHandler+0x28>)
 80018a4:	691b      	ldr	r3, [r3, #16]
 80018a6:	4a05      	ldr	r2, [pc, #20]	; (80018bc <TIM1_BRK_TIM15_IRQHandler+0x28>)
 80018a8:	f023 0301 	bic.w	r3, r3, #1
 80018ac:	6113      	str	r3, [r2, #16]
}
 80018ae:	bf00      	nop
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr
 80018b8:	200001d0 	.word	0x200001d0
 80018bc:	40014000 	.word	0x40014000

080018c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80018c0:	480d      	ldr	r0, [pc, #52]	; (80018f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80018c2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c4:	480d      	ldr	r0, [pc, #52]	; (80018fc <LoopForever+0x6>)
  ldr r1, =_edata
 80018c6:	490e      	ldr	r1, [pc, #56]	; (8001900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018c8:	4a0e      	ldr	r2, [pc, #56]	; (8001904 <LoopForever+0xe>)
  movs r3, #0
 80018ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018cc:	e002      	b.n	80018d4 <LoopCopyDataInit>

080018ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d2:	3304      	adds	r3, #4

080018d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d8:	d3f9      	bcc.n	80018ce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018da:	4a0b      	ldr	r2, [pc, #44]	; (8001908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018dc:	4c0b      	ldr	r4, [pc, #44]	; (800190c <LoopForever+0x16>)
  movs r3, #0
 80018de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e0:	e001      	b.n	80018e6 <LoopFillZerobss>

080018e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e4:	3204      	adds	r2, #4

080018e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e8:	d3fb      	bcc.n	80018e2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80018ea:	f7ff fed3 	bl	8001694 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80018ee:	f000 f817 	bl	8001920 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018f2:	f7ff fe0d 	bl	8001510 <main>

080018f6 <LoopForever>:

LoopForever:
    b LoopForever
 80018f6:	e7fe      	b.n	80018f6 <LoopForever>
  ldr   r0, =_estack
 80018f8:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80018fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001900:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001904:	08002ca4 	.word	0x08002ca4
  ldr r2, =_sbss
 8001908:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 800190c:	200003e4 	.word	0x200003e4

08001910 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001910:	e7fe      	b.n	8001910 <ADC1_2_IRQHandler>
	...

08001914 <__errno>:
 8001914:	4b01      	ldr	r3, [pc, #4]	; (800191c <__errno+0x8>)
 8001916:	6818      	ldr	r0, [r3, #0]
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	2000002c 	.word	0x2000002c

08001920 <__libc_init_array>:
 8001920:	b570      	push	{r4, r5, r6, lr}
 8001922:	4d0d      	ldr	r5, [pc, #52]	; (8001958 <__libc_init_array+0x38>)
 8001924:	4c0d      	ldr	r4, [pc, #52]	; (800195c <__libc_init_array+0x3c>)
 8001926:	1b64      	subs	r4, r4, r5
 8001928:	10a4      	asrs	r4, r4, #2
 800192a:	2600      	movs	r6, #0
 800192c:	42a6      	cmp	r6, r4
 800192e:	d109      	bne.n	8001944 <__libc_init_array+0x24>
 8001930:	4d0b      	ldr	r5, [pc, #44]	; (8001960 <__libc_init_array+0x40>)
 8001932:	4c0c      	ldr	r4, [pc, #48]	; (8001964 <__libc_init_array+0x44>)
 8001934:	f001 f83a 	bl	80029ac <_init>
 8001938:	1b64      	subs	r4, r4, r5
 800193a:	10a4      	asrs	r4, r4, #2
 800193c:	2600      	movs	r6, #0
 800193e:	42a6      	cmp	r6, r4
 8001940:	d105      	bne.n	800194e <__libc_init_array+0x2e>
 8001942:	bd70      	pop	{r4, r5, r6, pc}
 8001944:	f855 3b04 	ldr.w	r3, [r5], #4
 8001948:	4798      	blx	r3
 800194a:	3601      	adds	r6, #1
 800194c:	e7ee      	b.n	800192c <__libc_init_array+0xc>
 800194e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001952:	4798      	blx	r3
 8001954:	3601      	adds	r6, #1
 8001956:	e7f2      	b.n	800193e <__libc_init_array+0x1e>
 8001958:	08002c9c 	.word	0x08002c9c
 800195c:	08002c9c 	.word	0x08002c9c
 8001960:	08002c9c 	.word	0x08002c9c
 8001964:	08002ca0 	.word	0x08002ca0

08001968 <memset>:
 8001968:	4402      	add	r2, r0
 800196a:	4603      	mov	r3, r0
 800196c:	4293      	cmp	r3, r2
 800196e:	d100      	bne.n	8001972 <memset+0xa>
 8001970:	4770      	bx	lr
 8001972:	f803 1b01 	strb.w	r1, [r3], #1
 8001976:	e7f9      	b.n	800196c <memset+0x4>

08001978 <iprintf>:
 8001978:	b40f      	push	{r0, r1, r2, r3}
 800197a:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <iprintf+0x2c>)
 800197c:	b513      	push	{r0, r1, r4, lr}
 800197e:	681c      	ldr	r4, [r3, #0]
 8001980:	b124      	cbz	r4, 800198c <iprintf+0x14>
 8001982:	69a3      	ldr	r3, [r4, #24]
 8001984:	b913      	cbnz	r3, 800198c <iprintf+0x14>
 8001986:	4620      	mov	r0, r4
 8001988:	f000 f9f6 	bl	8001d78 <__sinit>
 800198c:	ab05      	add	r3, sp, #20
 800198e:	9a04      	ldr	r2, [sp, #16]
 8001990:	68a1      	ldr	r1, [r4, #8]
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	4620      	mov	r0, r4
 8001996:	f000 fbcf 	bl	8002138 <_vfiprintf_r>
 800199a:	b002      	add	sp, #8
 800199c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80019a0:	b004      	add	sp, #16
 80019a2:	4770      	bx	lr
 80019a4:	2000002c 	.word	0x2000002c

080019a8 <setbuf>:
 80019a8:	2900      	cmp	r1, #0
 80019aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019ae:	bf0c      	ite	eq
 80019b0:	2202      	moveq	r2, #2
 80019b2:	2200      	movne	r2, #0
 80019b4:	f000 b800 	b.w	80019b8 <setvbuf>

080019b8 <setvbuf>:
 80019b8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80019bc:	461d      	mov	r5, r3
 80019be:	4b5d      	ldr	r3, [pc, #372]	; (8001b34 <setvbuf+0x17c>)
 80019c0:	681f      	ldr	r7, [r3, #0]
 80019c2:	4604      	mov	r4, r0
 80019c4:	460e      	mov	r6, r1
 80019c6:	4690      	mov	r8, r2
 80019c8:	b127      	cbz	r7, 80019d4 <setvbuf+0x1c>
 80019ca:	69bb      	ldr	r3, [r7, #24]
 80019cc:	b913      	cbnz	r3, 80019d4 <setvbuf+0x1c>
 80019ce:	4638      	mov	r0, r7
 80019d0:	f000 f9d2 	bl	8001d78 <__sinit>
 80019d4:	4b58      	ldr	r3, [pc, #352]	; (8001b38 <setvbuf+0x180>)
 80019d6:	429c      	cmp	r4, r3
 80019d8:	d167      	bne.n	8001aaa <setvbuf+0xf2>
 80019da:	687c      	ldr	r4, [r7, #4]
 80019dc:	f1b8 0f02 	cmp.w	r8, #2
 80019e0:	d006      	beq.n	80019f0 <setvbuf+0x38>
 80019e2:	f1b8 0f01 	cmp.w	r8, #1
 80019e6:	f200 809f 	bhi.w	8001b28 <setvbuf+0x170>
 80019ea:	2d00      	cmp	r5, #0
 80019ec:	f2c0 809c 	blt.w	8001b28 <setvbuf+0x170>
 80019f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80019f2:	07db      	lsls	r3, r3, #31
 80019f4:	d405      	bmi.n	8001a02 <setvbuf+0x4a>
 80019f6:	89a3      	ldrh	r3, [r4, #12]
 80019f8:	0598      	lsls	r0, r3, #22
 80019fa:	d402      	bmi.n	8001a02 <setvbuf+0x4a>
 80019fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80019fe:	f000 fa59 	bl	8001eb4 <__retarget_lock_acquire_recursive>
 8001a02:	4621      	mov	r1, r4
 8001a04:	4638      	mov	r0, r7
 8001a06:	f000 f923 	bl	8001c50 <_fflush_r>
 8001a0a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001a0c:	b141      	cbz	r1, 8001a20 <setvbuf+0x68>
 8001a0e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001a12:	4299      	cmp	r1, r3
 8001a14:	d002      	beq.n	8001a1c <setvbuf+0x64>
 8001a16:	4638      	mov	r0, r7
 8001a18:	f000 faba 	bl	8001f90 <_free_r>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	6363      	str	r3, [r4, #52]	; 0x34
 8001a20:	2300      	movs	r3, #0
 8001a22:	61a3      	str	r3, [r4, #24]
 8001a24:	6063      	str	r3, [r4, #4]
 8001a26:	89a3      	ldrh	r3, [r4, #12]
 8001a28:	0619      	lsls	r1, r3, #24
 8001a2a:	d503      	bpl.n	8001a34 <setvbuf+0x7c>
 8001a2c:	6921      	ldr	r1, [r4, #16]
 8001a2e:	4638      	mov	r0, r7
 8001a30:	f000 faae 	bl	8001f90 <_free_r>
 8001a34:	89a3      	ldrh	r3, [r4, #12]
 8001a36:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8001a3a:	f023 0303 	bic.w	r3, r3, #3
 8001a3e:	f1b8 0f02 	cmp.w	r8, #2
 8001a42:	81a3      	strh	r3, [r4, #12]
 8001a44:	d06c      	beq.n	8001b20 <setvbuf+0x168>
 8001a46:	ab01      	add	r3, sp, #4
 8001a48:	466a      	mov	r2, sp
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	4638      	mov	r0, r7
 8001a4e:	f000 fa33 	bl	8001eb8 <__swhatbuf_r>
 8001a52:	89a3      	ldrh	r3, [r4, #12]
 8001a54:	4318      	orrs	r0, r3
 8001a56:	81a0      	strh	r0, [r4, #12]
 8001a58:	2d00      	cmp	r5, #0
 8001a5a:	d130      	bne.n	8001abe <setvbuf+0x106>
 8001a5c:	9d00      	ldr	r5, [sp, #0]
 8001a5e:	4628      	mov	r0, r5
 8001a60:	f000 fa8e 	bl	8001f80 <malloc>
 8001a64:	4606      	mov	r6, r0
 8001a66:	2800      	cmp	r0, #0
 8001a68:	d155      	bne.n	8001b16 <setvbuf+0x15e>
 8001a6a:	f8dd 9000 	ldr.w	r9, [sp]
 8001a6e:	45a9      	cmp	r9, r5
 8001a70:	d14a      	bne.n	8001b08 <setvbuf+0x150>
 8001a72:	f04f 35ff 	mov.w	r5, #4294967295
 8001a76:	2200      	movs	r2, #0
 8001a78:	60a2      	str	r2, [r4, #8]
 8001a7a:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8001a7e:	6022      	str	r2, [r4, #0]
 8001a80:	6122      	str	r2, [r4, #16]
 8001a82:	2201      	movs	r2, #1
 8001a84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a88:	6162      	str	r2, [r4, #20]
 8001a8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001a8c:	f043 0302 	orr.w	r3, r3, #2
 8001a90:	07d2      	lsls	r2, r2, #31
 8001a92:	81a3      	strh	r3, [r4, #12]
 8001a94:	d405      	bmi.n	8001aa2 <setvbuf+0xea>
 8001a96:	f413 7f00 	tst.w	r3, #512	; 0x200
 8001a9a:	d102      	bne.n	8001aa2 <setvbuf+0xea>
 8001a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a9e:	f000 fa0a 	bl	8001eb6 <__retarget_lock_release_recursive>
 8001aa2:	4628      	mov	r0, r5
 8001aa4:	b003      	add	sp, #12
 8001aa6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001aaa:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <setvbuf+0x184>)
 8001aac:	429c      	cmp	r4, r3
 8001aae:	d101      	bne.n	8001ab4 <setvbuf+0xfc>
 8001ab0:	68bc      	ldr	r4, [r7, #8]
 8001ab2:	e793      	b.n	80019dc <setvbuf+0x24>
 8001ab4:	4b22      	ldr	r3, [pc, #136]	; (8001b40 <setvbuf+0x188>)
 8001ab6:	429c      	cmp	r4, r3
 8001ab8:	bf08      	it	eq
 8001aba:	68fc      	ldreq	r4, [r7, #12]
 8001abc:	e78e      	b.n	80019dc <setvbuf+0x24>
 8001abe:	2e00      	cmp	r6, #0
 8001ac0:	d0cd      	beq.n	8001a5e <setvbuf+0xa6>
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	b913      	cbnz	r3, 8001acc <setvbuf+0x114>
 8001ac6:	4638      	mov	r0, r7
 8001ac8:	f000 f956 	bl	8001d78 <__sinit>
 8001acc:	f1b8 0f01 	cmp.w	r8, #1
 8001ad0:	bf08      	it	eq
 8001ad2:	89a3      	ldrheq	r3, [r4, #12]
 8001ad4:	6026      	str	r6, [r4, #0]
 8001ad6:	bf04      	itt	eq
 8001ad8:	f043 0301 	orreq.w	r3, r3, #1
 8001adc:	81a3      	strheq	r3, [r4, #12]
 8001ade:	89a2      	ldrh	r2, [r4, #12]
 8001ae0:	f012 0308 	ands.w	r3, r2, #8
 8001ae4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8001ae8:	d01c      	beq.n	8001b24 <setvbuf+0x16c>
 8001aea:	07d3      	lsls	r3, r2, #31
 8001aec:	bf41      	itttt	mi
 8001aee:	2300      	movmi	r3, #0
 8001af0:	426d      	negmi	r5, r5
 8001af2:	60a3      	strmi	r3, [r4, #8]
 8001af4:	61a5      	strmi	r5, [r4, #24]
 8001af6:	bf58      	it	pl
 8001af8:	60a5      	strpl	r5, [r4, #8]
 8001afa:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8001afc:	f015 0501 	ands.w	r5, r5, #1
 8001b00:	d115      	bne.n	8001b2e <setvbuf+0x176>
 8001b02:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001b06:	e7c8      	b.n	8001a9a <setvbuf+0xe2>
 8001b08:	4648      	mov	r0, r9
 8001b0a:	f000 fa39 	bl	8001f80 <malloc>
 8001b0e:	4606      	mov	r6, r0
 8001b10:	2800      	cmp	r0, #0
 8001b12:	d0ae      	beq.n	8001a72 <setvbuf+0xba>
 8001b14:	464d      	mov	r5, r9
 8001b16:	89a3      	ldrh	r3, [r4, #12]
 8001b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b1c:	81a3      	strh	r3, [r4, #12]
 8001b1e:	e7d0      	b.n	8001ac2 <setvbuf+0x10a>
 8001b20:	2500      	movs	r5, #0
 8001b22:	e7a8      	b.n	8001a76 <setvbuf+0xbe>
 8001b24:	60a3      	str	r3, [r4, #8]
 8001b26:	e7e8      	b.n	8001afa <setvbuf+0x142>
 8001b28:	f04f 35ff 	mov.w	r5, #4294967295
 8001b2c:	e7b9      	b.n	8001aa2 <setvbuf+0xea>
 8001b2e:	2500      	movs	r5, #0
 8001b30:	e7b7      	b.n	8001aa2 <setvbuf+0xea>
 8001b32:	bf00      	nop
 8001b34:	2000002c 	.word	0x2000002c
 8001b38:	08002c28 	.word	0x08002c28
 8001b3c:	08002c48 	.word	0x08002c48
 8001b40:	08002c08 	.word	0x08002c08

08001b44 <__sflush_r>:
 8001b44:	898a      	ldrh	r2, [r1, #12]
 8001b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b4a:	4605      	mov	r5, r0
 8001b4c:	0710      	lsls	r0, r2, #28
 8001b4e:	460c      	mov	r4, r1
 8001b50:	d458      	bmi.n	8001c04 <__sflush_r+0xc0>
 8001b52:	684b      	ldr	r3, [r1, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	dc05      	bgt.n	8001b64 <__sflush_r+0x20>
 8001b58:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	dc02      	bgt.n	8001b64 <__sflush_r+0x20>
 8001b5e:	2000      	movs	r0, #0
 8001b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001b64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001b66:	2e00      	cmp	r6, #0
 8001b68:	d0f9      	beq.n	8001b5e <__sflush_r+0x1a>
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8001b70:	682f      	ldr	r7, [r5, #0]
 8001b72:	602b      	str	r3, [r5, #0]
 8001b74:	d032      	beq.n	8001bdc <__sflush_r+0x98>
 8001b76:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001b78:	89a3      	ldrh	r3, [r4, #12]
 8001b7a:	075a      	lsls	r2, r3, #29
 8001b7c:	d505      	bpl.n	8001b8a <__sflush_r+0x46>
 8001b7e:	6863      	ldr	r3, [r4, #4]
 8001b80:	1ac0      	subs	r0, r0, r3
 8001b82:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001b84:	b10b      	cbz	r3, 8001b8a <__sflush_r+0x46>
 8001b86:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b88:	1ac0      	subs	r0, r0, r3
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8001b90:	6a21      	ldr	r1, [r4, #32]
 8001b92:	4628      	mov	r0, r5
 8001b94:	47b0      	blx	r6
 8001b96:	1c43      	adds	r3, r0, #1
 8001b98:	89a3      	ldrh	r3, [r4, #12]
 8001b9a:	d106      	bne.n	8001baa <__sflush_r+0x66>
 8001b9c:	6829      	ldr	r1, [r5, #0]
 8001b9e:	291d      	cmp	r1, #29
 8001ba0:	d82c      	bhi.n	8001bfc <__sflush_r+0xb8>
 8001ba2:	4a2a      	ldr	r2, [pc, #168]	; (8001c4c <__sflush_r+0x108>)
 8001ba4:	40ca      	lsrs	r2, r1
 8001ba6:	07d6      	lsls	r6, r2, #31
 8001ba8:	d528      	bpl.n	8001bfc <__sflush_r+0xb8>
 8001baa:	2200      	movs	r2, #0
 8001bac:	6062      	str	r2, [r4, #4]
 8001bae:	04d9      	lsls	r1, r3, #19
 8001bb0:	6922      	ldr	r2, [r4, #16]
 8001bb2:	6022      	str	r2, [r4, #0]
 8001bb4:	d504      	bpl.n	8001bc0 <__sflush_r+0x7c>
 8001bb6:	1c42      	adds	r2, r0, #1
 8001bb8:	d101      	bne.n	8001bbe <__sflush_r+0x7a>
 8001bba:	682b      	ldr	r3, [r5, #0]
 8001bbc:	b903      	cbnz	r3, 8001bc0 <__sflush_r+0x7c>
 8001bbe:	6560      	str	r0, [r4, #84]	; 0x54
 8001bc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001bc2:	602f      	str	r7, [r5, #0]
 8001bc4:	2900      	cmp	r1, #0
 8001bc6:	d0ca      	beq.n	8001b5e <__sflush_r+0x1a>
 8001bc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001bcc:	4299      	cmp	r1, r3
 8001bce:	d002      	beq.n	8001bd6 <__sflush_r+0x92>
 8001bd0:	4628      	mov	r0, r5
 8001bd2:	f000 f9dd 	bl	8001f90 <_free_r>
 8001bd6:	2000      	movs	r0, #0
 8001bd8:	6360      	str	r0, [r4, #52]	; 0x34
 8001bda:	e7c1      	b.n	8001b60 <__sflush_r+0x1c>
 8001bdc:	6a21      	ldr	r1, [r4, #32]
 8001bde:	2301      	movs	r3, #1
 8001be0:	4628      	mov	r0, r5
 8001be2:	47b0      	blx	r6
 8001be4:	1c41      	adds	r1, r0, #1
 8001be6:	d1c7      	bne.n	8001b78 <__sflush_r+0x34>
 8001be8:	682b      	ldr	r3, [r5, #0]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0c4      	beq.n	8001b78 <__sflush_r+0x34>
 8001bee:	2b1d      	cmp	r3, #29
 8001bf0:	d001      	beq.n	8001bf6 <__sflush_r+0xb2>
 8001bf2:	2b16      	cmp	r3, #22
 8001bf4:	d101      	bne.n	8001bfa <__sflush_r+0xb6>
 8001bf6:	602f      	str	r7, [r5, #0]
 8001bf8:	e7b1      	b.n	8001b5e <__sflush_r+0x1a>
 8001bfa:	89a3      	ldrh	r3, [r4, #12]
 8001bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c00:	81a3      	strh	r3, [r4, #12]
 8001c02:	e7ad      	b.n	8001b60 <__sflush_r+0x1c>
 8001c04:	690f      	ldr	r7, [r1, #16]
 8001c06:	2f00      	cmp	r7, #0
 8001c08:	d0a9      	beq.n	8001b5e <__sflush_r+0x1a>
 8001c0a:	0793      	lsls	r3, r2, #30
 8001c0c:	680e      	ldr	r6, [r1, #0]
 8001c0e:	bf08      	it	eq
 8001c10:	694b      	ldreq	r3, [r1, #20]
 8001c12:	600f      	str	r7, [r1, #0]
 8001c14:	bf18      	it	ne
 8001c16:	2300      	movne	r3, #0
 8001c18:	eba6 0807 	sub.w	r8, r6, r7
 8001c1c:	608b      	str	r3, [r1, #8]
 8001c1e:	f1b8 0f00 	cmp.w	r8, #0
 8001c22:	dd9c      	ble.n	8001b5e <__sflush_r+0x1a>
 8001c24:	6a21      	ldr	r1, [r4, #32]
 8001c26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001c28:	4643      	mov	r3, r8
 8001c2a:	463a      	mov	r2, r7
 8001c2c:	4628      	mov	r0, r5
 8001c2e:	47b0      	blx	r6
 8001c30:	2800      	cmp	r0, #0
 8001c32:	dc06      	bgt.n	8001c42 <__sflush_r+0xfe>
 8001c34:	89a3      	ldrh	r3, [r4, #12]
 8001c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c3a:	81a3      	strh	r3, [r4, #12]
 8001c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c40:	e78e      	b.n	8001b60 <__sflush_r+0x1c>
 8001c42:	4407      	add	r7, r0
 8001c44:	eba8 0800 	sub.w	r8, r8, r0
 8001c48:	e7e9      	b.n	8001c1e <__sflush_r+0xda>
 8001c4a:	bf00      	nop
 8001c4c:	20400001 	.word	0x20400001

08001c50 <_fflush_r>:
 8001c50:	b538      	push	{r3, r4, r5, lr}
 8001c52:	690b      	ldr	r3, [r1, #16]
 8001c54:	4605      	mov	r5, r0
 8001c56:	460c      	mov	r4, r1
 8001c58:	b913      	cbnz	r3, 8001c60 <_fflush_r+0x10>
 8001c5a:	2500      	movs	r5, #0
 8001c5c:	4628      	mov	r0, r5
 8001c5e:	bd38      	pop	{r3, r4, r5, pc}
 8001c60:	b118      	cbz	r0, 8001c6a <_fflush_r+0x1a>
 8001c62:	6983      	ldr	r3, [r0, #24]
 8001c64:	b90b      	cbnz	r3, 8001c6a <_fflush_r+0x1a>
 8001c66:	f000 f887 	bl	8001d78 <__sinit>
 8001c6a:	4b14      	ldr	r3, [pc, #80]	; (8001cbc <_fflush_r+0x6c>)
 8001c6c:	429c      	cmp	r4, r3
 8001c6e:	d11b      	bne.n	8001ca8 <_fflush_r+0x58>
 8001c70:	686c      	ldr	r4, [r5, #4]
 8001c72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d0ef      	beq.n	8001c5a <_fflush_r+0xa>
 8001c7a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001c7c:	07d0      	lsls	r0, r2, #31
 8001c7e:	d404      	bmi.n	8001c8a <_fflush_r+0x3a>
 8001c80:	0599      	lsls	r1, r3, #22
 8001c82:	d402      	bmi.n	8001c8a <_fflush_r+0x3a>
 8001c84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001c86:	f000 f915 	bl	8001eb4 <__retarget_lock_acquire_recursive>
 8001c8a:	4628      	mov	r0, r5
 8001c8c:	4621      	mov	r1, r4
 8001c8e:	f7ff ff59 	bl	8001b44 <__sflush_r>
 8001c92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8001c94:	07da      	lsls	r2, r3, #31
 8001c96:	4605      	mov	r5, r0
 8001c98:	d4e0      	bmi.n	8001c5c <_fflush_r+0xc>
 8001c9a:	89a3      	ldrh	r3, [r4, #12]
 8001c9c:	059b      	lsls	r3, r3, #22
 8001c9e:	d4dd      	bmi.n	8001c5c <_fflush_r+0xc>
 8001ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001ca2:	f000 f908 	bl	8001eb6 <__retarget_lock_release_recursive>
 8001ca6:	e7d9      	b.n	8001c5c <_fflush_r+0xc>
 8001ca8:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <_fflush_r+0x70>)
 8001caa:	429c      	cmp	r4, r3
 8001cac:	d101      	bne.n	8001cb2 <_fflush_r+0x62>
 8001cae:	68ac      	ldr	r4, [r5, #8]
 8001cb0:	e7df      	b.n	8001c72 <_fflush_r+0x22>
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <_fflush_r+0x74>)
 8001cb4:	429c      	cmp	r4, r3
 8001cb6:	bf08      	it	eq
 8001cb8:	68ec      	ldreq	r4, [r5, #12]
 8001cba:	e7da      	b.n	8001c72 <_fflush_r+0x22>
 8001cbc:	08002c28 	.word	0x08002c28
 8001cc0:	08002c48 	.word	0x08002c48
 8001cc4:	08002c08 	.word	0x08002c08

08001cc8 <std>:
 8001cc8:	2300      	movs	r3, #0
 8001cca:	b510      	push	{r4, lr}
 8001ccc:	4604      	mov	r4, r0
 8001cce:	e9c0 3300 	strd	r3, r3, [r0]
 8001cd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001cd6:	6083      	str	r3, [r0, #8]
 8001cd8:	8181      	strh	r1, [r0, #12]
 8001cda:	6643      	str	r3, [r0, #100]	; 0x64
 8001cdc:	81c2      	strh	r2, [r0, #14]
 8001cde:	6183      	str	r3, [r0, #24]
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	305c      	adds	r0, #92	; 0x5c
 8001ce6:	f7ff fe3f 	bl	8001968 <memset>
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <std+0x38>)
 8001cec:	6263      	str	r3, [r4, #36]	; 0x24
 8001cee:	4b05      	ldr	r3, [pc, #20]	; (8001d04 <std+0x3c>)
 8001cf0:	62a3      	str	r3, [r4, #40]	; 0x28
 8001cf2:	4b05      	ldr	r3, [pc, #20]	; (8001d08 <std+0x40>)
 8001cf4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <std+0x44>)
 8001cf8:	6224      	str	r4, [r4, #32]
 8001cfa:	6323      	str	r3, [r4, #48]	; 0x30
 8001cfc:	bd10      	pop	{r4, pc}
 8001cfe:	bf00      	nop
 8001d00:	080026e1 	.word	0x080026e1
 8001d04:	08002703 	.word	0x08002703
 8001d08:	0800273b 	.word	0x0800273b
 8001d0c:	0800275f 	.word	0x0800275f

08001d10 <_cleanup_r>:
 8001d10:	4901      	ldr	r1, [pc, #4]	; (8001d18 <_cleanup_r+0x8>)
 8001d12:	f000 b8af 	b.w	8001e74 <_fwalk_reent>
 8001d16:	bf00      	nop
 8001d18:	08001c51 	.word	0x08001c51

08001d1c <__sfmoreglue>:
 8001d1c:	b570      	push	{r4, r5, r6, lr}
 8001d1e:	1e4a      	subs	r2, r1, #1
 8001d20:	2568      	movs	r5, #104	; 0x68
 8001d22:	4355      	muls	r5, r2
 8001d24:	460e      	mov	r6, r1
 8001d26:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001d2a:	f000 f981 	bl	8002030 <_malloc_r>
 8001d2e:	4604      	mov	r4, r0
 8001d30:	b140      	cbz	r0, 8001d44 <__sfmoreglue+0x28>
 8001d32:	2100      	movs	r1, #0
 8001d34:	e9c0 1600 	strd	r1, r6, [r0]
 8001d38:	300c      	adds	r0, #12
 8001d3a:	60a0      	str	r0, [r4, #8]
 8001d3c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001d40:	f7ff fe12 	bl	8001968 <memset>
 8001d44:	4620      	mov	r0, r4
 8001d46:	bd70      	pop	{r4, r5, r6, pc}

08001d48 <__sfp_lock_acquire>:
 8001d48:	4801      	ldr	r0, [pc, #4]	; (8001d50 <__sfp_lock_acquire+0x8>)
 8001d4a:	f000 b8b3 	b.w	8001eb4 <__retarget_lock_acquire_recursive>
 8001d4e:	bf00      	nop
 8001d50:	200003dc 	.word	0x200003dc

08001d54 <__sfp_lock_release>:
 8001d54:	4801      	ldr	r0, [pc, #4]	; (8001d5c <__sfp_lock_release+0x8>)
 8001d56:	f000 b8ae 	b.w	8001eb6 <__retarget_lock_release_recursive>
 8001d5a:	bf00      	nop
 8001d5c:	200003dc 	.word	0x200003dc

08001d60 <__sinit_lock_acquire>:
 8001d60:	4801      	ldr	r0, [pc, #4]	; (8001d68 <__sinit_lock_acquire+0x8>)
 8001d62:	f000 b8a7 	b.w	8001eb4 <__retarget_lock_acquire_recursive>
 8001d66:	bf00      	nop
 8001d68:	200003d7 	.word	0x200003d7

08001d6c <__sinit_lock_release>:
 8001d6c:	4801      	ldr	r0, [pc, #4]	; (8001d74 <__sinit_lock_release+0x8>)
 8001d6e:	f000 b8a2 	b.w	8001eb6 <__retarget_lock_release_recursive>
 8001d72:	bf00      	nop
 8001d74:	200003d7 	.word	0x200003d7

08001d78 <__sinit>:
 8001d78:	b510      	push	{r4, lr}
 8001d7a:	4604      	mov	r4, r0
 8001d7c:	f7ff fff0 	bl	8001d60 <__sinit_lock_acquire>
 8001d80:	69a3      	ldr	r3, [r4, #24]
 8001d82:	b11b      	cbz	r3, 8001d8c <__sinit+0x14>
 8001d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001d88:	f7ff bff0 	b.w	8001d6c <__sinit_lock_release>
 8001d8c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8001d90:	6523      	str	r3, [r4, #80]	; 0x50
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <__sinit+0x68>)
 8001d94:	4a13      	ldr	r2, [pc, #76]	; (8001de4 <__sinit+0x6c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	62a2      	str	r2, [r4, #40]	; 0x28
 8001d9a:	42a3      	cmp	r3, r4
 8001d9c:	bf04      	itt	eq
 8001d9e:	2301      	moveq	r3, #1
 8001da0:	61a3      	streq	r3, [r4, #24]
 8001da2:	4620      	mov	r0, r4
 8001da4:	f000 f820 	bl	8001de8 <__sfp>
 8001da8:	6060      	str	r0, [r4, #4]
 8001daa:	4620      	mov	r0, r4
 8001dac:	f000 f81c 	bl	8001de8 <__sfp>
 8001db0:	60a0      	str	r0, [r4, #8]
 8001db2:	4620      	mov	r0, r4
 8001db4:	f000 f818 	bl	8001de8 <__sfp>
 8001db8:	2200      	movs	r2, #0
 8001dba:	60e0      	str	r0, [r4, #12]
 8001dbc:	2104      	movs	r1, #4
 8001dbe:	6860      	ldr	r0, [r4, #4]
 8001dc0:	f7ff ff82 	bl	8001cc8 <std>
 8001dc4:	68a0      	ldr	r0, [r4, #8]
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	2109      	movs	r1, #9
 8001dca:	f7ff ff7d 	bl	8001cc8 <std>
 8001dce:	68e0      	ldr	r0, [r4, #12]
 8001dd0:	2202      	movs	r2, #2
 8001dd2:	2112      	movs	r1, #18
 8001dd4:	f7ff ff78 	bl	8001cc8 <std>
 8001dd8:	2301      	movs	r3, #1
 8001dda:	61a3      	str	r3, [r4, #24]
 8001ddc:	e7d2      	b.n	8001d84 <__sinit+0xc>
 8001dde:	bf00      	nop
 8001de0:	08002c04 	.word	0x08002c04
 8001de4:	08001d11 	.word	0x08001d11

08001de8 <__sfp>:
 8001de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dea:	4607      	mov	r7, r0
 8001dec:	f7ff ffac 	bl	8001d48 <__sfp_lock_acquire>
 8001df0:	4b1e      	ldr	r3, [pc, #120]	; (8001e6c <__sfp+0x84>)
 8001df2:	681e      	ldr	r6, [r3, #0]
 8001df4:	69b3      	ldr	r3, [r6, #24]
 8001df6:	b913      	cbnz	r3, 8001dfe <__sfp+0x16>
 8001df8:	4630      	mov	r0, r6
 8001dfa:	f7ff ffbd 	bl	8001d78 <__sinit>
 8001dfe:	3648      	adds	r6, #72	; 0x48
 8001e00:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8001e04:	3b01      	subs	r3, #1
 8001e06:	d503      	bpl.n	8001e10 <__sfp+0x28>
 8001e08:	6833      	ldr	r3, [r6, #0]
 8001e0a:	b30b      	cbz	r3, 8001e50 <__sfp+0x68>
 8001e0c:	6836      	ldr	r6, [r6, #0]
 8001e0e:	e7f7      	b.n	8001e00 <__sfp+0x18>
 8001e10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001e14:	b9d5      	cbnz	r5, 8001e4c <__sfp+0x64>
 8001e16:	4b16      	ldr	r3, [pc, #88]	; (8001e70 <__sfp+0x88>)
 8001e18:	60e3      	str	r3, [r4, #12]
 8001e1a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8001e1e:	6665      	str	r5, [r4, #100]	; 0x64
 8001e20:	f000 f847 	bl	8001eb2 <__retarget_lock_init_recursive>
 8001e24:	f7ff ff96 	bl	8001d54 <__sfp_lock_release>
 8001e28:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8001e2c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001e30:	6025      	str	r5, [r4, #0]
 8001e32:	61a5      	str	r5, [r4, #24]
 8001e34:	2208      	movs	r2, #8
 8001e36:	4629      	mov	r1, r5
 8001e38:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001e3c:	f7ff fd94 	bl	8001968 <memset>
 8001e40:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001e44:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8001e48:	4620      	mov	r0, r4
 8001e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e4c:	3468      	adds	r4, #104	; 0x68
 8001e4e:	e7d9      	b.n	8001e04 <__sfp+0x1c>
 8001e50:	2104      	movs	r1, #4
 8001e52:	4638      	mov	r0, r7
 8001e54:	f7ff ff62 	bl	8001d1c <__sfmoreglue>
 8001e58:	4604      	mov	r4, r0
 8001e5a:	6030      	str	r0, [r6, #0]
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	d1d5      	bne.n	8001e0c <__sfp+0x24>
 8001e60:	f7ff ff78 	bl	8001d54 <__sfp_lock_release>
 8001e64:	230c      	movs	r3, #12
 8001e66:	603b      	str	r3, [r7, #0]
 8001e68:	e7ee      	b.n	8001e48 <__sfp+0x60>
 8001e6a:	bf00      	nop
 8001e6c:	08002c04 	.word	0x08002c04
 8001e70:	ffff0001 	.word	0xffff0001

08001e74 <_fwalk_reent>:
 8001e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001e78:	4606      	mov	r6, r0
 8001e7a:	4688      	mov	r8, r1
 8001e7c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001e80:	2700      	movs	r7, #0
 8001e82:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001e86:	f1b9 0901 	subs.w	r9, r9, #1
 8001e8a:	d505      	bpl.n	8001e98 <_fwalk_reent+0x24>
 8001e8c:	6824      	ldr	r4, [r4, #0]
 8001e8e:	2c00      	cmp	r4, #0
 8001e90:	d1f7      	bne.n	8001e82 <_fwalk_reent+0xe>
 8001e92:	4638      	mov	r0, r7
 8001e94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001e98:	89ab      	ldrh	r3, [r5, #12]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d907      	bls.n	8001eae <_fwalk_reent+0x3a>
 8001e9e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	d003      	beq.n	8001eae <_fwalk_reent+0x3a>
 8001ea6:	4629      	mov	r1, r5
 8001ea8:	4630      	mov	r0, r6
 8001eaa:	47c0      	blx	r8
 8001eac:	4307      	orrs	r7, r0
 8001eae:	3568      	adds	r5, #104	; 0x68
 8001eb0:	e7e9      	b.n	8001e86 <_fwalk_reent+0x12>

08001eb2 <__retarget_lock_init_recursive>:
 8001eb2:	4770      	bx	lr

08001eb4 <__retarget_lock_acquire_recursive>:
 8001eb4:	4770      	bx	lr

08001eb6 <__retarget_lock_release_recursive>:
 8001eb6:	4770      	bx	lr

08001eb8 <__swhatbuf_r>:
 8001eb8:	b570      	push	{r4, r5, r6, lr}
 8001eba:	460e      	mov	r6, r1
 8001ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001ec0:	2900      	cmp	r1, #0
 8001ec2:	b096      	sub	sp, #88	; 0x58
 8001ec4:	4614      	mov	r4, r2
 8001ec6:	461d      	mov	r5, r3
 8001ec8:	da07      	bge.n	8001eda <__swhatbuf_r+0x22>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	602b      	str	r3, [r5, #0]
 8001ece:	89b3      	ldrh	r3, [r6, #12]
 8001ed0:	061a      	lsls	r2, r3, #24
 8001ed2:	d410      	bmi.n	8001ef6 <__swhatbuf_r+0x3e>
 8001ed4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ed8:	e00e      	b.n	8001ef8 <__swhatbuf_r+0x40>
 8001eda:	466a      	mov	r2, sp
 8001edc:	f000 fd14 	bl	8002908 <_fstat_r>
 8001ee0:	2800      	cmp	r0, #0
 8001ee2:	dbf2      	blt.n	8001eca <__swhatbuf_r+0x12>
 8001ee4:	9a01      	ldr	r2, [sp, #4]
 8001ee6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8001eea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8001eee:	425a      	negs	r2, r3
 8001ef0:	415a      	adcs	r2, r3
 8001ef2:	602a      	str	r2, [r5, #0]
 8001ef4:	e7ee      	b.n	8001ed4 <__swhatbuf_r+0x1c>
 8001ef6:	2340      	movs	r3, #64	; 0x40
 8001ef8:	2000      	movs	r0, #0
 8001efa:	6023      	str	r3, [r4, #0]
 8001efc:	b016      	add	sp, #88	; 0x58
 8001efe:	bd70      	pop	{r4, r5, r6, pc}

08001f00 <__smakebuf_r>:
 8001f00:	898b      	ldrh	r3, [r1, #12]
 8001f02:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001f04:	079d      	lsls	r5, r3, #30
 8001f06:	4606      	mov	r6, r0
 8001f08:	460c      	mov	r4, r1
 8001f0a:	d507      	bpl.n	8001f1c <__smakebuf_r+0x1c>
 8001f0c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8001f10:	6023      	str	r3, [r4, #0]
 8001f12:	6123      	str	r3, [r4, #16]
 8001f14:	2301      	movs	r3, #1
 8001f16:	6163      	str	r3, [r4, #20]
 8001f18:	b002      	add	sp, #8
 8001f1a:	bd70      	pop	{r4, r5, r6, pc}
 8001f1c:	ab01      	add	r3, sp, #4
 8001f1e:	466a      	mov	r2, sp
 8001f20:	f7ff ffca 	bl	8001eb8 <__swhatbuf_r>
 8001f24:	9900      	ldr	r1, [sp, #0]
 8001f26:	4605      	mov	r5, r0
 8001f28:	4630      	mov	r0, r6
 8001f2a:	f000 f881 	bl	8002030 <_malloc_r>
 8001f2e:	b948      	cbnz	r0, 8001f44 <__smakebuf_r+0x44>
 8001f30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f34:	059a      	lsls	r2, r3, #22
 8001f36:	d4ef      	bmi.n	8001f18 <__smakebuf_r+0x18>
 8001f38:	f023 0303 	bic.w	r3, r3, #3
 8001f3c:	f043 0302 	orr.w	r3, r3, #2
 8001f40:	81a3      	strh	r3, [r4, #12]
 8001f42:	e7e3      	b.n	8001f0c <__smakebuf_r+0xc>
 8001f44:	4b0d      	ldr	r3, [pc, #52]	; (8001f7c <__smakebuf_r+0x7c>)
 8001f46:	62b3      	str	r3, [r6, #40]	; 0x28
 8001f48:	89a3      	ldrh	r3, [r4, #12]
 8001f4a:	6020      	str	r0, [r4, #0]
 8001f4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f50:	81a3      	strh	r3, [r4, #12]
 8001f52:	9b00      	ldr	r3, [sp, #0]
 8001f54:	6163      	str	r3, [r4, #20]
 8001f56:	9b01      	ldr	r3, [sp, #4]
 8001f58:	6120      	str	r0, [r4, #16]
 8001f5a:	b15b      	cbz	r3, 8001f74 <__smakebuf_r+0x74>
 8001f5c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001f60:	4630      	mov	r0, r6
 8001f62:	f000 fce3 	bl	800292c <_isatty_r>
 8001f66:	b128      	cbz	r0, 8001f74 <__smakebuf_r+0x74>
 8001f68:	89a3      	ldrh	r3, [r4, #12]
 8001f6a:	f023 0303 	bic.w	r3, r3, #3
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	81a3      	strh	r3, [r4, #12]
 8001f74:	89a0      	ldrh	r0, [r4, #12]
 8001f76:	4305      	orrs	r5, r0
 8001f78:	81a5      	strh	r5, [r4, #12]
 8001f7a:	e7cd      	b.n	8001f18 <__smakebuf_r+0x18>
 8001f7c:	08001d11 	.word	0x08001d11

08001f80 <malloc>:
 8001f80:	4b02      	ldr	r3, [pc, #8]	; (8001f8c <malloc+0xc>)
 8001f82:	4601      	mov	r1, r0
 8001f84:	6818      	ldr	r0, [r3, #0]
 8001f86:	f000 b853 	b.w	8002030 <_malloc_r>
 8001f8a:	bf00      	nop
 8001f8c:	2000002c 	.word	0x2000002c

08001f90 <_free_r>:
 8001f90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f92:	2900      	cmp	r1, #0
 8001f94:	d048      	beq.n	8002028 <_free_r+0x98>
 8001f96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f9a:	9001      	str	r0, [sp, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	f1a1 0404 	sub.w	r4, r1, #4
 8001fa2:	bfb8      	it	lt
 8001fa4:	18e4      	addlt	r4, r4, r3
 8001fa6:	f000 fce3 	bl	8002970 <__malloc_lock>
 8001faa:	4a20      	ldr	r2, [pc, #128]	; (800202c <_free_r+0x9c>)
 8001fac:	9801      	ldr	r0, [sp, #4]
 8001fae:	6813      	ldr	r3, [r2, #0]
 8001fb0:	4615      	mov	r5, r2
 8001fb2:	b933      	cbnz	r3, 8001fc2 <_free_r+0x32>
 8001fb4:	6063      	str	r3, [r4, #4]
 8001fb6:	6014      	str	r4, [r2, #0]
 8001fb8:	b003      	add	sp, #12
 8001fba:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001fbe:	f000 bcdd 	b.w	800297c <__malloc_unlock>
 8001fc2:	42a3      	cmp	r3, r4
 8001fc4:	d90b      	bls.n	8001fde <_free_r+0x4e>
 8001fc6:	6821      	ldr	r1, [r4, #0]
 8001fc8:	1862      	adds	r2, r4, r1
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	bf04      	itt	eq
 8001fce:	681a      	ldreq	r2, [r3, #0]
 8001fd0:	685b      	ldreq	r3, [r3, #4]
 8001fd2:	6063      	str	r3, [r4, #4]
 8001fd4:	bf04      	itt	eq
 8001fd6:	1852      	addeq	r2, r2, r1
 8001fd8:	6022      	streq	r2, [r4, #0]
 8001fda:	602c      	str	r4, [r5, #0]
 8001fdc:	e7ec      	b.n	8001fb8 <_free_r+0x28>
 8001fde:	461a      	mov	r2, r3
 8001fe0:	685b      	ldr	r3, [r3, #4]
 8001fe2:	b10b      	cbz	r3, 8001fe8 <_free_r+0x58>
 8001fe4:	42a3      	cmp	r3, r4
 8001fe6:	d9fa      	bls.n	8001fde <_free_r+0x4e>
 8001fe8:	6811      	ldr	r1, [r2, #0]
 8001fea:	1855      	adds	r5, r2, r1
 8001fec:	42a5      	cmp	r5, r4
 8001fee:	d10b      	bne.n	8002008 <_free_r+0x78>
 8001ff0:	6824      	ldr	r4, [r4, #0]
 8001ff2:	4421      	add	r1, r4
 8001ff4:	1854      	adds	r4, r2, r1
 8001ff6:	42a3      	cmp	r3, r4
 8001ff8:	6011      	str	r1, [r2, #0]
 8001ffa:	d1dd      	bne.n	8001fb8 <_free_r+0x28>
 8001ffc:	681c      	ldr	r4, [r3, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	6053      	str	r3, [r2, #4]
 8002002:	4421      	add	r1, r4
 8002004:	6011      	str	r1, [r2, #0]
 8002006:	e7d7      	b.n	8001fb8 <_free_r+0x28>
 8002008:	d902      	bls.n	8002010 <_free_r+0x80>
 800200a:	230c      	movs	r3, #12
 800200c:	6003      	str	r3, [r0, #0]
 800200e:	e7d3      	b.n	8001fb8 <_free_r+0x28>
 8002010:	6825      	ldr	r5, [r4, #0]
 8002012:	1961      	adds	r1, r4, r5
 8002014:	428b      	cmp	r3, r1
 8002016:	bf04      	itt	eq
 8002018:	6819      	ldreq	r1, [r3, #0]
 800201a:	685b      	ldreq	r3, [r3, #4]
 800201c:	6063      	str	r3, [r4, #4]
 800201e:	bf04      	itt	eq
 8002020:	1949      	addeq	r1, r1, r5
 8002022:	6021      	streq	r1, [r4, #0]
 8002024:	6054      	str	r4, [r2, #4]
 8002026:	e7c7      	b.n	8001fb8 <_free_r+0x28>
 8002028:	b003      	add	sp, #12
 800202a:	bd30      	pop	{r4, r5, pc}
 800202c:	200001c0 	.word	0x200001c0

08002030 <_malloc_r>:
 8002030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002032:	1ccd      	adds	r5, r1, #3
 8002034:	f025 0503 	bic.w	r5, r5, #3
 8002038:	3508      	adds	r5, #8
 800203a:	2d0c      	cmp	r5, #12
 800203c:	bf38      	it	cc
 800203e:	250c      	movcc	r5, #12
 8002040:	2d00      	cmp	r5, #0
 8002042:	4606      	mov	r6, r0
 8002044:	db01      	blt.n	800204a <_malloc_r+0x1a>
 8002046:	42a9      	cmp	r1, r5
 8002048:	d903      	bls.n	8002052 <_malloc_r+0x22>
 800204a:	230c      	movs	r3, #12
 800204c:	6033      	str	r3, [r6, #0]
 800204e:	2000      	movs	r0, #0
 8002050:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002052:	f000 fc8d 	bl	8002970 <__malloc_lock>
 8002056:	4921      	ldr	r1, [pc, #132]	; (80020dc <_malloc_r+0xac>)
 8002058:	680a      	ldr	r2, [r1, #0]
 800205a:	4614      	mov	r4, r2
 800205c:	b99c      	cbnz	r4, 8002086 <_malloc_r+0x56>
 800205e:	4f20      	ldr	r7, [pc, #128]	; (80020e0 <_malloc_r+0xb0>)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	b923      	cbnz	r3, 800206e <_malloc_r+0x3e>
 8002064:	4621      	mov	r1, r4
 8002066:	4630      	mov	r0, r6
 8002068:	f000 fb2a 	bl	80026c0 <_sbrk_r>
 800206c:	6038      	str	r0, [r7, #0]
 800206e:	4629      	mov	r1, r5
 8002070:	4630      	mov	r0, r6
 8002072:	f000 fb25 	bl	80026c0 <_sbrk_r>
 8002076:	1c43      	adds	r3, r0, #1
 8002078:	d123      	bne.n	80020c2 <_malloc_r+0x92>
 800207a:	230c      	movs	r3, #12
 800207c:	6033      	str	r3, [r6, #0]
 800207e:	4630      	mov	r0, r6
 8002080:	f000 fc7c 	bl	800297c <__malloc_unlock>
 8002084:	e7e3      	b.n	800204e <_malloc_r+0x1e>
 8002086:	6823      	ldr	r3, [r4, #0]
 8002088:	1b5b      	subs	r3, r3, r5
 800208a:	d417      	bmi.n	80020bc <_malloc_r+0x8c>
 800208c:	2b0b      	cmp	r3, #11
 800208e:	d903      	bls.n	8002098 <_malloc_r+0x68>
 8002090:	6023      	str	r3, [r4, #0]
 8002092:	441c      	add	r4, r3
 8002094:	6025      	str	r5, [r4, #0]
 8002096:	e004      	b.n	80020a2 <_malloc_r+0x72>
 8002098:	6863      	ldr	r3, [r4, #4]
 800209a:	42a2      	cmp	r2, r4
 800209c:	bf0c      	ite	eq
 800209e:	600b      	streq	r3, [r1, #0]
 80020a0:	6053      	strne	r3, [r2, #4]
 80020a2:	4630      	mov	r0, r6
 80020a4:	f000 fc6a 	bl	800297c <__malloc_unlock>
 80020a8:	f104 000b 	add.w	r0, r4, #11
 80020ac:	1d23      	adds	r3, r4, #4
 80020ae:	f020 0007 	bic.w	r0, r0, #7
 80020b2:	1ac2      	subs	r2, r0, r3
 80020b4:	d0cc      	beq.n	8002050 <_malloc_r+0x20>
 80020b6:	1a1b      	subs	r3, r3, r0
 80020b8:	50a3      	str	r3, [r4, r2]
 80020ba:	e7c9      	b.n	8002050 <_malloc_r+0x20>
 80020bc:	4622      	mov	r2, r4
 80020be:	6864      	ldr	r4, [r4, #4]
 80020c0:	e7cc      	b.n	800205c <_malloc_r+0x2c>
 80020c2:	1cc4      	adds	r4, r0, #3
 80020c4:	f024 0403 	bic.w	r4, r4, #3
 80020c8:	42a0      	cmp	r0, r4
 80020ca:	d0e3      	beq.n	8002094 <_malloc_r+0x64>
 80020cc:	1a21      	subs	r1, r4, r0
 80020ce:	4630      	mov	r0, r6
 80020d0:	f000 faf6 	bl	80026c0 <_sbrk_r>
 80020d4:	3001      	adds	r0, #1
 80020d6:	d1dd      	bne.n	8002094 <_malloc_r+0x64>
 80020d8:	e7cf      	b.n	800207a <_malloc_r+0x4a>
 80020da:	bf00      	nop
 80020dc:	200001c0 	.word	0x200001c0
 80020e0:	200001c4 	.word	0x200001c4

080020e4 <__sfputc_r>:
 80020e4:	6893      	ldr	r3, [r2, #8]
 80020e6:	3b01      	subs	r3, #1
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	b410      	push	{r4}
 80020ec:	6093      	str	r3, [r2, #8]
 80020ee:	da08      	bge.n	8002102 <__sfputc_r+0x1e>
 80020f0:	6994      	ldr	r4, [r2, #24]
 80020f2:	42a3      	cmp	r3, r4
 80020f4:	db01      	blt.n	80020fa <__sfputc_r+0x16>
 80020f6:	290a      	cmp	r1, #10
 80020f8:	d103      	bne.n	8002102 <__sfputc_r+0x1e>
 80020fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80020fe:	f000 bb33 	b.w	8002768 <__swbuf_r>
 8002102:	6813      	ldr	r3, [r2, #0]
 8002104:	1c58      	adds	r0, r3, #1
 8002106:	6010      	str	r0, [r2, #0]
 8002108:	7019      	strb	r1, [r3, #0]
 800210a:	4608      	mov	r0, r1
 800210c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002110:	4770      	bx	lr

08002112 <__sfputs_r>:
 8002112:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002114:	4606      	mov	r6, r0
 8002116:	460f      	mov	r7, r1
 8002118:	4614      	mov	r4, r2
 800211a:	18d5      	adds	r5, r2, r3
 800211c:	42ac      	cmp	r4, r5
 800211e:	d101      	bne.n	8002124 <__sfputs_r+0x12>
 8002120:	2000      	movs	r0, #0
 8002122:	e007      	b.n	8002134 <__sfputs_r+0x22>
 8002124:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002128:	463a      	mov	r2, r7
 800212a:	4630      	mov	r0, r6
 800212c:	f7ff ffda 	bl	80020e4 <__sfputc_r>
 8002130:	1c43      	adds	r3, r0, #1
 8002132:	d1f3      	bne.n	800211c <__sfputs_r+0xa>
 8002134:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002138 <_vfiprintf_r>:
 8002138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800213c:	460d      	mov	r5, r1
 800213e:	b09d      	sub	sp, #116	; 0x74
 8002140:	4614      	mov	r4, r2
 8002142:	4698      	mov	r8, r3
 8002144:	4606      	mov	r6, r0
 8002146:	b118      	cbz	r0, 8002150 <_vfiprintf_r+0x18>
 8002148:	6983      	ldr	r3, [r0, #24]
 800214a:	b90b      	cbnz	r3, 8002150 <_vfiprintf_r+0x18>
 800214c:	f7ff fe14 	bl	8001d78 <__sinit>
 8002150:	4b89      	ldr	r3, [pc, #548]	; (8002378 <_vfiprintf_r+0x240>)
 8002152:	429d      	cmp	r5, r3
 8002154:	d11b      	bne.n	800218e <_vfiprintf_r+0x56>
 8002156:	6875      	ldr	r5, [r6, #4]
 8002158:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800215a:	07d9      	lsls	r1, r3, #31
 800215c:	d405      	bmi.n	800216a <_vfiprintf_r+0x32>
 800215e:	89ab      	ldrh	r3, [r5, #12]
 8002160:	059a      	lsls	r2, r3, #22
 8002162:	d402      	bmi.n	800216a <_vfiprintf_r+0x32>
 8002164:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002166:	f7ff fea5 	bl	8001eb4 <__retarget_lock_acquire_recursive>
 800216a:	89ab      	ldrh	r3, [r5, #12]
 800216c:	071b      	lsls	r3, r3, #28
 800216e:	d501      	bpl.n	8002174 <_vfiprintf_r+0x3c>
 8002170:	692b      	ldr	r3, [r5, #16]
 8002172:	b9eb      	cbnz	r3, 80021b0 <_vfiprintf_r+0x78>
 8002174:	4629      	mov	r1, r5
 8002176:	4630      	mov	r0, r6
 8002178:	f000 fb48 	bl	800280c <__swsetup_r>
 800217c:	b1c0      	cbz	r0, 80021b0 <_vfiprintf_r+0x78>
 800217e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002180:	07dc      	lsls	r4, r3, #31
 8002182:	d50e      	bpl.n	80021a2 <_vfiprintf_r+0x6a>
 8002184:	f04f 30ff 	mov.w	r0, #4294967295
 8002188:	b01d      	add	sp, #116	; 0x74
 800218a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800218e:	4b7b      	ldr	r3, [pc, #492]	; (800237c <_vfiprintf_r+0x244>)
 8002190:	429d      	cmp	r5, r3
 8002192:	d101      	bne.n	8002198 <_vfiprintf_r+0x60>
 8002194:	68b5      	ldr	r5, [r6, #8]
 8002196:	e7df      	b.n	8002158 <_vfiprintf_r+0x20>
 8002198:	4b79      	ldr	r3, [pc, #484]	; (8002380 <_vfiprintf_r+0x248>)
 800219a:	429d      	cmp	r5, r3
 800219c:	bf08      	it	eq
 800219e:	68f5      	ldreq	r5, [r6, #12]
 80021a0:	e7da      	b.n	8002158 <_vfiprintf_r+0x20>
 80021a2:	89ab      	ldrh	r3, [r5, #12]
 80021a4:	0598      	lsls	r0, r3, #22
 80021a6:	d4ed      	bmi.n	8002184 <_vfiprintf_r+0x4c>
 80021a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80021aa:	f7ff fe84 	bl	8001eb6 <__retarget_lock_release_recursive>
 80021ae:	e7e9      	b.n	8002184 <_vfiprintf_r+0x4c>
 80021b0:	2300      	movs	r3, #0
 80021b2:	9309      	str	r3, [sp, #36]	; 0x24
 80021b4:	2320      	movs	r3, #32
 80021b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80021ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80021be:	2330      	movs	r3, #48	; 0x30
 80021c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8002384 <_vfiprintf_r+0x24c>
 80021c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80021c8:	f04f 0901 	mov.w	r9, #1
 80021cc:	4623      	mov	r3, r4
 80021ce:	469a      	mov	sl, r3
 80021d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80021d4:	b10a      	cbz	r2, 80021da <_vfiprintf_r+0xa2>
 80021d6:	2a25      	cmp	r2, #37	; 0x25
 80021d8:	d1f9      	bne.n	80021ce <_vfiprintf_r+0x96>
 80021da:	ebba 0b04 	subs.w	fp, sl, r4
 80021de:	d00b      	beq.n	80021f8 <_vfiprintf_r+0xc0>
 80021e0:	465b      	mov	r3, fp
 80021e2:	4622      	mov	r2, r4
 80021e4:	4629      	mov	r1, r5
 80021e6:	4630      	mov	r0, r6
 80021e8:	f7ff ff93 	bl	8002112 <__sfputs_r>
 80021ec:	3001      	adds	r0, #1
 80021ee:	f000 80aa 	beq.w	8002346 <_vfiprintf_r+0x20e>
 80021f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80021f4:	445a      	add	r2, fp
 80021f6:	9209      	str	r2, [sp, #36]	; 0x24
 80021f8:	f89a 3000 	ldrb.w	r3, [sl]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	f000 80a2 	beq.w	8002346 <_vfiprintf_r+0x20e>
 8002202:	2300      	movs	r3, #0
 8002204:	f04f 32ff 	mov.w	r2, #4294967295
 8002208:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800220c:	f10a 0a01 	add.w	sl, sl, #1
 8002210:	9304      	str	r3, [sp, #16]
 8002212:	9307      	str	r3, [sp, #28]
 8002214:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002218:	931a      	str	r3, [sp, #104]	; 0x68
 800221a:	4654      	mov	r4, sl
 800221c:	2205      	movs	r2, #5
 800221e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002222:	4858      	ldr	r0, [pc, #352]	; (8002384 <_vfiprintf_r+0x24c>)
 8002224:	f7fd ffdc 	bl	80001e0 <memchr>
 8002228:	9a04      	ldr	r2, [sp, #16]
 800222a:	b9d8      	cbnz	r0, 8002264 <_vfiprintf_r+0x12c>
 800222c:	06d1      	lsls	r1, r2, #27
 800222e:	bf44      	itt	mi
 8002230:	2320      	movmi	r3, #32
 8002232:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002236:	0713      	lsls	r3, r2, #28
 8002238:	bf44      	itt	mi
 800223a:	232b      	movmi	r3, #43	; 0x2b
 800223c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002240:	f89a 3000 	ldrb.w	r3, [sl]
 8002244:	2b2a      	cmp	r3, #42	; 0x2a
 8002246:	d015      	beq.n	8002274 <_vfiprintf_r+0x13c>
 8002248:	9a07      	ldr	r2, [sp, #28]
 800224a:	4654      	mov	r4, sl
 800224c:	2000      	movs	r0, #0
 800224e:	f04f 0c0a 	mov.w	ip, #10
 8002252:	4621      	mov	r1, r4
 8002254:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002258:	3b30      	subs	r3, #48	; 0x30
 800225a:	2b09      	cmp	r3, #9
 800225c:	d94e      	bls.n	80022fc <_vfiprintf_r+0x1c4>
 800225e:	b1b0      	cbz	r0, 800228e <_vfiprintf_r+0x156>
 8002260:	9207      	str	r2, [sp, #28]
 8002262:	e014      	b.n	800228e <_vfiprintf_r+0x156>
 8002264:	eba0 0308 	sub.w	r3, r0, r8
 8002268:	fa09 f303 	lsl.w	r3, r9, r3
 800226c:	4313      	orrs	r3, r2
 800226e:	9304      	str	r3, [sp, #16]
 8002270:	46a2      	mov	sl, r4
 8002272:	e7d2      	b.n	800221a <_vfiprintf_r+0xe2>
 8002274:	9b03      	ldr	r3, [sp, #12]
 8002276:	1d19      	adds	r1, r3, #4
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	9103      	str	r1, [sp, #12]
 800227c:	2b00      	cmp	r3, #0
 800227e:	bfbb      	ittet	lt
 8002280:	425b      	neglt	r3, r3
 8002282:	f042 0202 	orrlt.w	r2, r2, #2
 8002286:	9307      	strge	r3, [sp, #28]
 8002288:	9307      	strlt	r3, [sp, #28]
 800228a:	bfb8      	it	lt
 800228c:	9204      	strlt	r2, [sp, #16]
 800228e:	7823      	ldrb	r3, [r4, #0]
 8002290:	2b2e      	cmp	r3, #46	; 0x2e
 8002292:	d10c      	bne.n	80022ae <_vfiprintf_r+0x176>
 8002294:	7863      	ldrb	r3, [r4, #1]
 8002296:	2b2a      	cmp	r3, #42	; 0x2a
 8002298:	d135      	bne.n	8002306 <_vfiprintf_r+0x1ce>
 800229a:	9b03      	ldr	r3, [sp, #12]
 800229c:	1d1a      	adds	r2, r3, #4
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	9203      	str	r2, [sp, #12]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bfb8      	it	lt
 80022a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80022aa:	3402      	adds	r4, #2
 80022ac:	9305      	str	r3, [sp, #20]
 80022ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8002394 <_vfiprintf_r+0x25c>
 80022b2:	7821      	ldrb	r1, [r4, #0]
 80022b4:	2203      	movs	r2, #3
 80022b6:	4650      	mov	r0, sl
 80022b8:	f7fd ff92 	bl	80001e0 <memchr>
 80022bc:	b140      	cbz	r0, 80022d0 <_vfiprintf_r+0x198>
 80022be:	2340      	movs	r3, #64	; 0x40
 80022c0:	eba0 000a 	sub.w	r0, r0, sl
 80022c4:	fa03 f000 	lsl.w	r0, r3, r0
 80022c8:	9b04      	ldr	r3, [sp, #16]
 80022ca:	4303      	orrs	r3, r0
 80022cc:	3401      	adds	r4, #1
 80022ce:	9304      	str	r3, [sp, #16]
 80022d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80022d4:	482c      	ldr	r0, [pc, #176]	; (8002388 <_vfiprintf_r+0x250>)
 80022d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80022da:	2206      	movs	r2, #6
 80022dc:	f7fd ff80 	bl	80001e0 <memchr>
 80022e0:	2800      	cmp	r0, #0
 80022e2:	d03f      	beq.n	8002364 <_vfiprintf_r+0x22c>
 80022e4:	4b29      	ldr	r3, [pc, #164]	; (800238c <_vfiprintf_r+0x254>)
 80022e6:	bb1b      	cbnz	r3, 8002330 <_vfiprintf_r+0x1f8>
 80022e8:	9b03      	ldr	r3, [sp, #12]
 80022ea:	3307      	adds	r3, #7
 80022ec:	f023 0307 	bic.w	r3, r3, #7
 80022f0:	3308      	adds	r3, #8
 80022f2:	9303      	str	r3, [sp, #12]
 80022f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022f6:	443b      	add	r3, r7
 80022f8:	9309      	str	r3, [sp, #36]	; 0x24
 80022fa:	e767      	b.n	80021cc <_vfiprintf_r+0x94>
 80022fc:	fb0c 3202 	mla	r2, ip, r2, r3
 8002300:	460c      	mov	r4, r1
 8002302:	2001      	movs	r0, #1
 8002304:	e7a5      	b.n	8002252 <_vfiprintf_r+0x11a>
 8002306:	2300      	movs	r3, #0
 8002308:	3401      	adds	r4, #1
 800230a:	9305      	str	r3, [sp, #20]
 800230c:	4619      	mov	r1, r3
 800230e:	f04f 0c0a 	mov.w	ip, #10
 8002312:	4620      	mov	r0, r4
 8002314:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002318:	3a30      	subs	r2, #48	; 0x30
 800231a:	2a09      	cmp	r2, #9
 800231c:	d903      	bls.n	8002326 <_vfiprintf_r+0x1ee>
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0c5      	beq.n	80022ae <_vfiprintf_r+0x176>
 8002322:	9105      	str	r1, [sp, #20]
 8002324:	e7c3      	b.n	80022ae <_vfiprintf_r+0x176>
 8002326:	fb0c 2101 	mla	r1, ip, r1, r2
 800232a:	4604      	mov	r4, r0
 800232c:	2301      	movs	r3, #1
 800232e:	e7f0      	b.n	8002312 <_vfiprintf_r+0x1da>
 8002330:	ab03      	add	r3, sp, #12
 8002332:	9300      	str	r3, [sp, #0]
 8002334:	462a      	mov	r2, r5
 8002336:	4b16      	ldr	r3, [pc, #88]	; (8002390 <_vfiprintf_r+0x258>)
 8002338:	a904      	add	r1, sp, #16
 800233a:	4630      	mov	r0, r6
 800233c:	f3af 8000 	nop.w
 8002340:	4607      	mov	r7, r0
 8002342:	1c78      	adds	r0, r7, #1
 8002344:	d1d6      	bne.n	80022f4 <_vfiprintf_r+0x1bc>
 8002346:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002348:	07d9      	lsls	r1, r3, #31
 800234a:	d405      	bmi.n	8002358 <_vfiprintf_r+0x220>
 800234c:	89ab      	ldrh	r3, [r5, #12]
 800234e:	059a      	lsls	r2, r3, #22
 8002350:	d402      	bmi.n	8002358 <_vfiprintf_r+0x220>
 8002352:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002354:	f7ff fdaf 	bl	8001eb6 <__retarget_lock_release_recursive>
 8002358:	89ab      	ldrh	r3, [r5, #12]
 800235a:	065b      	lsls	r3, r3, #25
 800235c:	f53f af12 	bmi.w	8002184 <_vfiprintf_r+0x4c>
 8002360:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002362:	e711      	b.n	8002188 <_vfiprintf_r+0x50>
 8002364:	ab03      	add	r3, sp, #12
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	462a      	mov	r2, r5
 800236a:	4b09      	ldr	r3, [pc, #36]	; (8002390 <_vfiprintf_r+0x258>)
 800236c:	a904      	add	r1, sp, #16
 800236e:	4630      	mov	r0, r6
 8002370:	f000 f880 	bl	8002474 <_printf_i>
 8002374:	e7e4      	b.n	8002340 <_vfiprintf_r+0x208>
 8002376:	bf00      	nop
 8002378:	08002c28 	.word	0x08002c28
 800237c:	08002c48 	.word	0x08002c48
 8002380:	08002c08 	.word	0x08002c08
 8002384:	08002c68 	.word	0x08002c68
 8002388:	08002c72 	.word	0x08002c72
 800238c:	00000000 	.word	0x00000000
 8002390:	08002113 	.word	0x08002113
 8002394:	08002c6e 	.word	0x08002c6e

08002398 <_printf_common>:
 8002398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800239c:	4616      	mov	r6, r2
 800239e:	4699      	mov	r9, r3
 80023a0:	688a      	ldr	r2, [r1, #8]
 80023a2:	690b      	ldr	r3, [r1, #16]
 80023a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80023a8:	4293      	cmp	r3, r2
 80023aa:	bfb8      	it	lt
 80023ac:	4613      	movlt	r3, r2
 80023ae:	6033      	str	r3, [r6, #0]
 80023b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80023b4:	4607      	mov	r7, r0
 80023b6:	460c      	mov	r4, r1
 80023b8:	b10a      	cbz	r2, 80023be <_printf_common+0x26>
 80023ba:	3301      	adds	r3, #1
 80023bc:	6033      	str	r3, [r6, #0]
 80023be:	6823      	ldr	r3, [r4, #0]
 80023c0:	0699      	lsls	r1, r3, #26
 80023c2:	bf42      	ittt	mi
 80023c4:	6833      	ldrmi	r3, [r6, #0]
 80023c6:	3302      	addmi	r3, #2
 80023c8:	6033      	strmi	r3, [r6, #0]
 80023ca:	6825      	ldr	r5, [r4, #0]
 80023cc:	f015 0506 	ands.w	r5, r5, #6
 80023d0:	d106      	bne.n	80023e0 <_printf_common+0x48>
 80023d2:	f104 0a19 	add.w	sl, r4, #25
 80023d6:	68e3      	ldr	r3, [r4, #12]
 80023d8:	6832      	ldr	r2, [r6, #0]
 80023da:	1a9b      	subs	r3, r3, r2
 80023dc:	42ab      	cmp	r3, r5
 80023de:	dc26      	bgt.n	800242e <_printf_common+0x96>
 80023e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80023e4:	1e13      	subs	r3, r2, #0
 80023e6:	6822      	ldr	r2, [r4, #0]
 80023e8:	bf18      	it	ne
 80023ea:	2301      	movne	r3, #1
 80023ec:	0692      	lsls	r2, r2, #26
 80023ee:	d42b      	bmi.n	8002448 <_printf_common+0xb0>
 80023f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80023f4:	4649      	mov	r1, r9
 80023f6:	4638      	mov	r0, r7
 80023f8:	47c0      	blx	r8
 80023fa:	3001      	adds	r0, #1
 80023fc:	d01e      	beq.n	800243c <_printf_common+0xa4>
 80023fe:	6823      	ldr	r3, [r4, #0]
 8002400:	68e5      	ldr	r5, [r4, #12]
 8002402:	6832      	ldr	r2, [r6, #0]
 8002404:	f003 0306 	and.w	r3, r3, #6
 8002408:	2b04      	cmp	r3, #4
 800240a:	bf08      	it	eq
 800240c:	1aad      	subeq	r5, r5, r2
 800240e:	68a3      	ldr	r3, [r4, #8]
 8002410:	6922      	ldr	r2, [r4, #16]
 8002412:	bf0c      	ite	eq
 8002414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002418:	2500      	movne	r5, #0
 800241a:	4293      	cmp	r3, r2
 800241c:	bfc4      	itt	gt
 800241e:	1a9b      	subgt	r3, r3, r2
 8002420:	18ed      	addgt	r5, r5, r3
 8002422:	2600      	movs	r6, #0
 8002424:	341a      	adds	r4, #26
 8002426:	42b5      	cmp	r5, r6
 8002428:	d11a      	bne.n	8002460 <_printf_common+0xc8>
 800242a:	2000      	movs	r0, #0
 800242c:	e008      	b.n	8002440 <_printf_common+0xa8>
 800242e:	2301      	movs	r3, #1
 8002430:	4652      	mov	r2, sl
 8002432:	4649      	mov	r1, r9
 8002434:	4638      	mov	r0, r7
 8002436:	47c0      	blx	r8
 8002438:	3001      	adds	r0, #1
 800243a:	d103      	bne.n	8002444 <_printf_common+0xac>
 800243c:	f04f 30ff 	mov.w	r0, #4294967295
 8002440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002444:	3501      	adds	r5, #1
 8002446:	e7c6      	b.n	80023d6 <_printf_common+0x3e>
 8002448:	18e1      	adds	r1, r4, r3
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	2030      	movs	r0, #48	; 0x30
 800244e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002452:	4422      	add	r2, r4
 8002454:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002458:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800245c:	3302      	adds	r3, #2
 800245e:	e7c7      	b.n	80023f0 <_printf_common+0x58>
 8002460:	2301      	movs	r3, #1
 8002462:	4622      	mov	r2, r4
 8002464:	4649      	mov	r1, r9
 8002466:	4638      	mov	r0, r7
 8002468:	47c0      	blx	r8
 800246a:	3001      	adds	r0, #1
 800246c:	d0e6      	beq.n	800243c <_printf_common+0xa4>
 800246e:	3601      	adds	r6, #1
 8002470:	e7d9      	b.n	8002426 <_printf_common+0x8e>
	...

08002474 <_printf_i>:
 8002474:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002478:	460c      	mov	r4, r1
 800247a:	4691      	mov	r9, r2
 800247c:	7e27      	ldrb	r7, [r4, #24]
 800247e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002480:	2f78      	cmp	r7, #120	; 0x78
 8002482:	4680      	mov	r8, r0
 8002484:	469a      	mov	sl, r3
 8002486:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800248a:	d807      	bhi.n	800249c <_printf_i+0x28>
 800248c:	2f62      	cmp	r7, #98	; 0x62
 800248e:	d80a      	bhi.n	80024a6 <_printf_i+0x32>
 8002490:	2f00      	cmp	r7, #0
 8002492:	f000 80d8 	beq.w	8002646 <_printf_i+0x1d2>
 8002496:	2f58      	cmp	r7, #88	; 0x58
 8002498:	f000 80a3 	beq.w	80025e2 <_printf_i+0x16e>
 800249c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80024a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80024a4:	e03a      	b.n	800251c <_printf_i+0xa8>
 80024a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80024aa:	2b15      	cmp	r3, #21
 80024ac:	d8f6      	bhi.n	800249c <_printf_i+0x28>
 80024ae:	a001      	add	r0, pc, #4	; (adr r0, 80024b4 <_printf_i+0x40>)
 80024b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80024b4:	0800250d 	.word	0x0800250d
 80024b8:	08002521 	.word	0x08002521
 80024bc:	0800249d 	.word	0x0800249d
 80024c0:	0800249d 	.word	0x0800249d
 80024c4:	0800249d 	.word	0x0800249d
 80024c8:	0800249d 	.word	0x0800249d
 80024cc:	08002521 	.word	0x08002521
 80024d0:	0800249d 	.word	0x0800249d
 80024d4:	0800249d 	.word	0x0800249d
 80024d8:	0800249d 	.word	0x0800249d
 80024dc:	0800249d 	.word	0x0800249d
 80024e0:	0800262d 	.word	0x0800262d
 80024e4:	08002551 	.word	0x08002551
 80024e8:	0800260f 	.word	0x0800260f
 80024ec:	0800249d 	.word	0x0800249d
 80024f0:	0800249d 	.word	0x0800249d
 80024f4:	0800264f 	.word	0x0800264f
 80024f8:	0800249d 	.word	0x0800249d
 80024fc:	08002551 	.word	0x08002551
 8002500:	0800249d 	.word	0x0800249d
 8002504:	0800249d 	.word	0x0800249d
 8002508:	08002617 	.word	0x08002617
 800250c:	680b      	ldr	r3, [r1, #0]
 800250e:	1d1a      	adds	r2, r3, #4
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	600a      	str	r2, [r1, #0]
 8002514:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8002518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800251c:	2301      	movs	r3, #1
 800251e:	e0a3      	b.n	8002668 <_printf_i+0x1f4>
 8002520:	6825      	ldr	r5, [r4, #0]
 8002522:	6808      	ldr	r0, [r1, #0]
 8002524:	062e      	lsls	r6, r5, #24
 8002526:	f100 0304 	add.w	r3, r0, #4
 800252a:	d50a      	bpl.n	8002542 <_printf_i+0xce>
 800252c:	6805      	ldr	r5, [r0, #0]
 800252e:	600b      	str	r3, [r1, #0]
 8002530:	2d00      	cmp	r5, #0
 8002532:	da03      	bge.n	800253c <_printf_i+0xc8>
 8002534:	232d      	movs	r3, #45	; 0x2d
 8002536:	426d      	negs	r5, r5
 8002538:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800253c:	485e      	ldr	r0, [pc, #376]	; (80026b8 <_printf_i+0x244>)
 800253e:	230a      	movs	r3, #10
 8002540:	e019      	b.n	8002576 <_printf_i+0x102>
 8002542:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002546:	6805      	ldr	r5, [r0, #0]
 8002548:	600b      	str	r3, [r1, #0]
 800254a:	bf18      	it	ne
 800254c:	b22d      	sxthne	r5, r5
 800254e:	e7ef      	b.n	8002530 <_printf_i+0xbc>
 8002550:	680b      	ldr	r3, [r1, #0]
 8002552:	6825      	ldr	r5, [r4, #0]
 8002554:	1d18      	adds	r0, r3, #4
 8002556:	6008      	str	r0, [r1, #0]
 8002558:	0628      	lsls	r0, r5, #24
 800255a:	d501      	bpl.n	8002560 <_printf_i+0xec>
 800255c:	681d      	ldr	r5, [r3, #0]
 800255e:	e002      	b.n	8002566 <_printf_i+0xf2>
 8002560:	0669      	lsls	r1, r5, #25
 8002562:	d5fb      	bpl.n	800255c <_printf_i+0xe8>
 8002564:	881d      	ldrh	r5, [r3, #0]
 8002566:	4854      	ldr	r0, [pc, #336]	; (80026b8 <_printf_i+0x244>)
 8002568:	2f6f      	cmp	r7, #111	; 0x6f
 800256a:	bf0c      	ite	eq
 800256c:	2308      	moveq	r3, #8
 800256e:	230a      	movne	r3, #10
 8002570:	2100      	movs	r1, #0
 8002572:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002576:	6866      	ldr	r6, [r4, #4]
 8002578:	60a6      	str	r6, [r4, #8]
 800257a:	2e00      	cmp	r6, #0
 800257c:	bfa2      	ittt	ge
 800257e:	6821      	ldrge	r1, [r4, #0]
 8002580:	f021 0104 	bicge.w	r1, r1, #4
 8002584:	6021      	strge	r1, [r4, #0]
 8002586:	b90d      	cbnz	r5, 800258c <_printf_i+0x118>
 8002588:	2e00      	cmp	r6, #0
 800258a:	d04d      	beq.n	8002628 <_printf_i+0x1b4>
 800258c:	4616      	mov	r6, r2
 800258e:	fbb5 f1f3 	udiv	r1, r5, r3
 8002592:	fb03 5711 	mls	r7, r3, r1, r5
 8002596:	5dc7      	ldrb	r7, [r0, r7]
 8002598:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800259c:	462f      	mov	r7, r5
 800259e:	42bb      	cmp	r3, r7
 80025a0:	460d      	mov	r5, r1
 80025a2:	d9f4      	bls.n	800258e <_printf_i+0x11a>
 80025a4:	2b08      	cmp	r3, #8
 80025a6:	d10b      	bne.n	80025c0 <_printf_i+0x14c>
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	07df      	lsls	r7, r3, #31
 80025ac:	d508      	bpl.n	80025c0 <_printf_i+0x14c>
 80025ae:	6923      	ldr	r3, [r4, #16]
 80025b0:	6861      	ldr	r1, [r4, #4]
 80025b2:	4299      	cmp	r1, r3
 80025b4:	bfde      	ittt	le
 80025b6:	2330      	movle	r3, #48	; 0x30
 80025b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80025bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80025c0:	1b92      	subs	r2, r2, r6
 80025c2:	6122      	str	r2, [r4, #16]
 80025c4:	f8cd a000 	str.w	sl, [sp]
 80025c8:	464b      	mov	r3, r9
 80025ca:	aa03      	add	r2, sp, #12
 80025cc:	4621      	mov	r1, r4
 80025ce:	4640      	mov	r0, r8
 80025d0:	f7ff fee2 	bl	8002398 <_printf_common>
 80025d4:	3001      	adds	r0, #1
 80025d6:	d14c      	bne.n	8002672 <_printf_i+0x1fe>
 80025d8:	f04f 30ff 	mov.w	r0, #4294967295
 80025dc:	b004      	add	sp, #16
 80025de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025e2:	4835      	ldr	r0, [pc, #212]	; (80026b8 <_printf_i+0x244>)
 80025e4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80025e8:	6823      	ldr	r3, [r4, #0]
 80025ea:	680e      	ldr	r6, [r1, #0]
 80025ec:	061f      	lsls	r7, r3, #24
 80025ee:	f856 5b04 	ldr.w	r5, [r6], #4
 80025f2:	600e      	str	r6, [r1, #0]
 80025f4:	d514      	bpl.n	8002620 <_printf_i+0x1ac>
 80025f6:	07d9      	lsls	r1, r3, #31
 80025f8:	bf44      	itt	mi
 80025fa:	f043 0320 	orrmi.w	r3, r3, #32
 80025fe:	6023      	strmi	r3, [r4, #0]
 8002600:	b91d      	cbnz	r5, 800260a <_printf_i+0x196>
 8002602:	6823      	ldr	r3, [r4, #0]
 8002604:	f023 0320 	bic.w	r3, r3, #32
 8002608:	6023      	str	r3, [r4, #0]
 800260a:	2310      	movs	r3, #16
 800260c:	e7b0      	b.n	8002570 <_printf_i+0xfc>
 800260e:	6823      	ldr	r3, [r4, #0]
 8002610:	f043 0320 	orr.w	r3, r3, #32
 8002614:	6023      	str	r3, [r4, #0]
 8002616:	2378      	movs	r3, #120	; 0x78
 8002618:	4828      	ldr	r0, [pc, #160]	; (80026bc <_printf_i+0x248>)
 800261a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800261e:	e7e3      	b.n	80025e8 <_printf_i+0x174>
 8002620:	065e      	lsls	r6, r3, #25
 8002622:	bf48      	it	mi
 8002624:	b2ad      	uxthmi	r5, r5
 8002626:	e7e6      	b.n	80025f6 <_printf_i+0x182>
 8002628:	4616      	mov	r6, r2
 800262a:	e7bb      	b.n	80025a4 <_printf_i+0x130>
 800262c:	680b      	ldr	r3, [r1, #0]
 800262e:	6826      	ldr	r6, [r4, #0]
 8002630:	6960      	ldr	r0, [r4, #20]
 8002632:	1d1d      	adds	r5, r3, #4
 8002634:	600d      	str	r5, [r1, #0]
 8002636:	0635      	lsls	r5, r6, #24
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	d501      	bpl.n	8002640 <_printf_i+0x1cc>
 800263c:	6018      	str	r0, [r3, #0]
 800263e:	e002      	b.n	8002646 <_printf_i+0x1d2>
 8002640:	0671      	lsls	r1, r6, #25
 8002642:	d5fb      	bpl.n	800263c <_printf_i+0x1c8>
 8002644:	8018      	strh	r0, [r3, #0]
 8002646:	2300      	movs	r3, #0
 8002648:	6123      	str	r3, [r4, #16]
 800264a:	4616      	mov	r6, r2
 800264c:	e7ba      	b.n	80025c4 <_printf_i+0x150>
 800264e:	680b      	ldr	r3, [r1, #0]
 8002650:	1d1a      	adds	r2, r3, #4
 8002652:	600a      	str	r2, [r1, #0]
 8002654:	681e      	ldr	r6, [r3, #0]
 8002656:	6862      	ldr	r2, [r4, #4]
 8002658:	2100      	movs	r1, #0
 800265a:	4630      	mov	r0, r6
 800265c:	f7fd fdc0 	bl	80001e0 <memchr>
 8002660:	b108      	cbz	r0, 8002666 <_printf_i+0x1f2>
 8002662:	1b80      	subs	r0, r0, r6
 8002664:	6060      	str	r0, [r4, #4]
 8002666:	6863      	ldr	r3, [r4, #4]
 8002668:	6123      	str	r3, [r4, #16]
 800266a:	2300      	movs	r3, #0
 800266c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002670:	e7a8      	b.n	80025c4 <_printf_i+0x150>
 8002672:	6923      	ldr	r3, [r4, #16]
 8002674:	4632      	mov	r2, r6
 8002676:	4649      	mov	r1, r9
 8002678:	4640      	mov	r0, r8
 800267a:	47d0      	blx	sl
 800267c:	3001      	adds	r0, #1
 800267e:	d0ab      	beq.n	80025d8 <_printf_i+0x164>
 8002680:	6823      	ldr	r3, [r4, #0]
 8002682:	079b      	lsls	r3, r3, #30
 8002684:	d413      	bmi.n	80026ae <_printf_i+0x23a>
 8002686:	68e0      	ldr	r0, [r4, #12]
 8002688:	9b03      	ldr	r3, [sp, #12]
 800268a:	4298      	cmp	r0, r3
 800268c:	bfb8      	it	lt
 800268e:	4618      	movlt	r0, r3
 8002690:	e7a4      	b.n	80025dc <_printf_i+0x168>
 8002692:	2301      	movs	r3, #1
 8002694:	4632      	mov	r2, r6
 8002696:	4649      	mov	r1, r9
 8002698:	4640      	mov	r0, r8
 800269a:	47d0      	blx	sl
 800269c:	3001      	adds	r0, #1
 800269e:	d09b      	beq.n	80025d8 <_printf_i+0x164>
 80026a0:	3501      	adds	r5, #1
 80026a2:	68e3      	ldr	r3, [r4, #12]
 80026a4:	9903      	ldr	r1, [sp, #12]
 80026a6:	1a5b      	subs	r3, r3, r1
 80026a8:	42ab      	cmp	r3, r5
 80026aa:	dcf2      	bgt.n	8002692 <_printf_i+0x21e>
 80026ac:	e7eb      	b.n	8002686 <_printf_i+0x212>
 80026ae:	2500      	movs	r5, #0
 80026b0:	f104 0619 	add.w	r6, r4, #25
 80026b4:	e7f5      	b.n	80026a2 <_printf_i+0x22e>
 80026b6:	bf00      	nop
 80026b8:	08002c79 	.word	0x08002c79
 80026bc:	08002c8a 	.word	0x08002c8a

080026c0 <_sbrk_r>:
 80026c0:	b538      	push	{r3, r4, r5, lr}
 80026c2:	4d06      	ldr	r5, [pc, #24]	; (80026dc <_sbrk_r+0x1c>)
 80026c4:	2300      	movs	r3, #0
 80026c6:	4604      	mov	r4, r0
 80026c8:	4608      	mov	r0, r1
 80026ca:	602b      	str	r3, [r5, #0]
 80026cc:	f7fe ffb6 	bl	800163c <_sbrk>
 80026d0:	1c43      	adds	r3, r0, #1
 80026d2:	d102      	bne.n	80026da <_sbrk_r+0x1a>
 80026d4:	682b      	ldr	r3, [r5, #0]
 80026d6:	b103      	cbz	r3, 80026da <_sbrk_r+0x1a>
 80026d8:	6023      	str	r3, [r4, #0]
 80026da:	bd38      	pop	{r3, r4, r5, pc}
 80026dc:	200003e0 	.word	0x200003e0

080026e0 <__sread>:
 80026e0:	b510      	push	{r4, lr}
 80026e2:	460c      	mov	r4, r1
 80026e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026e8:	f000 f94e 	bl	8002988 <_read_r>
 80026ec:	2800      	cmp	r0, #0
 80026ee:	bfab      	itete	ge
 80026f0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80026f2:	89a3      	ldrhlt	r3, [r4, #12]
 80026f4:	181b      	addge	r3, r3, r0
 80026f6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80026fa:	bfac      	ite	ge
 80026fc:	6563      	strge	r3, [r4, #84]	; 0x54
 80026fe:	81a3      	strhlt	r3, [r4, #12]
 8002700:	bd10      	pop	{r4, pc}

08002702 <__swrite>:
 8002702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002706:	461f      	mov	r7, r3
 8002708:	898b      	ldrh	r3, [r1, #12]
 800270a:	05db      	lsls	r3, r3, #23
 800270c:	4605      	mov	r5, r0
 800270e:	460c      	mov	r4, r1
 8002710:	4616      	mov	r6, r2
 8002712:	d505      	bpl.n	8002720 <__swrite+0x1e>
 8002714:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002718:	2302      	movs	r3, #2
 800271a:	2200      	movs	r2, #0
 800271c:	f000 f916 	bl	800294c <_lseek_r>
 8002720:	89a3      	ldrh	r3, [r4, #12]
 8002722:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002726:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800272a:	81a3      	strh	r3, [r4, #12]
 800272c:	4632      	mov	r2, r6
 800272e:	463b      	mov	r3, r7
 8002730:	4628      	mov	r0, r5
 8002732:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002736:	f7fe b8db 	b.w	80008f0 <_write_r>

0800273a <__sseek>:
 800273a:	b510      	push	{r4, lr}
 800273c:	460c      	mov	r4, r1
 800273e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002742:	f000 f903 	bl	800294c <_lseek_r>
 8002746:	1c43      	adds	r3, r0, #1
 8002748:	89a3      	ldrh	r3, [r4, #12]
 800274a:	bf15      	itete	ne
 800274c:	6560      	strne	r0, [r4, #84]	; 0x54
 800274e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002756:	81a3      	strheq	r3, [r4, #12]
 8002758:	bf18      	it	ne
 800275a:	81a3      	strhne	r3, [r4, #12]
 800275c:	bd10      	pop	{r4, pc}

0800275e <__sclose>:
 800275e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002762:	f000 b8c1 	b.w	80028e8 <_close_r>
	...

08002768 <__swbuf_r>:
 8002768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800276a:	460e      	mov	r6, r1
 800276c:	4614      	mov	r4, r2
 800276e:	4605      	mov	r5, r0
 8002770:	b118      	cbz	r0, 800277a <__swbuf_r+0x12>
 8002772:	6983      	ldr	r3, [r0, #24]
 8002774:	b90b      	cbnz	r3, 800277a <__swbuf_r+0x12>
 8002776:	f7ff faff 	bl	8001d78 <__sinit>
 800277a:	4b21      	ldr	r3, [pc, #132]	; (8002800 <__swbuf_r+0x98>)
 800277c:	429c      	cmp	r4, r3
 800277e:	d12b      	bne.n	80027d8 <__swbuf_r+0x70>
 8002780:	686c      	ldr	r4, [r5, #4]
 8002782:	69a3      	ldr	r3, [r4, #24]
 8002784:	60a3      	str	r3, [r4, #8]
 8002786:	89a3      	ldrh	r3, [r4, #12]
 8002788:	071a      	lsls	r2, r3, #28
 800278a:	d52f      	bpl.n	80027ec <__swbuf_r+0x84>
 800278c:	6923      	ldr	r3, [r4, #16]
 800278e:	b36b      	cbz	r3, 80027ec <__swbuf_r+0x84>
 8002790:	6923      	ldr	r3, [r4, #16]
 8002792:	6820      	ldr	r0, [r4, #0]
 8002794:	1ac0      	subs	r0, r0, r3
 8002796:	6963      	ldr	r3, [r4, #20]
 8002798:	b2f6      	uxtb	r6, r6
 800279a:	4283      	cmp	r3, r0
 800279c:	4637      	mov	r7, r6
 800279e:	dc04      	bgt.n	80027aa <__swbuf_r+0x42>
 80027a0:	4621      	mov	r1, r4
 80027a2:	4628      	mov	r0, r5
 80027a4:	f7ff fa54 	bl	8001c50 <_fflush_r>
 80027a8:	bb30      	cbnz	r0, 80027f8 <__swbuf_r+0x90>
 80027aa:	68a3      	ldr	r3, [r4, #8]
 80027ac:	3b01      	subs	r3, #1
 80027ae:	60a3      	str	r3, [r4, #8]
 80027b0:	6823      	ldr	r3, [r4, #0]
 80027b2:	1c5a      	adds	r2, r3, #1
 80027b4:	6022      	str	r2, [r4, #0]
 80027b6:	701e      	strb	r6, [r3, #0]
 80027b8:	6963      	ldr	r3, [r4, #20]
 80027ba:	3001      	adds	r0, #1
 80027bc:	4283      	cmp	r3, r0
 80027be:	d004      	beq.n	80027ca <__swbuf_r+0x62>
 80027c0:	89a3      	ldrh	r3, [r4, #12]
 80027c2:	07db      	lsls	r3, r3, #31
 80027c4:	d506      	bpl.n	80027d4 <__swbuf_r+0x6c>
 80027c6:	2e0a      	cmp	r6, #10
 80027c8:	d104      	bne.n	80027d4 <__swbuf_r+0x6c>
 80027ca:	4621      	mov	r1, r4
 80027cc:	4628      	mov	r0, r5
 80027ce:	f7ff fa3f 	bl	8001c50 <_fflush_r>
 80027d2:	b988      	cbnz	r0, 80027f8 <__swbuf_r+0x90>
 80027d4:	4638      	mov	r0, r7
 80027d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80027d8:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <__swbuf_r+0x9c>)
 80027da:	429c      	cmp	r4, r3
 80027dc:	d101      	bne.n	80027e2 <__swbuf_r+0x7a>
 80027de:	68ac      	ldr	r4, [r5, #8]
 80027e0:	e7cf      	b.n	8002782 <__swbuf_r+0x1a>
 80027e2:	4b09      	ldr	r3, [pc, #36]	; (8002808 <__swbuf_r+0xa0>)
 80027e4:	429c      	cmp	r4, r3
 80027e6:	bf08      	it	eq
 80027e8:	68ec      	ldreq	r4, [r5, #12]
 80027ea:	e7ca      	b.n	8002782 <__swbuf_r+0x1a>
 80027ec:	4621      	mov	r1, r4
 80027ee:	4628      	mov	r0, r5
 80027f0:	f000 f80c 	bl	800280c <__swsetup_r>
 80027f4:	2800      	cmp	r0, #0
 80027f6:	d0cb      	beq.n	8002790 <__swbuf_r+0x28>
 80027f8:	f04f 37ff 	mov.w	r7, #4294967295
 80027fc:	e7ea      	b.n	80027d4 <__swbuf_r+0x6c>
 80027fe:	bf00      	nop
 8002800:	08002c28 	.word	0x08002c28
 8002804:	08002c48 	.word	0x08002c48
 8002808:	08002c08 	.word	0x08002c08

0800280c <__swsetup_r>:
 800280c:	4b32      	ldr	r3, [pc, #200]	; (80028d8 <__swsetup_r+0xcc>)
 800280e:	b570      	push	{r4, r5, r6, lr}
 8002810:	681d      	ldr	r5, [r3, #0]
 8002812:	4606      	mov	r6, r0
 8002814:	460c      	mov	r4, r1
 8002816:	b125      	cbz	r5, 8002822 <__swsetup_r+0x16>
 8002818:	69ab      	ldr	r3, [r5, #24]
 800281a:	b913      	cbnz	r3, 8002822 <__swsetup_r+0x16>
 800281c:	4628      	mov	r0, r5
 800281e:	f7ff faab 	bl	8001d78 <__sinit>
 8002822:	4b2e      	ldr	r3, [pc, #184]	; (80028dc <__swsetup_r+0xd0>)
 8002824:	429c      	cmp	r4, r3
 8002826:	d10f      	bne.n	8002848 <__swsetup_r+0x3c>
 8002828:	686c      	ldr	r4, [r5, #4]
 800282a:	89a3      	ldrh	r3, [r4, #12]
 800282c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002830:	0719      	lsls	r1, r3, #28
 8002832:	d42c      	bmi.n	800288e <__swsetup_r+0x82>
 8002834:	06dd      	lsls	r5, r3, #27
 8002836:	d411      	bmi.n	800285c <__swsetup_r+0x50>
 8002838:	2309      	movs	r3, #9
 800283a:	6033      	str	r3, [r6, #0]
 800283c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002840:	81a3      	strh	r3, [r4, #12]
 8002842:	f04f 30ff 	mov.w	r0, #4294967295
 8002846:	e03e      	b.n	80028c6 <__swsetup_r+0xba>
 8002848:	4b25      	ldr	r3, [pc, #148]	; (80028e0 <__swsetup_r+0xd4>)
 800284a:	429c      	cmp	r4, r3
 800284c:	d101      	bne.n	8002852 <__swsetup_r+0x46>
 800284e:	68ac      	ldr	r4, [r5, #8]
 8002850:	e7eb      	b.n	800282a <__swsetup_r+0x1e>
 8002852:	4b24      	ldr	r3, [pc, #144]	; (80028e4 <__swsetup_r+0xd8>)
 8002854:	429c      	cmp	r4, r3
 8002856:	bf08      	it	eq
 8002858:	68ec      	ldreq	r4, [r5, #12]
 800285a:	e7e6      	b.n	800282a <__swsetup_r+0x1e>
 800285c:	0758      	lsls	r0, r3, #29
 800285e:	d512      	bpl.n	8002886 <__swsetup_r+0x7a>
 8002860:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002862:	b141      	cbz	r1, 8002876 <__swsetup_r+0x6a>
 8002864:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002868:	4299      	cmp	r1, r3
 800286a:	d002      	beq.n	8002872 <__swsetup_r+0x66>
 800286c:	4630      	mov	r0, r6
 800286e:	f7ff fb8f 	bl	8001f90 <_free_r>
 8002872:	2300      	movs	r3, #0
 8002874:	6363      	str	r3, [r4, #52]	; 0x34
 8002876:	89a3      	ldrh	r3, [r4, #12]
 8002878:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800287c:	81a3      	strh	r3, [r4, #12]
 800287e:	2300      	movs	r3, #0
 8002880:	6063      	str	r3, [r4, #4]
 8002882:	6923      	ldr	r3, [r4, #16]
 8002884:	6023      	str	r3, [r4, #0]
 8002886:	89a3      	ldrh	r3, [r4, #12]
 8002888:	f043 0308 	orr.w	r3, r3, #8
 800288c:	81a3      	strh	r3, [r4, #12]
 800288e:	6923      	ldr	r3, [r4, #16]
 8002890:	b94b      	cbnz	r3, 80028a6 <__swsetup_r+0x9a>
 8002892:	89a3      	ldrh	r3, [r4, #12]
 8002894:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002898:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800289c:	d003      	beq.n	80028a6 <__swsetup_r+0x9a>
 800289e:	4621      	mov	r1, r4
 80028a0:	4630      	mov	r0, r6
 80028a2:	f7ff fb2d 	bl	8001f00 <__smakebuf_r>
 80028a6:	89a0      	ldrh	r0, [r4, #12]
 80028a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80028ac:	f010 0301 	ands.w	r3, r0, #1
 80028b0:	d00a      	beq.n	80028c8 <__swsetup_r+0xbc>
 80028b2:	2300      	movs	r3, #0
 80028b4:	60a3      	str	r3, [r4, #8]
 80028b6:	6963      	ldr	r3, [r4, #20]
 80028b8:	425b      	negs	r3, r3
 80028ba:	61a3      	str	r3, [r4, #24]
 80028bc:	6923      	ldr	r3, [r4, #16]
 80028be:	b943      	cbnz	r3, 80028d2 <__swsetup_r+0xc6>
 80028c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80028c4:	d1ba      	bne.n	800283c <__swsetup_r+0x30>
 80028c6:	bd70      	pop	{r4, r5, r6, pc}
 80028c8:	0781      	lsls	r1, r0, #30
 80028ca:	bf58      	it	pl
 80028cc:	6963      	ldrpl	r3, [r4, #20]
 80028ce:	60a3      	str	r3, [r4, #8]
 80028d0:	e7f4      	b.n	80028bc <__swsetup_r+0xb0>
 80028d2:	2000      	movs	r0, #0
 80028d4:	e7f7      	b.n	80028c6 <__swsetup_r+0xba>
 80028d6:	bf00      	nop
 80028d8:	2000002c 	.word	0x2000002c
 80028dc:	08002c28 	.word	0x08002c28
 80028e0:	08002c48 	.word	0x08002c48
 80028e4:	08002c08 	.word	0x08002c08

080028e8 <_close_r>:
 80028e8:	b538      	push	{r3, r4, r5, lr}
 80028ea:	4d06      	ldr	r5, [pc, #24]	; (8002904 <_close_r+0x1c>)
 80028ec:	2300      	movs	r3, #0
 80028ee:	4604      	mov	r4, r0
 80028f0:	4608      	mov	r0, r1
 80028f2:	602b      	str	r3, [r5, #0]
 80028f4:	f7fe fe6d 	bl	80015d2 <_close>
 80028f8:	1c43      	adds	r3, r0, #1
 80028fa:	d102      	bne.n	8002902 <_close_r+0x1a>
 80028fc:	682b      	ldr	r3, [r5, #0]
 80028fe:	b103      	cbz	r3, 8002902 <_close_r+0x1a>
 8002900:	6023      	str	r3, [r4, #0]
 8002902:	bd38      	pop	{r3, r4, r5, pc}
 8002904:	200003e0 	.word	0x200003e0

08002908 <_fstat_r>:
 8002908:	b538      	push	{r3, r4, r5, lr}
 800290a:	4d07      	ldr	r5, [pc, #28]	; (8002928 <_fstat_r+0x20>)
 800290c:	2300      	movs	r3, #0
 800290e:	4604      	mov	r4, r0
 8002910:	4608      	mov	r0, r1
 8002912:	4611      	mov	r1, r2
 8002914:	602b      	str	r3, [r5, #0]
 8002916:	f7fe fe68 	bl	80015ea <_fstat>
 800291a:	1c43      	adds	r3, r0, #1
 800291c:	d102      	bne.n	8002924 <_fstat_r+0x1c>
 800291e:	682b      	ldr	r3, [r5, #0]
 8002920:	b103      	cbz	r3, 8002924 <_fstat_r+0x1c>
 8002922:	6023      	str	r3, [r4, #0]
 8002924:	bd38      	pop	{r3, r4, r5, pc}
 8002926:	bf00      	nop
 8002928:	200003e0 	.word	0x200003e0

0800292c <_isatty_r>:
 800292c:	b538      	push	{r3, r4, r5, lr}
 800292e:	4d06      	ldr	r5, [pc, #24]	; (8002948 <_isatty_r+0x1c>)
 8002930:	2300      	movs	r3, #0
 8002932:	4604      	mov	r4, r0
 8002934:	4608      	mov	r0, r1
 8002936:	602b      	str	r3, [r5, #0]
 8002938:	f7fe fe67 	bl	800160a <_isatty>
 800293c:	1c43      	adds	r3, r0, #1
 800293e:	d102      	bne.n	8002946 <_isatty_r+0x1a>
 8002940:	682b      	ldr	r3, [r5, #0]
 8002942:	b103      	cbz	r3, 8002946 <_isatty_r+0x1a>
 8002944:	6023      	str	r3, [r4, #0]
 8002946:	bd38      	pop	{r3, r4, r5, pc}
 8002948:	200003e0 	.word	0x200003e0

0800294c <_lseek_r>:
 800294c:	b538      	push	{r3, r4, r5, lr}
 800294e:	4d07      	ldr	r5, [pc, #28]	; (800296c <_lseek_r+0x20>)
 8002950:	4604      	mov	r4, r0
 8002952:	4608      	mov	r0, r1
 8002954:	4611      	mov	r1, r2
 8002956:	2200      	movs	r2, #0
 8002958:	602a      	str	r2, [r5, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	f7fe fe60 	bl	8001620 <_lseek>
 8002960:	1c43      	adds	r3, r0, #1
 8002962:	d102      	bne.n	800296a <_lseek_r+0x1e>
 8002964:	682b      	ldr	r3, [r5, #0]
 8002966:	b103      	cbz	r3, 800296a <_lseek_r+0x1e>
 8002968:	6023      	str	r3, [r4, #0]
 800296a:	bd38      	pop	{r3, r4, r5, pc}
 800296c:	200003e0 	.word	0x200003e0

08002970 <__malloc_lock>:
 8002970:	4801      	ldr	r0, [pc, #4]	; (8002978 <__malloc_lock+0x8>)
 8002972:	f7ff ba9f 	b.w	8001eb4 <__retarget_lock_acquire_recursive>
 8002976:	bf00      	nop
 8002978:	200003d8 	.word	0x200003d8

0800297c <__malloc_unlock>:
 800297c:	4801      	ldr	r0, [pc, #4]	; (8002984 <__malloc_unlock+0x8>)
 800297e:	f7ff ba9a 	b.w	8001eb6 <__retarget_lock_release_recursive>
 8002982:	bf00      	nop
 8002984:	200003d8 	.word	0x200003d8

08002988 <_read_r>:
 8002988:	b538      	push	{r3, r4, r5, lr}
 800298a:	4d07      	ldr	r5, [pc, #28]	; (80029a8 <_read_r+0x20>)
 800298c:	4604      	mov	r4, r0
 800298e:	4608      	mov	r0, r1
 8002990:	4611      	mov	r1, r2
 8002992:	2200      	movs	r2, #0
 8002994:	602a      	str	r2, [r5, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	f7fe fdfe 	bl	8001598 <_read>
 800299c:	1c43      	adds	r3, r0, #1
 800299e:	d102      	bne.n	80029a6 <_read_r+0x1e>
 80029a0:	682b      	ldr	r3, [r5, #0]
 80029a2:	b103      	cbz	r3, 80029a6 <_read_r+0x1e>
 80029a4:	6023      	str	r3, [r4, #0]
 80029a6:	bd38      	pop	{r3, r4, r5, pc}
 80029a8:	200003e0 	.word	0x200003e0

080029ac <_init>:
 80029ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ae:	bf00      	nop
 80029b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029b2:	bc08      	pop	{r3}
 80029b4:	469e      	mov	lr, r3
 80029b6:	4770      	bx	lr

080029b8 <_fini>:
 80029b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ba:	bf00      	nop
 80029bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029be:	bc08      	pop	{r3}
 80029c0:	469e      	mov	lr, r3
 80029c2:	4770      	bx	lr
