Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:26:24 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing -file ./report/kernel_fdtd_2d_optimized_timing_synth.rpt
| Design       : kernel_fdtd_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 xf_V_reg_1739_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clz_V_reg_1770_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.699ns (17.414%)  route 3.315ns (82.586%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=5283, unset)         0.672     0.672    ap_clk
                         FDRE                                         r  xf_V_reg_1739_reg[36]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.281     0.953 f  xf_V_reg_1739_reg[36]/Q
                         net (fo=8, unplaced)         0.696     1.649    new_mant_V_6_fu_1134_p4[34]
                         LUT6 (Prop_lut6_I0_O)        0.153     1.802 f  clz_V_reg_1770[5]_i_3/O
                         net (fo=5, unplaced)         0.692     2.494    clz_V_reg_1770[5]_i_3_n_6
                         LUT6 (Prop_lut6_I1_O)        0.053     2.547 f  clz_V_reg_1770[0]_i_17/O
                         net (fo=4, unplaced)         0.364     2.911    clz_V_reg_1770[0]_i_17_n_6
                         LUT3 (Prop_lut3_I0_O)        0.053     2.964 r  clz_V_reg_1770[1]_i_14/O
                         net (fo=1, unplaced)         0.521     3.485    clz_V_reg_1770[1]_i_14_n_6
                         LUT6 (Prop_lut6_I2_O)        0.053     3.538 f  clz_V_reg_1770[1]_i_7/O
                         net (fo=1, unplaced)         0.521     4.059    clz_V_reg_1770[1]_i_7_n_6
                         LUT6 (Prop_lut6_I1_O)        0.053     4.112 f  clz_V_reg_1770[1]_i_2/O
                         net (fo=1, unplaced)         0.521     4.633    clz_V_reg_1770[1]_i_2_n_6
                         LUT6 (Prop_lut6_I2_O)        0.053     4.686 r  clz_V_reg_1770[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.686    clz_V_reg_1770[1]_i_1_n_6
                         FDRE                                         r  clz_V_reg_1770_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=5283, unset)         0.638     3.138    ap_clk
                         FDRE                                         r  clz_V_reg_1770_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
                         FDRE (Setup_fdre_C_D)        0.049     3.152    clz_V_reg_1770_reg[1]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -4.686    
  -------------------------------------------------------------------
                         slack                                 -1.534    




