// ****************************************************************************** 
// Copyright     :  Copyright (C) 2020, Hisilicon Technologies Co. Ltd.
// File name     :  mpi_u3pl_reg_addr_define.h
// Project line  :  Platform And Key Technologies Development
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2018/9/28
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V5.1 
// History       :  xxx 2020/09/15 10:14:52 Create file
// ******************************************************************************

#ifndef __MPI_U3PL_REG_ADDR_DEFINE_H__
#define __MPI_U3PL_REG_ADDR_DEFINE_H__

/////////////////////////////////////////////
////    global parameters, begin         ////
/////////////////////////////////////////////
#define    MPI_U3PL_REG_BASE_ADDR                    0x30000

////             offset address for MPI_U3PL_REG registers
#define MPI_U3PL_REG_U3PL_LINK_AFULL_THLD_OFFSET 0x0
#define MPI_U3PL_REG_U3PL_LINK_AFULL_THLD_MASK 0x1F
#define MPI_U3PL_REG_U3PL_LINK_AFULL_THLD_SHIFT 0
#define MPI_U3PL_REG_U3PL_LINK_AFULL_THLD_LEN 5
#define MPI_U3PL_REG_U3PL_LINK_AFULL_THLD_RESETVAL 0x0C

#define MPI_U3PL_REG_HOST_TRS_MOD_OFFSET 0x10
#define MPI_U3PL_REG_LINK_RTY_SW_EN_MASK 0x200
#define MPI_U3PL_REG_LINK_RTY_SW_EN_SHIFT 9
#define MPI_U3PL_REG_LINK_RTY_SW_EN_LEN 1
#define MPI_U3PL_REG_LINK_RTY_SW_EN_RESETVAL 0x0
#define MPI_U3PL_REG_LINK_RTY_SW_MASK 0x100
#define MPI_U3PL_REG_LINK_RTY_SW_SHIFT 8
#define MPI_U3PL_REG_LINK_RTY_SW_LEN 1
#define MPI_U3PL_REG_LINK_RTY_SW_RESETVAL 0x1
#define MPI_U3PL_REG_DP_EOB_MOD_MASK 0x8
#define MPI_U3PL_REG_DP_EOB_MOD_SHIFT 3
#define MPI_U3PL_REG_DP_EOB_MOD_LEN 1
#define MPI_U3PL_REG_DP_EOB_MOD_RESETVAL 0x0
#define MPI_U3PL_REG_HOST_ISOC_MOD_MASK 0x4
#define MPI_U3PL_REG_HOST_ISOC_MOD_SHIFT 2
#define MPI_U3PL_REG_HOST_ISOC_MOD_LEN 1
#define MPI_U3PL_REG_HOST_ISOC_MOD_RESETVAL 0x0
#define MPI_U3PL_REG_HOST_NUMP_MOD_MASK 0x2
#define MPI_U3PL_REG_HOST_NUMP_MOD_SHIFT 1
#define MPI_U3PL_REG_HOST_NUMP_MOD_LEN 1
#define MPI_U3PL_REG_HOST_NUMP_MOD_RESETVAL 0x0
#define MPI_U3PL_REG_HOST_DP_RTY_MOD_MASK 0x1
#define MPI_U3PL_REG_HOST_DP_RTY_MOD_SHIFT 0
#define MPI_U3PL_REG_HOST_DP_RTY_MOD_LEN 1
#define MPI_U3PL_REG_HOST_DP_RTY_MOD_RESETVAL 0x1

#define MPI_U3PL_REG_HOST_TIMEOUT_CFG_OFFSET 0x14
#define MPI_U3PL_REG_HOST_BULK_TOUT_CFG_MASK 0xFFFF0000
#define MPI_U3PL_REG_HOST_BULK_TOUT_CFG_SHIFT 16
#define MPI_U3PL_REG_HOST_BULK_TOUT_CFG_LEN 16
#define MPI_U3PL_REG_HOST_BULK_TOUT_CFG_RESETVAL 0x61A8
#define MPI_U3PL_REG_HOST_ISOC_TOUT_CFG_MASK 0xFFFF
#define MPI_U3PL_REG_HOST_ISOC_TOUT_CFG_SHIFT 0
#define MPI_U3PL_REG_HOST_ISOC_TOUT_CFG_LEN 16
#define MPI_U3PL_REG_HOST_ISOC_TOUT_CFG_RESETVAL 0x61A8

#define MPI_U3PL_REG_DEV_TRS_CFG_OFFSET 0x40
#define MPI_U3PL_REG_CFG_RTY_NUMP0_MOD_MASK 0x2
#define MPI_U3PL_REG_CFG_RTY_NUMP0_MOD_SHIFT 1
#define MPI_U3PL_REG_CFG_RTY_NUMP0_MOD_LEN 1
#define MPI_U3PL_REG_CFG_RTY_NUMP0_MOD_RESETVAL 0x0
#define MPI_U3PL_REG_CFG_LMP_CRD1_EQ1_MASK 0x1
#define MPI_U3PL_REG_CFG_LMP_CRD1_EQ1_SHIFT 0
#define MPI_U3PL_REG_CFG_LMP_CRD1_EQ1_LEN 1
#define MPI_U3PL_REG_CFG_LMP_CRD1_EQ1_RESETVAL 0x0

#define MPI_U3PL_REG_PKT_GEN_AFULL_THLD_OFFSET 0x44
#define MPI_U3PL_REG_FIFO_AFULL_TH_MASK 0xF
#define MPI_U3PL_REG_FIFO_AFULL_TH_SHIFT 0
#define MPI_U3PL_REG_FIFO_AFULL_TH_LEN 4
#define MPI_U3PL_REG_FIFO_AFULL_TH_RESETVAL 0x5

#define MPI_U3PL_REG_CTRL_DIR_CHK_EN_OFFSET 0x48
#define MPI_U3PL_REG_DEV_STATUS_DIR_CHK_EN_MASK 0x80
#define MPI_U3PL_REG_DEV_STATUS_DIR_CHK_EN_SHIFT 7
#define MPI_U3PL_REG_DEV_STATUS_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_DEV_STATUS_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_DEV_DATA_OUT_DIR_CHK_EN_MASK 0x40
#define MPI_U3PL_REG_DEV_DATA_OUT_DIR_CHK_EN_SHIFT 6
#define MPI_U3PL_REG_DEV_DATA_OUT_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_DEV_DATA_OUT_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_DEV_DATA_IN_DIR_CHK_EN_MASK 0x20
#define MPI_U3PL_REG_DEV_DATA_IN_DIR_CHK_EN_SHIFT 5
#define MPI_U3PL_REG_DEV_DATA_IN_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_DEV_DATA_IN_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_DEV_SETUP_DIR_CHK_EN_MASK 0x10
#define MPI_U3PL_REG_DEV_SETUP_DIR_CHK_EN_SHIFT 4
#define MPI_U3PL_REG_DEV_SETUP_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_DEV_SETUP_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_HOST_STATUS_DIR_CHK_EN_MASK 0x8
#define MPI_U3PL_REG_HOST_STATUS_DIR_CHK_EN_SHIFT 3
#define MPI_U3PL_REG_HOST_STATUS_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_HOST_STATUS_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_HOST_DATA_OUT_DIR_CHK_EN_MASK 0x4
#define MPI_U3PL_REG_HOST_DATA_OUT_DIR_CHK_EN_SHIFT 2
#define MPI_U3PL_REG_HOST_DATA_OUT_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_HOST_DATA_OUT_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_HOST_DATA_IN_DIR_CHK_EN_MASK 0x2
#define MPI_U3PL_REG_HOST_DATA_IN_DIR_CHK_EN_SHIFT 1
#define MPI_U3PL_REG_HOST_DATA_IN_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_HOST_DATA_IN_DIR_CHK_EN_RESETVAL 0x1
#define MPI_U3PL_REG_HOST_SETUP_DIR_CHK_EN_MASK 0x1
#define MPI_U3PL_REG_HOST_SETUP_DIR_CHK_EN_SHIFT 0
#define MPI_U3PL_REG_HOST_SETUP_DIR_CHK_EN_LEN 1
#define MPI_U3PL_REG_HOST_SETUP_DIR_CHK_EN_RESETVAL 0x1

#define MPI_U3PL_REG_SND_ALL_PKT_GOOD_CNT_OFFSET 0x100
#define MPI_U3PL_REG_SND_ALL_PKT_GOOD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_ALL_PKT_GOOD_CNT_SHIFT 0
#define MPI_U3PL_REG_SND_ALL_PKT_GOOD_CNT_LEN 48
#define MPI_U3PL_REG_SND_ALL_PKT_GOOD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_SND_ALL_PKT_BAD_CNT_OFFSET 0x108
#define MPI_U3PL_REG_SND_ALL_PKT_BAD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_ALL_PKT_BAD_CNT_SHIFT 0
#define MPI_U3PL_REG_SND_ALL_PKT_BAD_CNT_LEN 48
#define MPI_U3PL_REG_SND_ALL_PKT_BAD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_ALL_PKT_GOOD_CNT_OFFSET 0x110
#define MPI_U3PL_REG_RCV_ALL_PKT_GOOD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_ALL_PKT_GOOD_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_ALL_PKT_GOOD_CNT_LEN 48
#define MPI_U3PL_REG_RCV_ALL_PKT_GOOD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_ALL_PKT_BAD_CNT_OFFSET 0x118
#define MPI_U3PL_REG_RCV_ALL_PKT_BAD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_ALL_PKT_BAD_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_ALL_PKT_BAD_CNT_LEN 48
#define MPI_U3PL_REG_RCV_ALL_PKT_BAD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_ALL_PKT_DROP_CNT_OFFSET 0x120
#define MPI_U3PL_REG_RCV_ALL_PKT_DROP_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_ALL_PKT_DROP_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_ALL_PKT_DROP_CNT_LEN 48
#define MPI_U3PL_REG_RCV_ALL_PKT_DROP_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_CNT_RCV_SEL_CFG_OFFSET 0x300
#define MPI_U3PL_REG_RCV_PKT_CNT_MASK_MASK 0x3F0000
#define MPI_U3PL_REG_RCV_PKT_CNT_MASK_SHIFT 16
#define MPI_U3PL_REG_RCV_PKT_CNT_MASK_LEN 6
#define MPI_U3PL_REG_RCV_PKT_CNT_MASK_RESETVAL 0x00
#define MPI_U3PL_REG_RCV_DF_CNT_MASK_MASK 0x2000
#define MPI_U3PL_REG_RCV_DF_CNT_MASK_SHIFT 13
#define MPI_U3PL_REG_RCV_DF_CNT_MASK_LEN 1
#define MPI_U3PL_REG_RCV_DF_CNT_MASK_RESETVAL 0x0
#define MPI_U3PL_REG_CNT_RCV_SEL_EN_MASK 0x1000
#define MPI_U3PL_REG_CNT_RCV_SEL_EN_SHIFT 12
#define MPI_U3PL_REG_CNT_RCV_SEL_EN_LEN 1
#define MPI_U3PL_REG_CNT_RCV_SEL_EN_RESETVAL 0x0
#define MPI_U3PL_REG_CNT_RCV_SEL_ID_MASK 0xFFF
#define MPI_U3PL_REG_CNT_RCV_SEL_ID_SHIFT 0
#define MPI_U3PL_REG_CNT_RCV_SEL_ID_LEN 12
#define MPI_U3PL_REG_CNT_RCV_SEL_ID_RESETVAL 0x000

#define MPI_U3PL_REG_RCV_DP_GOOD_CNT_OFFSET 0x304
#define MPI_U3PL_REG_RCV_DP_GOOD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_DP_GOOD_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_DP_GOOD_CNT_LEN 48
#define MPI_U3PL_REG_RCV_DP_GOOD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_DP_GOOD_BYTE_CNT_OFFSET 0x30C
#define MPI_U3PL_REG_RCV_DP_GOOD_BYTE_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_DP_GOOD_BYTE_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_DP_GOOD_BYTE_CNT_LEN 48
#define MPI_U3PL_REG_RCV_DP_GOOD_BYTE_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_DP_BAD_CNT_OFFSET 0x314
#define MPI_U3PL_REG_RCV_DP_BAD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_DP_BAD_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_DP_BAD_CNT_LEN 48
#define MPI_U3PL_REG_RCV_DP_BAD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_DP_BAD_BYTE_CNT_OFFSET 0x31C
#define MPI_U3PL_REG_RCV_DP_BAD_BYTE_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_DP_BAD_BYTE_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_DP_BAD_BYTE_CNT_LEN 48
#define MPI_U3PL_REG_RCV_DP_BAD_BYTE_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_DP_DROP_CNT_OFFSET 0x324
#define MPI_U3PL_REG_RCV_DP_DROP_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_DP_DROP_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_DP_DROP_CNT_LEN 48
#define MPI_U3PL_REG_RCV_DP_DROP_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_RCV_DP_DROP_BYTE_CNT_OFFSET 0x32C
#define MPI_U3PL_REG_RCV_DP_DROP_BYTE_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_DP_DROP_BYTE_CNT_SHIFT 0
#define MPI_U3PL_REG_RCV_DP_DROP_BYTE_CNT_LEN 48
#define MPI_U3PL_REG_RCV_DP_DROP_BYTE_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_CNT_SND_SEL_CFG_OFFSET 0x380
#define MPI_U3PL_REG_SND_PKT_CNT_MASK_MASK 0xF0000
#define MPI_U3PL_REG_SND_PKT_CNT_MASK_SHIFT 16
#define MPI_U3PL_REG_SND_PKT_CNT_MASK_LEN 4
#define MPI_U3PL_REG_SND_PKT_CNT_MASK_RESETVAL 0x0
#define MPI_U3PL_REG_CNT_SND_SEL_EN_MASK 0x1000
#define MPI_U3PL_REG_CNT_SND_SEL_EN_SHIFT 12
#define MPI_U3PL_REG_CNT_SND_SEL_EN_LEN 1
#define MPI_U3PL_REG_CNT_SND_SEL_EN_RESETVAL 0x0
#define MPI_U3PL_REG_CNT_SND_SEL_ID_MASK 0xFFF
#define MPI_U3PL_REG_CNT_SND_SEL_ID_SHIFT 0
#define MPI_U3PL_REG_CNT_SND_SEL_ID_LEN 12
#define MPI_U3PL_REG_CNT_SND_SEL_ID_RESETVAL 0x000

#define MPI_U3PL_REG_SND_DP_GOOD_CNT_OFFSET 0x384
#define MPI_U3PL_REG_SND_DP_GOOD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_DP_GOOD_CNT_SHIFT 0
#define MPI_U3PL_REG_SND_DP_GOOD_CNT_LEN 48
#define MPI_U3PL_REG_SND_DP_GOOD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_SND_DP_GOOD_BYTE_CNT_OFFSET 0x38C
#define MPI_U3PL_REG_SND_DP_GOOD_BYTE_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_DP_GOOD_BYTE_CNT_SHIFT 0
#define MPI_U3PL_REG_SND_DP_GOOD_BYTE_CNT_LEN 48
#define MPI_U3PL_REG_SND_DP_GOOD_BYTE_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_SND_DP_BAD_CNT_OFFSET 0x394
#define MPI_U3PL_REG_SND_DP_BAD_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_DP_BAD_CNT_SHIFT 0
#define MPI_U3PL_REG_SND_DP_BAD_CNT_LEN 48
#define MPI_U3PL_REG_SND_DP_BAD_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_SND_DP_BAD_BYTE_CNT_OFFSET 0x39C
#define MPI_U3PL_REG_SND_DP_BAD_BYTE_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_DP_BAD_BYTE_CNT_SHIFT 0
#define MPI_U3PL_REG_SND_DP_BAD_BYTE_CNT_LEN 48
#define MPI_U3PL_REG_SND_DP_BAD_BYTE_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_CRD_CNT_OFFSET 0x400
#define MPI_U3PL_REG_T1_CRD_RLS_CNT_MASK 0x7000
#define MPI_U3PL_REG_T1_CRD_RLS_CNT_SHIFT 12
#define MPI_U3PL_REG_T1_CRD_RLS_CNT_LEN 3
#define MPI_U3PL_REG_T1_CRD_RLS_CNT_RESETVAL 0x0
#define MPI_U3PL_REG_T2_CRD_RLS_CNT_MASK 0x700
#define MPI_U3PL_REG_T2_CRD_RLS_CNT_SHIFT 8
#define MPI_U3PL_REG_T2_CRD_RLS_CNT_LEN 3
#define MPI_U3PL_REG_T2_CRD_RLS_CNT_RESETVAL 0x0
#define MPI_U3PL_REG_T1_CRD_CNT_MASK 0x70
#define MPI_U3PL_REG_T1_CRD_CNT_SHIFT 4
#define MPI_U3PL_REG_T1_CRD_CNT_LEN 3
#define MPI_U3PL_REG_T1_CRD_CNT_RESETVAL 0x0
#define MPI_U3PL_REG_T2_CRD_CNT_MASK 0x7
#define MPI_U3PL_REG_T2_CRD_CNT_SHIFT 0
#define MPI_U3PL_REG_T2_CRD_CNT_LEN 3
#define MPI_U3PL_REG_T2_CRD_CNT_RESETVAL 0x0

#define MPI_U3PL_REG_RCV_ALARM_OFFSET 0x404
#define MPI_U3PL_REG_SND_AOP_TO_APP_MASK 0x8000
#define MPI_U3PL_REG_SND_AOP_TO_APP_SHIFT 15
#define MPI_U3PL_REG_SND_AOP_TO_APP_LEN 1
#define MPI_U3PL_REG_SND_AOP_TO_APP_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_LINK_ERR_MASK 0x4000
#define MPI_U3PL_REG_RCV_LINK_ERR_SHIFT 14
#define MPI_U3PL_REG_RCV_LINK_ERR_LEN 1
#define MPI_U3PL_REG_RCV_LINK_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_LMP_ERR_MASK 0x2000
#define MPI_U3PL_REG_RCV_LMP_ERR_SHIFT 13
#define MPI_U3PL_REG_RCV_LMP_ERR_LEN 1
#define MPI_U3PL_REG_RCV_LMP_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_ITP_ERR_MASK 0x1000
#define MPI_U3PL_REG_RCV_ITP_ERR_SHIFT 12
#define MPI_U3PL_REG_RCV_ITP_ERR_LEN 1
#define MPI_U3PL_REG_RCV_ITP_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_RTY_ACK_ERR_MASK 0x800
#define MPI_U3PL_REG_RCV_RTY_ACK_ERR_SHIFT 11
#define MPI_U3PL_REG_RCV_RTY_ACK_ERR_LEN 1
#define MPI_U3PL_REG_RCV_RTY_ACK_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_RTY_NUMP_ZERO_ERR_MASK 0x400
#define MPI_U3PL_REG_RCV_RTY_NUMP_ZERO_ERR_SHIFT 10
#define MPI_U3PL_REG_RCV_RTY_NUMP_ZERO_ERR_LEN 1
#define MPI_U3PL_REG_RCV_RTY_NUMP_ZERO_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_DPP_ABORT_ERR_MASK 0x200
#define MPI_U3PL_REG_RCV_DPP_ABORT_ERR_SHIFT 9
#define MPI_U3PL_REG_RCV_DPP_ABORT_ERR_LEN 1
#define MPI_U3PL_REG_RCV_DPP_ABORT_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_DPP_MISSING_ERR_MASK 0x100
#define MPI_U3PL_REG_RCV_DPP_MISSING_ERR_SHIFT 8
#define MPI_U3PL_REG_RCV_DPP_MISSING_ERR_LEN 1
#define MPI_U3PL_REG_RCV_DPP_MISSING_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_DPP_LEN_ERR_MASK 0x80
#define MPI_U3PL_REG_RCV_DPP_LEN_ERR_SHIFT 7
#define MPI_U3PL_REG_RCV_DPP_LEN_ERR_LEN 1
#define MPI_U3PL_REG_RCV_DPP_LEN_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_SETUP_ERR_MASK 0x40
#define MPI_U3PL_REG_RCV_SETUP_ERR_SHIFT 6
#define MPI_U3PL_REG_RCV_SETUP_ERR_LEN 1
#define MPI_U3PL_REG_RCV_SETUP_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_DPH_LEN_ERR_MASK 0x20
#define MPI_U3PL_REG_RCV_DPH_LEN_ERR_SHIFT 5
#define MPI_U3PL_REG_RCV_DPH_LEN_ERR_LEN 1
#define MPI_U3PL_REG_RCV_DPH_LEN_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_SEQ_NUM_ERR_MASK 0x10
#define MPI_U3PL_REG_RCV_SEQ_NUM_ERR_SHIFT 4
#define MPI_U3PL_REG_RCV_SEQ_NUM_ERR_LEN 1
#define MPI_U3PL_REG_RCV_SEQ_NUM_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_TT_ERR_MASK 0x8
#define MPI_U3PL_REG_RCV_TT_ERR_SHIFT 3
#define MPI_U3PL_REG_RCV_TT_ERR_LEN 1
#define MPI_U3PL_REG_RCV_TT_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_LOOKUP_ERR_MASK 0x4
#define MPI_U3PL_REG_RCV_LOOKUP_ERR_SHIFT 2
#define MPI_U3PL_REG_RCV_LOOKUP_ERR_LEN 1
#define MPI_U3PL_REG_RCV_LOOKUP_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_DPP_CRC_ERR_MASK 0x2
#define MPI_U3PL_REG_RCV_DPP_CRC_ERR_SHIFT 1
#define MPI_U3PL_REG_RCV_DPP_CRC_ERR_LEN 1
#define MPI_U3PL_REG_RCV_DPP_CRC_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_RCV_DF_ERR_MASK 0x1
#define MPI_U3PL_REG_RCV_DF_ERR_SHIFT 0
#define MPI_U3PL_REG_RCV_DF_ERR_LEN 1
#define MPI_U3PL_REG_RCV_DF_ERR_RESETVAL 0x0

#define MPI_U3PL_REG_PKT_GEN_STATE_OFFSET 0x40C
#define MPI_U3PL_REG_PKT_GEN_STATE_MASK 0xF
#define MPI_U3PL_REG_PKT_GEN_STATE_SHIFT 0
#define MPI_U3PL_REG_PKT_GEN_STATE_LEN 4
#define MPI_U3PL_REG_PKT_GEN_STATE_RESETVAL 0x0

#define MPI_U3PL_REG_PKT_GEN_FIFO_STA_OFFSET 0x410
#define MPI_U3PL_REG_FIFO_NUM_MASK 0xF
#define MPI_U3PL_REG_FIFO_NUM_SHIFT 0
#define MPI_U3PL_REG_FIFO_NUM_LEN 4
#define MPI_U3PL_REG_FIFO_NUM_RESETVAL 0x0

#define MPI_U3PL_REG_PKT_GEN_FIFO_ERR_OFFSET 0x414
#define MPI_U3PL_REG_FIFO_UNDERFLOW_MASK 0x2
#define MPI_U3PL_REG_FIFO_UNDERFLOW_SHIFT 1
#define MPI_U3PL_REG_FIFO_UNDERFLOW_LEN 1
#define MPI_U3PL_REG_FIFO_UNDERFLOW_RESETVAL 0x0
#define MPI_U3PL_REG_FIFO_OVERFLOW_MASK 0x1
#define MPI_U3PL_REG_FIFO_OVERFLOW_SHIFT 0
#define MPI_U3PL_REG_FIFO_OVERFLOW_LEN 1
#define MPI_U3PL_REG_FIFO_OVERFLOW_RESETVAL 0x0

#define MPI_U3PL_REG_CRD_CNT_ERR_OFFSET 0x418
#define MPI_U3PL_REG_T2_CRD_RLS_OVER_FLOW_MASK 0x20
#define MPI_U3PL_REG_T2_CRD_RLS_OVER_FLOW_SHIFT 5
#define MPI_U3PL_REG_T2_CRD_RLS_OVER_FLOW_LEN 1
#define MPI_U3PL_REG_T2_CRD_RLS_OVER_FLOW_RESETVAL 0x0
#define MPI_U3PL_REG_T1_CRD_RLS_OVER_FLOW_MASK 0x10
#define MPI_U3PL_REG_T1_CRD_RLS_OVER_FLOW_SHIFT 4
#define MPI_U3PL_REG_T1_CRD_RLS_OVER_FLOW_LEN 1
#define MPI_U3PL_REG_T1_CRD_RLS_OVER_FLOW_RESETVAL 0x0
#define MPI_U3PL_REG_T2_CRD_UNDERFLOW_MASK 0x8
#define MPI_U3PL_REG_T2_CRD_UNDERFLOW_SHIFT 3
#define MPI_U3PL_REG_T2_CRD_UNDERFLOW_LEN 1
#define MPI_U3PL_REG_T2_CRD_UNDERFLOW_RESETVAL 0x0
#define MPI_U3PL_REG_T2_CRD_OVERFLOW_MASK 0x4
#define MPI_U3PL_REG_T2_CRD_OVERFLOW_SHIFT 2
#define MPI_U3PL_REG_T2_CRD_OVERFLOW_LEN 1
#define MPI_U3PL_REG_T2_CRD_OVERFLOW_RESETVAL 0x0
#define MPI_U3PL_REG_T1_CRD_UNDERFLOW_MASK 0x2
#define MPI_U3PL_REG_T1_CRD_UNDERFLOW_SHIFT 1
#define MPI_U3PL_REG_T1_CRD_UNDERFLOW_LEN 1
#define MPI_U3PL_REG_T1_CRD_UNDERFLOW_RESETVAL 0x0
#define MPI_U3PL_REG_T1_CRD_OVERFLOW_MASK 0x1
#define MPI_U3PL_REG_T1_CRD_OVERFLOW_SHIFT 0
#define MPI_U3PL_REG_T1_CRD_OVERFLOW_LEN 1
#define MPI_U3PL_REG_T1_CRD_OVERFLOW_RESETVAL 0x0

#define MPI_U3PL_REG_DEV_EPT_INFO_SEL_OFFSET 0x41C
#define MPI_U3PL_REG_DEV_EPT_SEL_MASK 0x1F
#define MPI_U3PL_REG_DEV_EPT_SEL_SHIFT 0
#define MPI_U3PL_REG_DEV_EPT_SEL_LEN 5
#define MPI_U3PL_REG_DEV_EPT_SEL_RESETVAL 0x00

#define MPI_U3PL_REG_DEV_EPT_INFO_OFFSET 0x420
#define MPI_U3PL_REG_DEV_EPT_INFO_MASK 0x3FFFFFF
#define MPI_U3PL_REG_DEV_EPT_INFO_SHIFT 0
#define MPI_U3PL_REG_DEV_EPT_INFO_LEN 26
#define MPI_U3PL_REG_DEV_EPT_INFO_RESETVAL 0x0000000

#define MPI_U3PL_REG_TRACE_VLD_SEL_OFFSET 0x424
#define MPI_U3PL_REG_DEV_TRACE_EPT_SEL_MASK 0x1F00
#define MPI_U3PL_REG_DEV_TRACE_EPT_SEL_SHIFT 8
#define MPI_U3PL_REG_DEV_TRACE_EPT_SEL_LEN 5
#define MPI_U3PL_REG_DEV_TRACE_EPT_SEL_RESETVAL 0x00
#define MPI_U3PL_REG_RDATA_INF_DBG_SEL_MASK 0xE0
#define MPI_U3PL_REG_RDATA_INF_DBG_SEL_SHIFT 5
#define MPI_U3PL_REG_RDATA_INF_DBG_SEL_LEN 3
#define MPI_U3PL_REG_RDATA_INF_DBG_SEL_RESETVAL 0x0
#define MPI_U3PL_REG_LINK_INF_DBG_SEL_MASK 0x1F
#define MPI_U3PL_REG_LINK_INF_DBG_SEL_SHIFT 0
#define MPI_U3PL_REG_LINK_INF_DBG_SEL_LEN 5
#define MPI_U3PL_REG_LINK_INF_DBG_SEL_RESETVAL 0x00

#define MPI_U3PL_REG_HOST_TASK_VLD_OFFSET 0x428
#define MPI_U3PL_REG_PL_VLD_MASK 0xFF0000
#define MPI_U3PL_REG_PL_VLD_SHIFT 16
#define MPI_U3PL_REG_PL_VLD_LEN 8
#define MPI_U3PL_REG_PL_VLD_RESETVAL 0x00
#define MPI_U3PL_REG_TX_VLD_MASK 0xFF00
#define MPI_U3PL_REG_TX_VLD_SHIFT 8
#define MPI_U3PL_REG_TX_VLD_LEN 8
#define MPI_U3PL_REG_TX_VLD_RESETVAL 0x00
#define MPI_U3PL_REG_RX_VLD_MASK 0xFF
#define MPI_U3PL_REG_RX_VLD_SHIFT 0
#define MPI_U3PL_REG_RX_VLD_LEN 8
#define MPI_U3PL_REG_RX_VLD_RESETVAL 0x00

#define MPI_U3PL_REG_HOST_TASK_SEL_OFFSET 0x42C
#define MPI_U3PL_REG_HOST_TASK_SEL_MASK 0x7
#define MPI_U3PL_REG_HOST_TASK_SEL_SHIFT 0
#define MPI_U3PL_REG_HOST_TASK_SEL_LEN 3
#define MPI_U3PL_REG_HOST_TASK_SEL_RESETVAL 0x0

#define MPI_U3PL_REG_HOST_TASK_INFO0_OFFSET 0x430
#define MPI_U3PL_REG_HOST_TASK_INFO0_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_HOST_TASK_INFO0_SHIFT 0
#define MPI_U3PL_REG_HOST_TASK_INFO0_LEN 32
#define MPI_U3PL_REG_HOST_TASK_INFO0_RESETVAL 0x00000000

#define MPI_U3PL_REG_HOST_TASK_INFO1_OFFSET 0x434
#define MPI_U3PL_REG_HOST_TASK_INFO1_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_HOST_TASK_INFO1_SHIFT 0
#define MPI_U3PL_REG_HOST_TASK_INFO1_LEN 32
#define MPI_U3PL_REG_HOST_TASK_INFO1_RESETVAL 0x00000000

#define MPI_U3PL_REG_TRAF_CHK_TIME_OFFSET 0x500
#define MPI_U3PL_REG_TRAF_CHK_TIME_LEN_MASK 0xFFFF0000
#define MPI_U3PL_REG_TRAF_CHK_TIME_LEN_SHIFT 16
#define MPI_U3PL_REG_TRAF_CHK_TIME_LEN_LEN 16
#define MPI_U3PL_REG_TRAF_CHK_TIME_LEN_RESETVAL 0x0064
#define MPI_U3PL_REG_TRAF_CHK_TIME_UNIT_MASK 0xFFFF
#define MPI_U3PL_REG_TRAF_CHK_TIME_UNIT_SHIFT 0
#define MPI_U3PL_REG_TRAF_CHK_TIME_UNIT_LEN 16
#define MPI_U3PL_REG_TRAF_CHK_TIME_UNIT_RESETVAL 0x7A12

#define MPI_U3PL_REG_TRAF_CHK_CFG_OFFSET 0x504
#define MPI_U3PL_REG_TRAF_CHK_START_MASK 0x1000
#define MPI_U3PL_REG_TRAF_CHK_START_SHIFT 12
#define MPI_U3PL_REG_TRAF_CHK_START_LEN 1
#define MPI_U3PL_REG_TRAF_CHK_START_RESETVAL 0x0
#define MPI_U3PL_REG_TRAF_CHK_SEL_ID_MASK 0xFFF
#define MPI_U3PL_REG_TRAF_CHK_SEL_ID_SHIFT 0
#define MPI_U3PL_REG_TRAF_CHK_SEL_ID_LEN 12
#define MPI_U3PL_REG_TRAF_CHK_SEL_ID_RESETVAL 0x000

#define MPI_U3PL_REG_TRAF_CHK_DONE_OFFSET 0x508
#define MPI_U3PL_REG_TRAF_CHK_DONE_MASK 0x1
#define MPI_U3PL_REG_TRAF_CHK_DONE_SHIFT 0
#define MPI_U3PL_REG_TRAF_CHK_DONE_LEN 1
#define MPI_U3PL_REG_TRAF_CHK_DONE_RESETVAL 0x0

#define MPI_U3PL_REG_RCV_ALL_TRAF_CHK_VLD_BYTE_OFFSET 0x50C
#define MPI_U3PL_REG_RCV_ALL_TRAF_CHK_VLD_BYTE_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_ALL_TRAF_CHK_VLD_BYTE_SHIFT 0
#define MPI_U3PL_REG_RCV_ALL_TRAF_CHK_VLD_BYTE_LEN 32
#define MPI_U3PL_REG_RCV_ALL_TRAF_CHK_VLD_BYTE_RESETVAL 0x00000000

#define MPI_U3PL_REG_RCV_SEL_TRAF_CHK_VLD_BYTE_OFFSET 0x510
#define MPI_U3PL_REG_RCV_SEL_TRAF_CHK_VLD_BYTE_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_RCV_SEL_TRAF_CHK_VLD_BYTE_SHIFT 0
#define MPI_U3PL_REG_RCV_SEL_TRAF_CHK_VLD_BYTE_LEN 32
#define MPI_U3PL_REG_RCV_SEL_TRAF_CHK_VLD_BYTE_RESETVAL 0x00000000

#define MPI_U3PL_REG_SND_ALL_TRAF_CHK_VLD_BYTE_OFFSET 0x514
#define MPI_U3PL_REG_SND_ALL_TRAF_CHK_VLD_BYTE_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_ALL_TRAF_CHK_VLD_BYTE_SHIFT 0
#define MPI_U3PL_REG_SND_ALL_TRAF_CHK_VLD_BYTE_LEN 32
#define MPI_U3PL_REG_SND_ALL_TRAF_CHK_VLD_BYTE_RESETVAL 0x00000000

#define MPI_U3PL_REG_SND_SEL_TRAF_CHK_VLD_BYTE_OFFSET 0x518
#define MPI_U3PL_REG_SND_SEL_TRAF_CHK_VLD_BYTE_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_SND_SEL_TRAF_CHK_VLD_BYTE_SHIFT 0
#define MPI_U3PL_REG_SND_SEL_TRAF_CHK_VLD_BYTE_LEN 32
#define MPI_U3PL_REG_SND_SEL_TRAF_CHK_VLD_BYTE_RESETVAL 0x00000000

#define MPI_U3PL_REG_ERR_INS_MODE_OFFSET 0x600
#define MPI_U3PL_REG_ERR_INS_MULTI_EN_MASK 0x2
#define MPI_U3PL_REG_ERR_INS_MULTI_EN_SHIFT 1
#define MPI_U3PL_REG_ERR_INS_MULTI_EN_LEN 1
#define MPI_U3PL_REG_ERR_INS_MULTI_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_INS_SINGLE_EN_MASK 0x1
#define MPI_U3PL_REG_ERR_INS_SINGLE_EN_SHIFT 0
#define MPI_U3PL_REG_ERR_INS_SINGLE_EN_LEN 1
#define MPI_U3PL_REG_ERR_INS_SINGLE_EN_RESETVAL 0x0

#define MPI_U3PL_REG_ERR_INS_PKT_TYPE_OFFSET 0x604
#define MPI_U3PL_REG_ERR_INS_PKT_SUBTYPE_EN_MASK 0xFF0
#define MPI_U3PL_REG_ERR_INS_PKT_SUBTYPE_EN_SHIFT 4
#define MPI_U3PL_REG_ERR_INS_PKT_SUBTYPE_EN_LEN 8
#define MPI_U3PL_REG_ERR_INS_PKT_SUBTYPE_EN_RESETVAL 0x00
#define MPI_U3PL_REG_ERR_INS_PKT_TYPE_EN_MASK 0xF
#define MPI_U3PL_REG_ERR_INS_PKT_TYPE_EN_SHIFT 0
#define MPI_U3PL_REG_ERR_INS_PKT_TYPE_EN_LEN 4
#define MPI_U3PL_REG_ERR_INS_PKT_TYPE_EN_RESETVAL 0x0

#define MPI_U3PL_REG_ERR_INS_EPT_SEL_OFFSET 0x608
#define MPI_U3PL_REG_ERR_INS_SEL_ID_MASK 0x1FFE
#define MPI_U3PL_REG_ERR_INS_SEL_ID_SHIFT 1
#define MPI_U3PL_REG_ERR_INS_SEL_ID_LEN 12
#define MPI_U3PL_REG_ERR_INS_SEL_ID_RESETVAL 0x000
#define MPI_U3PL_REG_ERR_INS_SEL_ID_ALL_MASK 0x1
#define MPI_U3PL_REG_ERR_INS_SEL_ID_ALL_SHIFT 0
#define MPI_U3PL_REG_ERR_INS_SEL_ID_ALL_LEN 1
#define MPI_U3PL_REG_ERR_INS_SEL_ID_ALL_RESETVAL 0x0

#define MPI_U3PL_REG_ERR_INS_FIELD_CFG_OFFSET 0x60C
#define MPI_U3PL_REG_ERR_EPT_NUM_MASK 0xF00000
#define MPI_U3PL_REG_ERR_EPT_NUM_SHIFT 20
#define MPI_U3PL_REG_ERR_EPT_NUM_LEN 4
#define MPI_U3PL_REG_ERR_EPT_NUM_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_ROUTE_STR_MASK 0xFFFFF
#define MPI_U3PL_REG_ERR_ROUTE_STR_SHIFT 0
#define MPI_U3PL_REG_ERR_ROUTE_STR_LEN 20
#define MPI_U3PL_REG_ERR_ROUTE_STR_RESETVAL 0x00000

#define MPI_U3PL_REG_ERR_INS_FIELD_EN_OFFSET 0x610
#define MPI_U3PL_REG_ERR_LDMS_EN_MASK 0x20000
#define MPI_U3PL_REG_ERR_LDMS_EN_SHIFT 17
#define MPI_U3PL_REG_ERR_LDMS_EN_LEN 1
#define MPI_U3PL_REG_ERR_LDMS_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_LDM_TYPE_EN_MASK 0x10000
#define MPI_U3PL_REG_ERR_LDM_TYPE_EN_SHIFT 16
#define MPI_U3PL_REG_ERR_LDM_TYPE_EN_LEN 1
#define MPI_U3PL_REG_ERR_LDM_TYPE_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_RESP_CODE_EN_MASK 0x8000
#define MPI_U3PL_REG_ERR_RESP_CODE_EN_SHIFT 15
#define MPI_U3PL_REG_ERR_RESP_CODE_EN_LEN 1
#define MPI_U3PL_REG_ERR_RESP_CODE_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_NUM_HP_BUF_EN_MASK 0x4000
#define MPI_U3PL_REG_ERR_NUM_HP_BUF_EN_SHIFT 14
#define MPI_U3PL_REG_ERR_NUM_HP_BUF_EN_LEN 1
#define MPI_U3PL_REG_ERR_NUM_HP_BUF_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_LINK_SPEED_EN_MASK 0x2000
#define MPI_U3PL_REG_ERR_LINK_SPEED_EN_SHIFT 13
#define MPI_U3PL_REG_ERR_LINK_SPEED_EN_LEN 1
#define MPI_U3PL_REG_ERR_LINK_SPEED_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_CRC_EN_MASK 0x1000
#define MPI_U3PL_REG_ERR_CRC_EN_SHIFT 12
#define MPI_U3PL_REG_ERR_CRC_EN_LEN 1
#define MPI_U3PL_REG_ERR_CRC_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_LEN_MISMATCH_EN_MASK 0x800
#define MPI_U3PL_REG_ERR_LEN_MISMATCH_EN_SHIFT 11
#define MPI_U3PL_REG_ERR_LEN_MISMATCH_EN_LEN 1
#define MPI_U3PL_REG_ERR_LEN_MISMATCH_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_LEN_MAX_EN_MASK 0x400
#define MPI_U3PL_REG_ERR_LEN_MAX_EN_SHIFT 10
#define MPI_U3PL_REG_ERR_LEN_MAX_EN_LEN 1
#define MPI_U3PL_REG_ERR_LEN_MAX_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_LPF_EN_MASK 0x200
#define MPI_U3PL_REG_ERR_LPF_EN_SHIFT 9
#define MPI_U3PL_REG_ERR_LPF_EN_LEN 1
#define MPI_U3PL_REG_ERR_LPF_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_SETUP_EN_MASK 0x100
#define MPI_U3PL_REG_ERR_SETUP_EN_SHIFT 8
#define MPI_U3PL_REG_ERR_SETUP_EN_LEN 1
#define MPI_U3PL_REG_ERR_SETUP_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_SEQ_NUM_EN_MASK 0x80
#define MPI_U3PL_REG_ERR_SEQ_NUM_EN_SHIFT 7
#define MPI_U3PL_REG_ERR_SEQ_NUM_EN_LEN 1
#define MPI_U3PL_REG_ERR_SEQ_NUM_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_TT_EN_MASK 0x40
#define MPI_U3PL_REG_ERR_TT_EN_SHIFT 6
#define MPI_U3PL_REG_ERR_TT_EN_LEN 1
#define MPI_U3PL_REG_ERR_TT_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_EPT_NUM_EN_MASK 0x20
#define MPI_U3PL_REG_ERR_EPT_NUM_EN_SHIFT 5
#define MPI_U3PL_REG_ERR_EPT_NUM_EN_LEN 1
#define MPI_U3PL_REG_ERR_EPT_NUM_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_DIR_EN_MASK 0x10
#define MPI_U3PL_REG_ERR_DIR_EN_SHIFT 4
#define MPI_U3PL_REG_ERR_DIR_EN_LEN 1
#define MPI_U3PL_REG_ERR_DIR_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_SUBTYPE_EN_MASK 0x8
#define MPI_U3PL_REG_ERR_SUBTYPE_EN_SHIFT 3
#define MPI_U3PL_REG_ERR_SUBTYPE_EN_LEN 1
#define MPI_U3PL_REG_ERR_SUBTYPE_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_DEV_ADDR_EN_MASK 0x4
#define MPI_U3PL_REG_ERR_DEV_ADDR_EN_SHIFT 2
#define MPI_U3PL_REG_ERR_DEV_ADDR_EN_LEN 1
#define MPI_U3PL_REG_ERR_DEV_ADDR_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_ROUTE_STR_EN_MASK 0x2
#define MPI_U3PL_REG_ERR_ROUTE_STR_EN_SHIFT 1
#define MPI_U3PL_REG_ERR_ROUTE_STR_EN_LEN 1
#define MPI_U3PL_REG_ERR_ROUTE_STR_EN_RESETVAL 0x0
#define MPI_U3PL_REG_ERR_TYPE_EN_MASK 0x1
#define MPI_U3PL_REG_ERR_TYPE_EN_SHIFT 0
#define MPI_U3PL_REG_ERR_TYPE_EN_LEN 1
#define MPI_U3PL_REG_ERR_TYPE_EN_RESETVAL 0x0

#define MPI_U3PL_REG_ERR_INS_STATUS_OFFSET 0x614
#define MPI_U3PL_REG_ERR_INS_DONE_MASK 0x1
#define MPI_U3PL_REG_ERR_INS_DONE_SHIFT 0
#define MPI_U3PL_REG_ERR_INS_DONE_LEN 1
#define MPI_U3PL_REG_ERR_INS_DONE_RESETVAL 0x0

#define MPI_U3PL_REG_ERR_INS_PKT_CNT_OFFSET 0x618
#define MPI_U3PL_REG_ERR_INS_PKT_CNT_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_ERR_INS_PKT_CNT_SHIFT 0
#define MPI_U3PL_REG_ERR_INS_PKT_CNT_LEN 48
#define MPI_U3PL_REG_ERR_INS_PKT_CNT_RESETVAL 0x000000000000

#define MPI_U3PL_REG_PM_TIMER_UNIT_OFFSET 0x800
#define MPI_U3PL_REG_PM_1US_UNIT_SUSPEND_MASK 0x7FC0000
#define MPI_U3PL_REG_PM_1US_UNIT_SUSPEND_SHIFT 18
#define MPI_U3PL_REG_PM_1US_UNIT_SUSPEND_LEN 9
#define MPI_U3PL_REG_PM_1US_UNIT_SUSPEND_RESETVAL 0x014
#define MPI_U3PL_REG_PM_1US_UNIT_GEN1_MASK 0x3FE00
#define MPI_U3PL_REG_PM_1US_UNIT_GEN1_SHIFT 9
#define MPI_U3PL_REG_PM_1US_UNIT_GEN1_LEN 9
#define MPI_U3PL_REG_PM_1US_UNIT_GEN1_RESETVAL 0x068
#define MPI_U3PL_REG_PM_1US_UNIT_GEN2_MASK 0x1FF
#define MPI_U3PL_REG_PM_1US_UNIT_GEN2_SHIFT 0
#define MPI_U3PL_REG_PM_1US_UNIT_GEN2_LEN 9
#define MPI_U3PL_REG_PM_1US_UNIT_GEN2_RESETVAL 0x0A0

#define MPI_U3PL_REG_PM_TIMER_THLD_OFFSET 0x804
#define MPI_U3PL_REG_PM_U3_REINI_TIMER_THLD_MASK 0xFFC00000
#define MPI_U3PL_REG_PM_U3_REINI_TIMER_THLD_SHIFT 22
#define MPI_U3PL_REG_PM_U3_REINI_TIMER_THLD_LEN 10
#define MPI_U3PL_REG_PM_U3_REINI_TIMER_THLD_RESETVAL 0x187
#define MPI_U3PL_REG_PORT_CFG_THLD_MASK 0x3F0000
#define MPI_U3PL_REG_PORT_CFG_THLD_SHIFT 16
#define MPI_U3PL_REG_PORT_CFG_THLD_LEN 6
#define MPI_U3PL_REG_PORT_CFG_THLD_RESETVAL 0x14
#define MPI_U3PL_REG_RESET_ERR_THLD_MASK 0xFFF0
#define MPI_U3PL_REG_RESET_ERR_THLD_SHIFT 4
#define MPI_U3PL_REG_RESET_ERR_THLD_LEN 12
#define MPI_U3PL_REG_RESET_ERR_THLD_RESETVAL 0x30C
#define MPI_U3PL_REG_U1_MIN_RES_THLD_MASK 0xF
#define MPI_U3PL_REG_U1_MIN_RES_THLD_SHIFT 0
#define MPI_U3PL_REG_U1_MIN_RES_THLD_LEN 4
#define MPI_U3PL_REG_U1_MIN_RES_THLD_RESETVAL 0x3

#define MPI_U3PL_REG_PM_DEV_STC_EN_OFFSET 0x808
#define MPI_U3PL_REG_PM_DEV_STC_EN_MASK 0x1
#define MPI_U3PL_REG_PM_DEV_STC_EN_SHIFT 0
#define MPI_U3PL_REG_PM_DEV_STC_EN_LEN 1
#define MPI_U3PL_REG_PM_DEV_STC_EN_RESETVAL 0x0

#define MPI_U3PL_REG_PM_256US_UNIT_OFFSET 0x80C
#define MPI_U3PL_REG_PM_256US_UNIT_MASK 0x1FF
#define MPI_U3PL_REG_PM_256US_UNIT_SHIFT 0
#define MPI_U3PL_REG_PM_256US_UNIT_LEN 9
#define MPI_U3PL_REG_PM_256US_UNIT_RESETVAL 0x0FF

#define MPI_U3PL_REG_PM_FUNC_CFG_OFFSET 0x814
#define MPI_U3PL_REG_LINK_DISSCRAMBLE_EN_MASK 0x4
#define MPI_U3PL_REG_LINK_DISSCRAMBLE_EN_SHIFT 2
#define MPI_U3PL_REG_LINK_DISSCRAMBLE_EN_LEN 1
#define MPI_U3PL_REG_LINK_DISSCRAMBLE_EN_RESETVAL 0x0
#define MPI_U3PL_REG_PM_LP_MODE_MASK 0x3
#define MPI_U3PL_REG_PM_LP_MODE_SHIFT 0
#define MPI_U3PL_REG_PM_LP_MODE_LEN 2
#define MPI_U3PL_REG_PM_LP_MODE_RESETVAL 0x3

#define MPI_U3PL_REG_PM_LMP_CHK_EN_OFFSET 0x818
#define MPI_U3PL_REG_LMP_RECOV_CLR_EN_MASK 0x2
#define MPI_U3PL_REG_LMP_RECOV_CLR_EN_SHIFT 1
#define MPI_U3PL_REG_LMP_RECOV_CLR_EN_LEN 1
#define MPI_U3PL_REG_LMP_RECOV_CLR_EN_RESETVAL 0x0
#define MPI_U3PL_REG_PM_LMP_CHK_EN_MASK 0x1
#define MPI_U3PL_REG_PM_LMP_CHK_EN_SHIFT 0
#define MPI_U3PL_REG_PM_LMP_CHK_EN_LEN 1
#define MPI_U3PL_REG_PM_LMP_CHK_EN_RESETVAL 0x1

#define MPI_U3PL_REG_PM_ERR_HIS_OFFSET 0x880
#define MPI_U3PL_REG_U3_EXIT_RE_INIT_MASK 0x40
#define MPI_U3PL_REG_U3_EXIT_RE_INIT_SHIFT 6
#define MPI_U3PL_REG_U3_EXIT_RE_INIT_LEN 1
#define MPI_U3PL_REG_U3_EXIT_RE_INIT_RESETVAL 0x0
#define MPI_U3PL_REG_RESET_ERR_TIMEOUT_MASK 0x20
#define MPI_U3PL_REG_RESET_ERR_TIMEOUT_SHIFT 5
#define MPI_U3PL_REG_RESET_ERR_TIMEOUT_LEN 1
#define MPI_U3PL_REG_RESET_ERR_TIMEOUT_RESETVAL 0x0
#define MPI_U3PL_REG_PORT_CFG_TIMEOUT_MASK 0x10
#define MPI_U3PL_REG_PORT_CFG_TIMEOUT_SHIFT 4
#define MPI_U3PL_REG_PORT_CFG_TIMEOUT_LEN 1
#define MPI_U3PL_REG_PORT_CFG_TIMEOUT_RESETVAL 0x0
#define MPI_U3PL_REG_DIRECTION_ERR_MASK 0x8
#define MPI_U3PL_REG_DIRECTION_ERR_SHIFT 3
#define MPI_U3PL_REG_DIRECTION_ERR_LEN 1
#define MPI_U3PL_REG_DIRECTION_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_NUM_HP_BUF_ERR_MASK 0x4
#define MPI_U3PL_REG_NUM_HP_BUF_ERR_SHIFT 2
#define MPI_U3PL_REG_NUM_HP_BUF_ERR_LEN 1
#define MPI_U3PL_REG_NUM_HP_BUF_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_LINK_SPEED_ERR_MASK 0x2
#define MPI_U3PL_REG_LINK_SPEED_ERR_SHIFT 1
#define MPI_U3PL_REG_LINK_SPEED_ERR_LEN 1
#define MPI_U3PL_REG_LINK_SPEED_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_REP_CODE_ERR_MASK 0x1
#define MPI_U3PL_REG_REP_CODE_ERR_SHIFT 0
#define MPI_U3PL_REG_REP_CODE_ERR_LEN 1
#define MPI_U3PL_REG_REP_CODE_ERR_RESETVAL 0x0

#define MPI_U3PL_REG_PM_FLA_U2_TIME_STA_OFFSET 0x8A0
#define MPI_U3PL_REG_FLA_MASK 0x100
#define MPI_U3PL_REG_FLA_SHIFT 8
#define MPI_U3PL_REG_FLA_LEN 1
#define MPI_U3PL_REG_FLA_RESETVAL 0x0
#define MPI_U3PL_REG_RX_U2_INAC_TIME_MASK 0xFF
#define MPI_U3PL_REG_RX_U2_INAC_TIME_SHIFT 0
#define MPI_U3PL_REG_RX_U2_INAC_TIME_LEN 8
#define MPI_U3PL_REG_RX_U2_INAC_TIME_RESETVAL 0x00

#define MPI_U3PL_REG_PSM_CURR_ST_OFFSET 0x8A4
#define MPI_U3PL_REG_PSM_CURR_ST_MASK 0x1F
#define MPI_U3PL_REG_PSM_CURR_ST_SHIFT 0
#define MPI_U3PL_REG_PSM_CURR_ST_LEN 5
#define MPI_U3PL_REG_PSM_CURR_ST_RESETVAL 0x00

#define MPI_U3PL_REG_PTM_LDM_EN_OFFSET 0x900
#define MPI_U3PL_REG_PTM_LDM_EN_MASK 0x1
#define MPI_U3PL_REG_PTM_LDM_EN_SHIFT 0
#define MPI_U3PL_REG_PTM_LDM_EN_LEN 1
#define MPI_U3PL_REG_PTM_LDM_EN_RESETVAL 0x0

#define MPI_U3PL_REG_RESP_DELAY_THLD_OFFSET 0x904
#define MPI_U3PL_REG_RESP_DELAY_THLD_MASK 0x1FF
#define MPI_U3PL_REG_RESP_DELAY_THLD_SHIFT 0
#define MPI_U3PL_REG_RESP_DELAY_THLD_LEN 9
#define MPI_U3PL_REG_RESP_DELAY_THLD_RESETVAL 0x07D

#define MPI_U3PL_REG_PTM_CURR_ST_OFFSET 0x908
#define MPI_U3PL_REG_PTM_CURR_ST_MASK 0x3
#define MPI_U3PL_REG_PTM_CURR_ST_SHIFT 0
#define MPI_U3PL_REG_PTM_CURR_ST_LEN 2
#define MPI_U3PL_REG_PTM_CURR_ST_RESETVAL 0x0

#define MPI_U3PL_REG_PTM_RSP_DLY_TIIMEOUT_OFFSET 0x90C
#define MPI_U3PL_REG_PTM_RSP_DLY_TIMEOUT_MASK 0x1
#define MPI_U3PL_REG_PTM_RSP_DLY_TIMEOUT_SHIFT 0
#define MPI_U3PL_REG_PTM_RSP_DLY_TIMEOUT_LEN 1
#define MPI_U3PL_REG_PTM_RSP_DLY_TIMEOUT_RESETVAL 0x0

#define MPI_U3PL_REG_PL_MPI_CTRL_OFFSET 0xC00
#define MPI_U3PL_REG_RDY_LAST_NUM_MASK 0xFF0000
#define MPI_U3PL_REG_RDY_LAST_NUM_SHIFT 16
#define MPI_U3PL_REG_RDY_LAST_NUM_LEN 8
#define MPI_U3PL_REG_RDY_LAST_NUM_RESETVAL 0x00
#define MPI_U3PL_REG_RDY_DELAY_NUM_MASK 0xFF
#define MPI_U3PL_REG_RDY_DELAY_NUM_SHIFT 0
#define MPI_U3PL_REG_RDY_DELAY_NUM_LEN 8
#define MPI_U3PL_REG_RDY_DELAY_NUM_RESETVAL 0x04

#define MPI_U3PL_REG_PL_INT_SET_OFFSET 0xC30
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_SET_MASK 0x2
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_SET_SHIFT 1
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_SET_LEN 1
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_SET_RESETVAL 0x0
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_SET_MASK 0x1
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_SET_SHIFT 0
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_SET_LEN 1
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_SET_RESETVAL 0x0

#define MPI_U3PL_REG_PL_INT_EN_OFFSET 0xC70
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_EN_MASK 0x2
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_EN_SHIFT 1
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_EN_LEN 1
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_INT_EN_RESETVAL 0x0
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_EN_MASK 0x1
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_EN_SHIFT 0
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_EN_LEN 1
#define MPI_U3PL_REG_PR_WPR_ABORT_INT_EN_RESETVAL 0x0

#define MPI_U3PL_REG_PL_INT_OFFSET 0xCB0
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_MASK 0x2
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_SHIFT 1
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_LEN 1
#define MPI_U3PL_REG_LOOPBACK_EXIT_ERR_RESETVAL 0x0
#define MPI_U3PL_REG_PR_WPR_ABORT_MASK 0x1
#define MPI_U3PL_REG_PR_WPR_ABORT_SHIFT 0
#define MPI_U3PL_REG_PR_WPR_ABORT_LEN 1
#define MPI_U3PL_REG_PR_WPR_ABORT_RESETVAL 0x0

#define MPI_U3PL_REG_PL_RES0_OFFSET 0xD00
#define MPI_U3PL_REG_PL_RES0_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_PL_RES0_SHIFT 0
#define MPI_U3PL_REG_PL_RES0_LEN 32
#define MPI_U3PL_REG_PL_RES0_RESETVAL 0x00000000

#define MPI_U3PL_REG_PL_RES1_OFFSET 0xD04
#define MPI_U3PL_REG_PL_RES1_MASK 0xFFFFFFFF
#define MPI_U3PL_REG_PL_RES1_SHIFT 0
#define MPI_U3PL_REG_PL_RES1_LEN 32
#define MPI_U3PL_REG_PL_RES1_RESETVAL 0x00000000


#endif // __MPI_U3PL_REG_ADDR_DEFINE_H__
