

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_2'
================================================================
* Date:           Mon Oct 28 11:01:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504                     |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1                     |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516                    |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13                    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525    |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534  |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555                    |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10                    |       35|       35|  0.350 us|  0.350 us|   35|   35|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_4_VITIS_LOOP_156_5   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_157_6_VITIS_LOOP_158_7  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    823|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|     981|   4500|    -|
|Memory           |        -|    -|     576|    144|    -|
|Multiplexer      |        -|    -|       -|   1459|    -|
|Register         |        -|    -|    1140|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|    2697|   6926|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|       2|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504                     |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1                     |        0|   0|    8|    55|    0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525    |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9    |        0|   0|  209|   359|    0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555                    |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10                    |        0|   0|  123|   147|    0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534  |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        0|   0|  212|   573|    0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516                    |maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13                    |        0|   0|   99|   140|    0|
    |mul_31ns_32ns_63_2_1_U45                                                 |mul_31ns_32ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32ns_31ns_63_2_1_U46                                                 |mul_32ns_31ns_63_2_1                                          |        0|   4|  165|    50|    0|
    |mul_32s_32s_32_1_1_U47                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U48                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U49                                                   |mul_32s_32s_32_1_1                                            |        0|   0|    0|  1042|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                    |                                                              |        0|   8|  981|  4500|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U    |acc_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_U    |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_1_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_2_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_3_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_4_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_5_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_6_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    |buf_7_U  |buf_RAM_2P_LUTRAM_1R1W  |        0|  64|  16|    0|    32|   32|     1|         1024|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                        |        0| 576| 144|    0|   288|  288|     9|         9216|
    +---------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                     Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_752_p2                                                                 |         +|   0|  0|  39|          32|           1|
    |add_ln155_fu_727_p2                                                                   |         +|   0|  0|  70|          63|           1|
    |add_ln157_fu_793_p2                                                                   |         +|   0|  0|  39|          32|           1|
    |add_ln158_fu_816_p2                                                                   |         +|   0|  0|  38|          31|           1|
    |sub131_fu_694_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub137_fu_700_p2                                                                      |         +|   0|  0|  39|          32|           2|
    |sub_fu_689_p2                                                                         |         +|   0|  0|  39|          32|           2|
    |yp_1_fu_827_p2                                                                        |         +|   0|  0|  38|          31|           1|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_out_r_TREADY                    |       and|   0|  0|   2|           1|           1|
    |cmp130_not29_fu_763_p2                                                                |      icmp|   0|  0|  39|          32|          32|
    |cmp130_not_mid1_fu_758_p2                                                             |      icmp|   0|  0|  39|          32|          32|
    |cmp132_not_fu_822_p2                                                                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln125_fu_606_p2                                                                  |      icmp|   0|  0|  39|          32|           2|
    |icmp_ln153_fu_621_p2                                                                  |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln155_fu_722_p2                                                                  |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln156_fu_739_p2                                                                  |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln157_fu_788_p2                                                                  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln158_fu_799_p2                                                                  |      icmp|   0|  0|  38|          31|          31|
    |ap_block_state1                                                                       |        or|   0|  0|   2|           1|           1|
    |select_ln155_1_fu_768_p3                                                              |    select|   0|  0|   2|           1|           1|
    |select_ln155_2_fu_776_p3                                                              |    select|   0|  0|  32|           1|          32|
    |select_ln155_fu_744_p3                                                                |    select|   0|  0|  31|           1|           1|
    |select_ln157_fu_804_p3                                                                |    select|   0|  0|  31|           1|           1|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                 |          |   0|  0| 823|         609|         305|
    +--------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |acc_address1               |  159|         36|    5|        180|
    |acc_ce0                    |    9|          2|    1|          2|
    |acc_ce1                    |   25|          5|    1|          5|
    |acc_d1                     |   25|          5|   32|        160|
    |acc_we1                    |   25|          5|    1|          5|
    |ap_NS_fsm                  |  229|         53|    1|         53|
    |buf_1_address0             |   14|          3|    5|         15|
    |buf_1_address1             |   20|          4|    5|         20|
    |buf_1_ce0                  |   14|          3|    1|          3|
    |buf_1_ce1                  |   20|          4|    1|          4|
    |buf_1_d1                   |   20|          4|   32|        128|
    |buf_1_we1                  |   20|          4|    1|          4|
    |buf_2_address0             |   14|          3|    5|         15|
    |buf_2_address1             |   20|          4|    5|         20|
    |buf_2_ce0                  |   14|          3|    1|          3|
    |buf_2_ce1                  |   20|          4|    1|          4|
    |buf_2_d1                   |   20|          4|   32|        128|
    |buf_2_we1                  |   20|          4|    1|          4|
    |buf_3_address0             |   14|          3|    5|         15|
    |buf_3_address1             |   20|          4|    5|         20|
    |buf_3_ce0                  |   14|          3|    1|          3|
    |buf_3_ce1                  |   20|          4|    1|          4|
    |buf_3_d1                   |   20|          4|   32|        128|
    |buf_3_we1                  |   20|          4|    1|          4|
    |buf_4_address0             |   14|          3|    5|         15|
    |buf_4_address1             |   20|          4|    5|         20|
    |buf_4_ce0                  |   14|          3|    1|          3|
    |buf_4_ce1                  |   20|          4|    1|          4|
    |buf_4_d1                   |   20|          4|   32|        128|
    |buf_4_we1                  |   20|          4|    1|          4|
    |buf_5_address0             |   14|          3|    5|         15|
    |buf_5_address1             |   20|          4|    5|         20|
    |buf_5_ce0                  |   14|          3|    1|          3|
    |buf_5_ce1                  |   20|          4|    1|          4|
    |buf_5_d1                   |   20|          4|   32|        128|
    |buf_5_we1                  |   20|          4|    1|          4|
    |buf_6_address0             |   14|          3|    5|         15|
    |buf_6_address1             |   20|          4|    5|         20|
    |buf_6_ce0                  |   14|          3|    1|          3|
    |buf_6_ce1                  |   20|          4|    1|          4|
    |buf_6_d1                   |   20|          4|   32|        128|
    |buf_6_we1                  |   20|          4|    1|          4|
    |buf_7_address0             |   14|          3|    5|         15|
    |buf_7_address1             |   20|          4|    5|         20|
    |buf_7_ce0                  |   14|          3|    1|          3|
    |buf_7_ce1                  |   20|          4|    1|          4|
    |buf_7_d1                   |   20|          4|   32|        128|
    |buf_7_we1                  |   20|          4|    1|          4|
    |buf_address0               |   14|          3|    5|         15|
    |buf_address1               |   20|          4|    5|         20|
    |buf_ce0                    |   14|          3|    1|          3|
    |buf_ce1                    |   20|          4|    1|          4|
    |buf_d1                     |   20|          4|   32|        128|
    |buf_we1                    |   20|          4|    1|          4|
    |in_r_TDATA_blk_n           |    9|          2|    1|          2|
    |in_r_TREADY_int_regslice   |   20|          4|    1|          4|
    |indvar_flatten20_fu_198    |    9|          2|   63|        126|
    |indvar_flatten6_reg_482    |    9|          2|   32|         64|
    |num_img_fu_194             |    9|          2|   32|         64|
    |out_r_TDATA_blk_n          |    9|          2|    1|          2|
    |out_r_TDATA_int_regslice   |   20|          4|   64|        256|
    |out_r_TVALID_int_regslice  |   20|          4|    1|          4|
    |xp_reg_493                 |    9|          2|   31|         62|
    |yp_fu_190                  |    9|          2|   31|         62|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      | 1459|        308|  658|       2443|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |IFMCH_curr                                                                            |  32|   0|   32|          0|
    |IFMDim_curr                                                                           |  32|   0|   32|          0|
    |KER_bound_reg_944                                                                     |  32|   0|   32|          0|
    |KER_size_0_reg_886                                                                    |  32|   0|   32|          0|
    |KER_size_1_reg_939                                                                    |  32|   0|   32|          0|
    |add_ln155_reg_989                                                                     |  63|   0|   63|          0|
    |add_ln157_reg_1017                                                                    |  32|   0|   32|          0|
    |add_ln158_reg_1027                                                                    |  31|   0|   31|          0|
    |ap_CS_fsm                                                                             |  52|   0|   52|          0|
    |cmp132_not_reg_1032                                                                   |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_139_1_fu_504_ap_start_reg                     |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_160_8_VITIS_LOOP_161_9_fu_525_ap_start_reg    |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_171_10_fu_555_ap_start_reg                    |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12_fu_534_ap_start_reg  |   1|   0|    1|          0|
    |grp_maxpool_CIF_0_2_Pipeline_VITIS_LOOP_214_13_fu_516_ap_start_reg                    |   1|   0|    1|          0|
    |icmp_ln153_reg_882                                                                    |   1|   0|    1|          0|
    |indvar_flatten20_fu_198                                                               |  63|   0|   63|          0|
    |indvar_flatten6_reg_482                                                               |  32|   0|   32|          0|
    |mul_ln154_1_reg_981                                                                   |  63|   0|   63|          0|
    |mul_ln154_reg_976                                                                     |  63|   0|   63|          0|
    |num_img_fu_194                                                                        |  32|   0|   32|          0|
    |pool_out_bound_reg_912                                                                |  31|   0|   31|          0|
    |select_ln155_1_reg_999                                                                |   1|   0|    1|          0|
    |select_ln155_2_reg_1004                                                               |  32|   0|   32|          0|
    |select_ln155_reg_994                                                                  |  31|   0|   31|          0|
    |sub131_reg_955                                                                        |  32|   0|   32|          0|
    |sub137_reg_961                                                                        |  32|   0|   32|          0|
    |sub_reg_949                                                                           |  32|   0|   32|          0|
    |tmp_3_reg_966                                                                         |  32|   0|   33|          1|
    |tmp_5_reg_971                                                                         |  31|   0|   32|          1|
    |trunc_ln158_reg_1022                                                                  |   3|   0|    3|          0|
    |valIn_data_1_reg_851                                                                  |  32|   0|   32|          0|
    |valIn_data_2_reg_857                                                                  |  32|   0|   32|          0|
    |valIn_data_3_reg_863                                                                  |  32|   0|   32|          0|
    |valIn_data_4_reg_868                                                                  |  32|   0|   32|          0|
    |valIn_data_5_reg_874                                                                  |  32|   0|   32|          0|
    |valIn_data_reg_845                                                                    |  32|   0|   32|          0|
    |xp_reg_493                                                                            |  31|   0|   31|          0|
    |yp_fu_190                                                                             |  31|   0|   31|          0|
    |zext_ln156_reg_1009                                                                   |  31|   0|   32|          1|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 |1140|   0| 1143|          3|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+--------------+-----+-----+--------------+-----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  maxpool_CIF_0_2|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  maxpool_CIF_0_2|  return value|
|in_r_TDATA    |   in|   64|          axis|             in_r|       pointer|
|in_r_TVALID   |   in|    1|          axis|             in_r|       pointer|
|in_r_TREADY   |  out|    1|          axis|             in_r|       pointer|
|out_r_TDATA   |  out|   64|          axis|            out_r|       pointer|
|out_r_TVALID  |  out|    1|          axis|            out_r|       pointer|
|out_r_TREADY  |   in|    1|          axis|            out_r|       pointer|
+--------------+-----+-----+--------------+-----------------+--------------+

