INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol w_AND_SCALAR, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica/project_1/project_1.srcs/sources_1/new/top.v:12]
INFO: [VRFC 10-2458] undeclared symbol w_OR_SCALAR, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica/project_1/project_1.srcs/sources_1/new/top.v:13]
INFO: [VRFC 10-2458] undeclared symbol w_XOR_SCALAR, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica/project_1/project_1.srcs/sources_1/new/top.v:14]
INFO: [VRFC 10-2458] undeclared symbol w_NOT_SCALAR, assumed default net type wire [C:/Users/ilpes/Desktop/Didattica/project_1/project_1.srcs/sources_1/new/top.v:15]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/ilpes/Desktop/Didattica/project_1/project_1.srcs/sources_1/new/top.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilpes/Desktop/Didattica/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
