

================================================================
== Vivado HLS Report for 'image_filter'
================================================================
* Date:           Wed Mar 30 11:12:48 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      6.11|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |  174|  6284814|  166|  2125726| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: cols_read [1/1] 0.00ns
codeRepl:18  %cols_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %cols)

ST_1: rows_read [1/1] 0.00ns
codeRepl:19  %rows_read = call i32 @_ssdm_op_Read.ap_stable.i32(i32 %rows)

ST_1: p_src_data_stream_0_V [1/1] 0.00ns
codeRepl:20  %p_src_data_stream_0_V = alloca i8, align 1

ST_1: p_src_data_stream_1_V [1/1] 0.00ns
codeRepl:23  %p_src_data_stream_1_V = alloca i8, align 1

ST_1: p_src_data_stream_2_V [1/1] 0.00ns
codeRepl:26  %p_src_data_stream_2_V = alloca i8, align 1

ST_1: p_dst_data_stream_0_V [1/1] 0.00ns
codeRepl:29  %p_dst_data_stream_0_V = alloca i8, align 1

ST_1: p_dst_data_stream_1_V [1/1] 0.00ns
codeRepl:32  %p_dst_data_stream_1_V = alloca i8, align 1

ST_1: p_dst_data_stream_2_V [1/1] 0.00ns
codeRepl:35  %p_dst_data_stream_2_V = alloca i8, align 1

ST_1: src0_data_stream_0_V [1/1] 0.00ns
codeRepl:38  %src0_data_stream_0_V = alloca i8, align 1

ST_1: src0_data_stream_1_V [1/1] 0.00ns
codeRepl:41  %src0_data_stream_1_V = alloca i8, align 1

ST_1: src0_data_stream_2_V [1/1] 0.00ns
codeRepl:44  %src0_data_stream_2_V = alloca i8, align 1

ST_1: src1_data_stream_0_V [1/1] 0.00ns
codeRepl:47  %src1_data_stream_0_V = alloca i8, align 1

ST_1: src1_data_stream_1_V [1/1] 0.00ns
codeRepl:50  %src1_data_stream_1_V = alloca i8, align 1

ST_1: src1_data_stream_2_V [1/1] 0.00ns
codeRepl:53  %src1_data_stream_2_V = alloca i8, align 1

ST_1: mask_data_stream_0_V [1/1] 0.00ns
codeRepl:56  %mask_data_stream_0_V = alloca i8, align 1

ST_1: dmask_data_stream_0_V [1/1] 0.00ns
codeRepl:59  %dmask_data_stream_0_V = alloca i8, align 1

ST_1: gray_data_stream_0_V [1/1] 0.00ns
codeRepl:62  %gray_data_stream_0_V = alloca i8, align 1

ST_1: call_ret [1/1] 0.00ns
codeRepl:72  %call_ret = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } @image_filter_Block__proc(i32 %rows_read, i32 %cols_read)

ST_1: p_src_cols_V_2_loc_channel1 [1/1] 0.00ns
codeRepl:73  %p_src_cols_V_2_loc_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 9

ST_1: p_src_cols_V_2_loc_channel [1/1] 0.00ns
codeRepl:74  %p_src_cols_V_2_loc_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 8

ST_1: p_src_rows_V_2_loc_channel1 [1/1] 0.00ns
codeRepl:75  %p_src_rows_V_2_loc_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 7

ST_1: p_src_rows_V_2_loc_channel [1/1] 0.00ns
codeRepl:76  %p_src_rows_V_2_loc_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 6

ST_1: p_dst_cols_V_channel [1/1] 0.00ns
codeRepl:77  %p_dst_cols_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 5

ST_1: p_dst_cols_V [1/1] 0.00ns
codeRepl:78  %p_dst_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 4

ST_1: p_dst_rows_V_channel [1/1] 0.00ns
codeRepl:79  %p_dst_rows_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 3

ST_1: p_dst_rows_V [1/1] 0.00ns
codeRepl:80  %p_dst_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 2

ST_1: p_src_cols_V_channel [1/1] 0.00ns
codeRepl:81  %p_src_cols_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 1

ST_1: p_src_rows_V_channel [1/1] 0.00ns
codeRepl:82  %p_src_rows_V_channel = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 0

ST_1: p_src_rows_V_channel1 [1/1] 0.00ns
codeRepl:83  %p_src_rows_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 10

ST_1: p_src_cols_V_channel1 [1/1] 0.00ns
codeRepl:84  %p_src_cols_V_channel1 = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret, 11

ST_1: stg_45 [2/2] 1.57ns
codeRepl:85  call fastcc void @image_filter_AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12 %p_src_rows_V_channel, i12 %p_src_cols_V_channel, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V)


 <State 2>: 0.00ns
ST_2: stg_46 [1/2] 0.00ns
codeRepl:85  call fastcc void @image_filter_AXIvideo2Mat(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, i12 %p_src_rows_V_channel, i12 %p_src_cols_V_channel, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V)


 <State 3>: 0.00ns
ST_3: call_ret1 [2/2] 0.00ns
codeRepl:86  %call_ret1 = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12 } @image_filter_Block_Mat.exit1220_proc1(i12 %p_src_rows_V_2_loc_channel, i12 %p_src_cols_V_2_loc_channel, i12 %p_src_rows_V_channel1, i12 %p_src_cols_V_channel1, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V)


 <State 4>: 0.00ns
ST_4: call_ret1 [1/2] 0.00ns
codeRepl:86  %call_ret1 = call fastcc { i12, i12, i12, i12, i12, i12, i12, i12 } @image_filter_Block_Mat.exit1220_proc1(i12 %p_src_rows_V_2_loc_channel, i12 %p_src_cols_V_2_loc_channel, i12 %p_src_rows_V_channel1, i12 %p_src_cols_V_channel1, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_2_V, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V)

ST_4: src0_rows_V [1/1] 0.00ns
codeRepl:87  %src0_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 0

ST_4: src0_cols_V [1/1] 0.00ns
codeRepl:88  %src0_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 1

ST_4: src1_rows_V [1/1] 0.00ns
codeRepl:89  %src1_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 2

ST_4: src1_cols_V [1/1] 0.00ns
codeRepl:90  %src1_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 3

ST_4: mask_rows_V [1/1] 0.00ns
codeRepl:91  %mask_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 4

ST_4: mask_cols_V [1/1] 0.00ns
codeRepl:92  %mask_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 5

ST_4: dmask_rows_V [1/1] 0.00ns
codeRepl:93  %dmask_rows_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 6

ST_4: dmask_cols_V [1/1] 0.00ns
codeRepl:94  %dmask_cols_V = extractvalue { i12, i12, i12, i12, i12, i12, i12, i12 } %call_ret1, 7


 <State 5>: 0.00ns
ST_5: call_ret2 [2/2] 0.00ns
codeRepl:95  %call_ret2 = call fastcc { i12, i12 } @image_filter_Block_Mat.exit1222_proc1(i12 %p_src_rows_V_2_loc_channel1, i12 %p_src_cols_V_2_loc_channel1, i12 %src0_rows_V, i12 %src0_cols_V, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i8* %gray_data_stream_0_V)


 <State 6>: 0.00ns
ST_6: call_ret2 [1/2] 0.00ns
codeRepl:95  %call_ret2 = call fastcc { i12, i12 } @image_filter_Block_Mat.exit1222_proc1(i12 %p_src_rows_V_2_loc_channel1, i12 %p_src_cols_V_2_loc_channel1, i12 %src0_rows_V, i12 %src0_cols_V, i8* %src0_data_stream_0_V, i8* %src0_data_stream_1_V, i8* %src0_data_stream_2_V, i8* %gray_data_stream_0_V)

ST_6: gray_rows_V [1/1] 0.00ns
codeRepl:96  %gray_rows_V = extractvalue { i12, i12 } %call_ret2, 0

ST_6: gray_cols_V [1/1] 0.00ns
codeRepl:97  %gray_cols_V = extractvalue { i12, i12 } %call_ret2, 1


 <State 7>: 1.84ns
ST_7: stg_61 [2/2] 1.84ns
codeRepl:98  call fastcc void @image_filter_FAST_t_opr(i12 %gray_rows_V, i12 %gray_cols_V, i8* %gray_data_stream_0_V, i8* %mask_data_stream_0_V)


 <State 8>: 0.00ns
ST_8: stg_62 [1/2] 0.00ns
codeRepl:98  call fastcc void @image_filter_FAST_t_opr(i12 %gray_rows_V, i12 %gray_cols_V, i8* %gray_data_stream_0_V, i8* %mask_data_stream_0_V)


 <State 9>: 1.84ns
ST_9: stg_63 [2/2] 1.84ns
codeRepl:99  call fastcc void @"image_filter_Dilate<0, 0, 1080, 1920>"(i12 %mask_rows_V, i12 %mask_cols_V, i8* %mask_data_stream_0_V, i8* %dmask_data_stream_0_V)


 <State 10>: 0.00ns
ST_10: stg_64 [1/2] 0.00ns
codeRepl:99  call fastcc void @"image_filter_Dilate<0, 0, 1080, 1920>"(i12 %mask_rows_V, i12 %mask_cols_V, i8* %mask_data_stream_0_V, i8* %dmask_data_stream_0_V)


 <State 11>: 0.00ns
ST_11: stg_65 [2/2] 0.00ns
codeRepl:100  call fastcc void @"image_filter_PaintMask<32, 0, 1080, 1920>"(i12 %src1_rows_V, i12 %src1_cols_V, i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V, i12 %dmask_rows_V, i12 %dmask_cols_V, i8* %dmask_data_stream_0_V, i12 %p_dst_rows_V, i12 %p_dst_cols_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V)


 <State 12>: 0.00ns
ST_12: stg_66 [1/2] 0.00ns
codeRepl:100  call fastcc void @"image_filter_PaintMask<32, 0, 1080, 1920>"(i12 %src1_rows_V, i12 %src1_cols_V, i8* %src1_data_stream_0_V, i8* %src1_data_stream_1_V, i8* %src1_data_stream_2_V, i12 %dmask_rows_V, i12 %dmask_cols_V, i8* %dmask_data_stream_0_V, i12 %p_dst_rows_V, i12 %p_dst_cols_V, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V)


 <State 13>: 1.84ns
ST_13: stg_67 [2/2] 1.84ns
codeRepl:101  call fastcc void @image_filter_Mat2AXIvideo(i12 %p_dst_rows_V_channel, i12 %p_dst_cols_V_channel, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)


 <State 14>: 1.70ns
ST_14: stg_68 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1806) nounwind

ST_14: stg_69 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_V_data_V), !map !7

ST_14: stg_70 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_keep_V), !map !11

ST_14: stg_71 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_V_strb_V), !map !15

ST_14: stg_72 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_user_V), !map !19

ST_14: stg_73 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_last_V), !map !23

ST_14: stg_74 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_id_V), !map !27

ST_14: stg_75 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_V_dest_V), !map !31

ST_14: stg_76 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_V_data_V), !map !35

ST_14: stg_77 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_keep_V), !map !39

ST_14: stg_78 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_V_strb_V), !map !43

ST_14: stg_79 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_user_V), !map !47

ST_14: stg_80 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_last_V), !map !51

ST_14: stg_81 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_id_V), !map !55

ST_14: stg_82 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_V_dest_V), !map !59

ST_14: stg_83 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !63

ST_14: stg_84 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !69

ST_14: stg_85 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_14: empty [1/1] 0.00ns
codeRepl:21  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str106, i32 1, [1 x i8]* @str107, [1 x i8]* @str107, i32 1, i32 1, i8* %p_src_data_stream_0_V, i8* %p_src_data_stream_0_V)

ST_14: stg_87 [1/1] 0.00ns
codeRepl:22  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_0_V, [8 x i8]* @str108, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str109, [1 x i8]* @str109, [8 x i8]* @str108)

ST_14: empty_10 [1/1] 0.00ns
codeRepl:24  %empty_10 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str110, i32 1, [1 x i8]* @str111, [1 x i8]* @str111, i32 1, i32 1, i8* %p_src_data_stream_1_V, i8* %p_src_data_stream_1_V)

ST_14: stg_89 [1/1] 0.00ns
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_1_V, [8 x i8]* @str112, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str113, [1 x i8]* @str113, [8 x i8]* @str112)

ST_14: empty_11 [1/1] 0.00ns
codeRepl:27  %empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str114, i32 1, [1 x i8]* @str115, [1 x i8]* @str115, i32 1, i32 1, i8* %p_src_data_stream_2_V, i8* %p_src_data_stream_2_V)

ST_14: stg_91 [1/1] 0.00ns
codeRepl:28  call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_2_V, [8 x i8]* @str116, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str117, [1 x i8]* @str117, [8 x i8]* @str116)

ST_14: empty_12 [1/1] 0.00ns
codeRepl:30  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str118, i32 1, [1 x i8]* @str119, [1 x i8]* @str119, i32 1, i32 1, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_0_V)

ST_14: stg_93 [1/1] 0.00ns
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_0_V, [8 x i8]* @str120, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str121, [1 x i8]* @str121, [8 x i8]* @str120)

ST_14: empty_13 [1/1] 0.00ns
codeRepl:33  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str122, i32 1, [1 x i8]* @str123, [1 x i8]* @str123, i32 1, i32 1, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_1_V)

ST_14: stg_95 [1/1] 0.00ns
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_1_V, [8 x i8]* @str124, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str125, [1 x i8]* @str125, [8 x i8]* @str124)

ST_14: empty_14 [1/1] 0.00ns
codeRepl:36  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str126, i32 1, [1 x i8]* @str127, [1 x i8]* @str127, i32 1, i32 1, i8* %p_dst_data_stream_2_V, i8* %p_dst_data_stream_2_V)

ST_14: stg_97 [1/1] 0.00ns
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_2_V, [8 x i8]* @str128, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str129, [1 x i8]* @str129, [8 x i8]* @str128)

ST_14: empty_15 [1/1] 0.00ns
codeRepl:39  %empty_15 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str130, i32 1, [1 x i8]* @str131, [1 x i8]* @str131, i32 1, i32 1, i8* %src0_data_stream_0_V, i8* %src0_data_stream_0_V)

ST_14: stg_99 [1/1] 0.00ns
codeRepl:40  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_0_V, [8 x i8]* @str132, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str133, [1 x i8]* @str133, [8 x i8]* @str132)

ST_14: empty_16 [1/1] 0.00ns
codeRepl:42  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str134, i32 1, [1 x i8]* @str135, [1 x i8]* @str135, i32 1, i32 1, i8* %src0_data_stream_1_V, i8* %src0_data_stream_1_V)

ST_14: stg_101 [1/1] 0.00ns
codeRepl:43  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_1_V, [8 x i8]* @str136, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str137, [1 x i8]* @str137, [8 x i8]* @str136)

ST_14: empty_17 [1/1] 0.00ns
codeRepl:45  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str138, i32 1, [1 x i8]* @str139, [1 x i8]* @str139, i32 1, i32 1, i8* %src0_data_stream_2_V, i8* %src0_data_stream_2_V)

ST_14: stg_103 [1/1] 0.00ns
codeRepl:46  call void (...)* @_ssdm_op_SpecInterface(i8* %src0_data_stream_2_V, [8 x i8]* @str140, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str141, [1 x i8]* @str141, [8 x i8]* @str140)

ST_14: empty_18 [1/1] 0.00ns
codeRepl:48  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str142, i32 1, [1 x i8]* @str143, [1 x i8]* @str143, i32 20000, i32 20000, i8* %src1_data_stream_0_V, i8* %src1_data_stream_0_V)

ST_14: stg_105 [1/1] 0.00ns
codeRepl:49  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_0_V, [8 x i8]* @str144, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str145, [1 x i8]* @str145, [8 x i8]* @str144)

ST_14: empty_19 [1/1] 0.00ns
codeRepl:51  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str146, i32 1, [1 x i8]* @str147, [1 x i8]* @str147, i32 20000, i32 20000, i8* %src1_data_stream_1_V, i8* %src1_data_stream_1_V)

ST_14: stg_107 [1/1] 0.00ns
codeRepl:52  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_1_V, [8 x i8]* @str148, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str149, [1 x i8]* @str149, [8 x i8]* @str148)

ST_14: empty_20 [1/1] 0.00ns
codeRepl:54  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str150, i32 1, [1 x i8]* @str151, [1 x i8]* @str151, i32 20000, i32 20000, i8* %src1_data_stream_2_V, i8* %src1_data_stream_2_V)

ST_14: stg_109 [1/1] 0.00ns
codeRepl:55  call void (...)* @_ssdm_op_SpecInterface(i8* %src1_data_stream_2_V, [8 x i8]* @str152, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str153, [1 x i8]* @str153, [8 x i8]* @str152)

ST_14: empty_21 [1/1] 0.00ns
codeRepl:57  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str154, i32 1, [1 x i8]* @str155, [1 x i8]* @str155, i32 1, i32 1, i8* %mask_data_stream_0_V, i8* %mask_data_stream_0_V)

ST_14: stg_111 [1/1] 0.00ns
codeRepl:58  call void (...)* @_ssdm_op_SpecInterface(i8* %mask_data_stream_0_V, [8 x i8]* @str156, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str157, [1 x i8]* @str157, [8 x i8]* @str156)

ST_14: empty_22 [1/1] 0.00ns
codeRepl:60  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @str158, i32 1, [1 x i8]* @str159, [1 x i8]* @str159, i32 1, i32 1, i8* %dmask_data_stream_0_V, i8* %dmask_data_stream_0_V)

ST_14: stg_113 [1/1] 0.00ns
codeRepl:61  call void (...)* @_ssdm_op_SpecInterface(i8* %dmask_data_stream_0_V, [8 x i8]* @str160, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str161, [1 x i8]* @str161, [8 x i8]* @str160)

ST_14: empty_23 [1/1] 0.00ns
codeRepl:63  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @str162, i32 1, [1 x i8]* @str163, [1 x i8]* @str163, i32 1, i32 1, i8* %gray_data_stream_0_V, i8* %gray_data_stream_0_V)

ST_14: stg_115 [1/1] 0.00ns
codeRepl:64  call void (...)* @_ssdm_op_SpecInterface(i8* %gray_data_stream_0_V, [8 x i8]* @str164, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str165, [1 x i8]* @str165, [8 x i8]* @str164)

ST_14: stg_116 [1/1] 0.00ns
codeRepl:65  call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_V_data_V, i4* %INPUT_STREAM_V_keep_V, i4* %INPUT_STREAM_V_strb_V, i1* %INPUT_STREAM_V_user_V, i1* %INPUT_STREAM_V_last_V, i1* %INPUT_STREAM_V_id_V, i1* %INPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_14: stg_117 [1/1] 0.00ns
codeRepl:66  call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_14: stg_118 [1/1] 0.00ns
codeRepl:67  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_14: stg_119 [1/1] 0.00ns
codeRepl:68  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_14: stg_120 [1/1] 0.00ns
codeRepl:69  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [24 x i8]* @p_str1808)

ST_14: stg_121 [1/1] 0.00ns
codeRepl:70  call void (...)* @_ssdm_op_SpecInterface(i32 %rows, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_14: stg_122 [1/1] 0.00ns
codeRepl:71  call void (...)* @_ssdm_op_SpecInterface(i32 %cols, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_14: stg_123 [1/2] 1.70ns
codeRepl:101  call fastcc void @image_filter_Mat2AXIvideo(i12 %p_dst_rows_V_channel, i12 %p_dst_cols_V_channel, i8* %p_dst_data_stream_0_V, i8* %p_dst_data_stream_1_V, i8* %p_dst_data_stream_2_V, i32* %OUTPUT_STREAM_V_data_V, i4* %OUTPUT_STREAM_V_keep_V, i4* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)

ST_14: stg_124 [1/1] 0.00ns
codeRepl:102  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ INPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b21700; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5a95fe0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8aaaa70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x8b276a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xd85c830; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1072aa60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ INPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1072b030; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072bbd0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072c320; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072c8f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072cec0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072d490; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072da60; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUTPUT_STREAM_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x1072e1b0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1072ed60; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1072fbe0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read                   (read                ) [ 000000000000000]
rows_read                   (read                ) [ 000000000000000]
p_src_data_stream_0_V       (alloca              ) [ 011111111111111]
p_src_data_stream_1_V       (alloca              ) [ 011111111111111]
p_src_data_stream_2_V       (alloca              ) [ 011111111111111]
p_dst_data_stream_0_V       (alloca              ) [ 001111111111111]
p_dst_data_stream_1_V       (alloca              ) [ 001111111111111]
p_dst_data_stream_2_V       (alloca              ) [ 001111111111111]
src0_data_stream_0_V        (alloca              ) [ 001111111111111]
src0_data_stream_1_V        (alloca              ) [ 001111111111111]
src0_data_stream_2_V        (alloca              ) [ 001111111111111]
src1_data_stream_0_V        (alloca              ) [ 001111111111111]
src1_data_stream_1_V        (alloca              ) [ 001111111111111]
src1_data_stream_2_V        (alloca              ) [ 001111111111111]
mask_data_stream_0_V        (alloca              ) [ 001111111111111]
dmask_data_stream_0_V       (alloca              ) [ 001111111111111]
gray_data_stream_0_V        (alloca              ) [ 001111111111111]
call_ret                    (call                ) [ 000000000000000]
p_src_cols_V_2_loc_channel1 (extractvalue        ) [ 001111100000000]
p_src_cols_V_2_loc_channel  (extractvalue        ) [ 001110000000000]
p_src_rows_V_2_loc_channel1 (extractvalue        ) [ 001111100000000]
p_src_rows_V_2_loc_channel  (extractvalue        ) [ 001110000000000]
p_dst_cols_V_channel        (extractvalue        ) [ 001111111111111]
p_dst_cols_V                (extractvalue        ) [ 001111111111100]
p_dst_rows_V_channel        (extractvalue        ) [ 001111111111111]
p_dst_rows_V                (extractvalue        ) [ 001111111111100]
p_src_cols_V_channel        (extractvalue        ) [ 001000000000000]
p_src_rows_V_channel        (extractvalue        ) [ 001000000000000]
p_src_rows_V_channel1       (extractvalue        ) [ 001110000000000]
p_src_cols_V_channel1       (extractvalue        ) [ 001110000000000]
stg_46                      (call                ) [ 000000000000000]
call_ret1                   (call                ) [ 000000000000000]
src0_rows_V                 (extractvalue        ) [ 000001100000000]
src0_cols_V                 (extractvalue        ) [ 000001100000000]
src1_rows_V                 (extractvalue        ) [ 000001111111100]
src1_cols_V                 (extractvalue        ) [ 000001111111100]
mask_rows_V                 (extractvalue        ) [ 000001111110000]
mask_cols_V                 (extractvalue        ) [ 000001111110000]
dmask_rows_V                (extractvalue        ) [ 000001111111100]
dmask_cols_V                (extractvalue        ) [ 000001111111100]
call_ret2                   (call                ) [ 000000000000000]
gray_rows_V                 (extractvalue        ) [ 000000011000000]
gray_cols_V                 (extractvalue        ) [ 000000011000000]
stg_62                      (call                ) [ 000000000000000]
stg_64                      (call                ) [ 000000000000000]
stg_66                      (call                ) [ 000000000000000]
stg_68                      (specdataflowpipeline) [ 000000000000000]
stg_69                      (specbitsmap         ) [ 000000000000000]
stg_70                      (specbitsmap         ) [ 000000000000000]
stg_71                      (specbitsmap         ) [ 000000000000000]
stg_72                      (specbitsmap         ) [ 000000000000000]
stg_73                      (specbitsmap         ) [ 000000000000000]
stg_74                      (specbitsmap         ) [ 000000000000000]
stg_75                      (specbitsmap         ) [ 000000000000000]
stg_76                      (specbitsmap         ) [ 000000000000000]
stg_77                      (specbitsmap         ) [ 000000000000000]
stg_78                      (specbitsmap         ) [ 000000000000000]
stg_79                      (specbitsmap         ) [ 000000000000000]
stg_80                      (specbitsmap         ) [ 000000000000000]
stg_81                      (specbitsmap         ) [ 000000000000000]
stg_82                      (specbitsmap         ) [ 000000000000000]
stg_83                      (specbitsmap         ) [ 000000000000000]
stg_84                      (specbitsmap         ) [ 000000000000000]
stg_85                      (spectopmodule       ) [ 000000000000000]
empty                       (specchannel         ) [ 000000000000000]
stg_87                      (specinterface       ) [ 000000000000000]
empty_10                    (specchannel         ) [ 000000000000000]
stg_89                      (specinterface       ) [ 000000000000000]
empty_11                    (specchannel         ) [ 000000000000000]
stg_91                      (specinterface       ) [ 000000000000000]
empty_12                    (specchannel         ) [ 000000000000000]
stg_93                      (specinterface       ) [ 000000000000000]
empty_13                    (specchannel         ) [ 000000000000000]
stg_95                      (specinterface       ) [ 000000000000000]
empty_14                    (specchannel         ) [ 000000000000000]
stg_97                      (specinterface       ) [ 000000000000000]
empty_15                    (specchannel         ) [ 000000000000000]
stg_99                      (specinterface       ) [ 000000000000000]
empty_16                    (specchannel         ) [ 000000000000000]
stg_101                     (specinterface       ) [ 000000000000000]
empty_17                    (specchannel         ) [ 000000000000000]
stg_103                     (specinterface       ) [ 000000000000000]
empty_18                    (specchannel         ) [ 000000000000000]
stg_105                     (specinterface       ) [ 000000000000000]
empty_19                    (specchannel         ) [ 000000000000000]
stg_107                     (specinterface       ) [ 000000000000000]
empty_20                    (specchannel         ) [ 000000000000000]
stg_109                     (specinterface       ) [ 000000000000000]
empty_21                    (specchannel         ) [ 000000000000000]
stg_111                     (specinterface       ) [ 000000000000000]
empty_22                    (specchannel         ) [ 000000000000000]
stg_113                     (specinterface       ) [ 000000000000000]
empty_23                    (specchannel         ) [ 000000000000000]
stg_115                     (specinterface       ) [ 000000000000000]
stg_116                     (specinterface       ) [ 000000000000000]
stg_117                     (specinterface       ) [ 000000000000000]
stg_118                     (specifcore          ) [ 000000000000000]
stg_119                     (specifcore          ) [ 000000000000000]
stg_120                     (specifcore          ) [ 000000000000000]
stg_121                     (specinterface       ) [ 000000000000000]
stg_122                     (specinterface       ) [ 000000000000000]
stg_123                     (call                ) [ 000000000000000]
stg_124                     (ret                 ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="INPUT_STREAM_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="INPUT_STREAM_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="INPUT_STREAM_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="INPUT_STREAM_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="INPUT_STREAM_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="INPUT_STREAM_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="INPUT_STREAM_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUTPUT_STREAM_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUTPUT_STREAM_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUTPUT_STREAM_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="OUTPUT_STREAM_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="OUTPUT_STREAM_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUTPUT_STREAM_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUTPUT_STREAM_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTPUT_STREAM_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Block__proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Block_Mat.exit1220_proc1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Block_Mat.exit1222_proc1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_FAST_t_opr"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Dilate<0, 0, 1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_PaintMask<32, 0, 1080, 1920>"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_filter_Mat2AXIvideo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str106"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str107"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str108"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str109"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str110"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str111"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str112"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str113"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str114"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str115"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str116"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str117"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str118"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str119"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str120"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str121"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str122"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str123"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str124"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str125"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str126"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str127"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str128"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str129"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str130"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str131"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str132"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str133"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str134"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str135"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str136"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str137"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str138"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str139"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str140"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str141"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str142"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str143"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str144"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str145"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str146"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str147"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str148"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str149"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str150"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str151"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str152"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str153"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str154"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str155"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str156"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str157"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str158"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str159"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str160"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str161"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str162"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str163"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str164"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str165"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="p_src_data_stream_0_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_src_data_stream_1_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_src_data_stream_2_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_dst_data_stream_0_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_dst_data_stream_1_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_dst_data_stream_2_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="src0_data_stream_0_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="src0_data_stream_1_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="src0_data_stream_2_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src0_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="src1_data_stream_0_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="src1_data_stream_1_V_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_1_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="src1_data_stream_2_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src1_data_stream_2_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mask_data_stream_0_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mask_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dmask_data_stream_0_V_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dmask_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="gray_data_stream_0_V_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="gray_data_stream_0_V/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="cols_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="rows_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_image_filter_FAST_t_opr_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="12" slack="1"/>
<pin id="280" dir="0" index="2" bw="12" slack="1"/>
<pin id="281" dir="0" index="3" bw="8" slack="6"/>
<pin id="282" dir="0" index="4" bw="8" slack="6"/>
<pin id="283" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_61/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_image_filter_Dilate_0_0_1080_1920_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="0" slack="0"/>
<pin id="287" dir="0" index="1" bw="12" slack="5"/>
<pin id="288" dir="0" index="2" bw="12" slack="5"/>
<pin id="289" dir="0" index="3" bw="8" slack="8"/>
<pin id="290" dir="0" index="4" bw="8" slack="8"/>
<pin id="291" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_63/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_image_filter_Block_Mat_exit1222_proc1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="0"/>
<pin id="295" dir="0" index="1" bw="12" slack="4"/>
<pin id="296" dir="0" index="2" bw="12" slack="4"/>
<pin id="297" dir="0" index="3" bw="12" slack="1"/>
<pin id="298" dir="0" index="4" bw="12" slack="1"/>
<pin id="299" dir="0" index="5" bw="8" slack="4"/>
<pin id="300" dir="0" index="6" bw="8" slack="4"/>
<pin id="301" dir="0" index="7" bw="8" slack="4"/>
<pin id="302" dir="0" index="8" bw="8" slack="4"/>
<pin id="303" dir="1" index="9" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_image_filter_AXIvideo2Mat_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="0" index="3" bw="4" slack="0"/>
<pin id="310" dir="0" index="4" bw="1" slack="0"/>
<pin id="311" dir="0" index="5" bw="1" slack="0"/>
<pin id="312" dir="0" index="6" bw="1" slack="0"/>
<pin id="313" dir="0" index="7" bw="1" slack="0"/>
<pin id="314" dir="0" index="8" bw="12" slack="0"/>
<pin id="315" dir="0" index="9" bw="12" slack="0"/>
<pin id="316" dir="0" index="10" bw="8" slack="0"/>
<pin id="317" dir="0" index="11" bw="8" slack="0"/>
<pin id="318" dir="0" index="12" bw="8" slack="0"/>
<pin id="319" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_45/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_image_filter_Block_Mat_exit1220_proc1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="96" slack="0"/>
<pin id="330" dir="0" index="1" bw="12" slack="2"/>
<pin id="331" dir="0" index="2" bw="12" slack="2"/>
<pin id="332" dir="0" index="3" bw="12" slack="2"/>
<pin id="333" dir="0" index="4" bw="12" slack="2"/>
<pin id="334" dir="0" index="5" bw="8" slack="2"/>
<pin id="335" dir="0" index="6" bw="8" slack="2"/>
<pin id="336" dir="0" index="7" bw="8" slack="2"/>
<pin id="337" dir="0" index="8" bw="8" slack="2"/>
<pin id="338" dir="0" index="9" bw="8" slack="2"/>
<pin id="339" dir="0" index="10" bw="8" slack="2"/>
<pin id="340" dir="0" index="11" bw="8" slack="2"/>
<pin id="341" dir="0" index="12" bw="8" slack="2"/>
<pin id="342" dir="0" index="13" bw="8" slack="2"/>
<pin id="343" dir="1" index="14" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="grp_image_filter_PaintMask_32_0_1080_1920_s_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="0" slack="0"/>
<pin id="347" dir="0" index="1" bw="12" slack="7"/>
<pin id="348" dir="0" index="2" bw="12" slack="7"/>
<pin id="349" dir="0" index="3" bw="8" slack="10"/>
<pin id="350" dir="0" index="4" bw="8" slack="10"/>
<pin id="351" dir="0" index="5" bw="8" slack="10"/>
<pin id="352" dir="0" index="6" bw="12" slack="7"/>
<pin id="353" dir="0" index="7" bw="12" slack="7"/>
<pin id="354" dir="0" index="8" bw="8" slack="10"/>
<pin id="355" dir="0" index="9" bw="12" slack="10"/>
<pin id="356" dir="0" index="10" bw="12" slack="10"/>
<pin id="357" dir="0" index="11" bw="8" slack="10"/>
<pin id="358" dir="0" index="12" bw="8" slack="10"/>
<pin id="359" dir="0" index="13" bw="8" slack="10"/>
<pin id="360" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_65/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_image_filter_Mat2AXIvideo_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="12" slack="12"/>
<pin id="365" dir="0" index="2" bw="12" slack="12"/>
<pin id="366" dir="0" index="3" bw="8" slack="12"/>
<pin id="367" dir="0" index="4" bw="8" slack="12"/>
<pin id="368" dir="0" index="5" bw="8" slack="12"/>
<pin id="369" dir="0" index="6" bw="32" slack="0"/>
<pin id="370" dir="0" index="7" bw="4" slack="0"/>
<pin id="371" dir="0" index="8" bw="4" slack="0"/>
<pin id="372" dir="0" index="9" bw="1" slack="0"/>
<pin id="373" dir="0" index="10" bw="1" slack="0"/>
<pin id="374" dir="0" index="11" bw="1" slack="0"/>
<pin id="375" dir="0" index="12" bw="1" slack="0"/>
<pin id="376" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_67/13 "/>
</bind>
</comp>

<comp id="385" class="1004" name="call_ret_image_filter_Block_proc_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="144" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="144" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_src_cols_V_2_loc_channel1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="144" slack="0"/>
<pin id="395" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_cols_V_2_loc_channel1/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="p_src_cols_V_2_loc_channel_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="144" slack="0"/>
<pin id="399" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_cols_V_2_loc_channel/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_src_rows_V_2_loc_channel1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="144" slack="0"/>
<pin id="403" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_rows_V_2_loc_channel1/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_src_rows_V_2_loc_channel_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="144" slack="0"/>
<pin id="407" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_rows_V_2_loc_channel/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_dst_cols_V_channel_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="144" slack="0"/>
<pin id="411" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dst_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_dst_cols_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="144" slack="0"/>
<pin id="415" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dst_cols_V/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_dst_rows_V_channel_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="144" slack="0"/>
<pin id="419" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dst_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_dst_rows_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="144" slack="0"/>
<pin id="423" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_dst_rows_V/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_src_cols_V_channel_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="144" slack="0"/>
<pin id="427" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_cols_V_channel/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_src_rows_V_channel_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="144" slack="0"/>
<pin id="432" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_rows_V_channel/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_src_rows_V_channel1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="144" slack="0"/>
<pin id="437" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_rows_V_channel1/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_src_cols_V_channel1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="144" slack="0"/>
<pin id="441" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_src_cols_V_channel1/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="src0_rows_V_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="96" slack="0"/>
<pin id="445" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="src0_rows_V/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="src0_cols_V_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="96" slack="0"/>
<pin id="449" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="src0_cols_V/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="src1_rows_V_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="96" slack="0"/>
<pin id="453" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="src1_rows_V/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="src1_cols_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="96" slack="0"/>
<pin id="457" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="src1_cols_V/4 "/>
</bind>
</comp>

<comp id="459" class="1004" name="mask_rows_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="96" slack="0"/>
<pin id="461" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mask_rows_V/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="mask_cols_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="96" slack="0"/>
<pin id="465" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mask_cols_V/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="dmask_rows_V_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="96" slack="0"/>
<pin id="469" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dmask_rows_V/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="dmask_cols_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="96" slack="0"/>
<pin id="473" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dmask_cols_V/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="gray_rows_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="24" slack="0"/>
<pin id="477" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="gray_rows_V/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="gray_cols_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="24" slack="0"/>
<pin id="481" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="gray_cols_V/6 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_src_data_stream_0_V_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_src_data_stream_0_V "/>
</bind>
</comp>

<comp id="489" class="1005" name="p_src_data_stream_1_V_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_src_data_stream_1_V "/>
</bind>
</comp>

<comp id="495" class="1005" name="p_src_data_stream_2_V_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_src_data_stream_2_V "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_dst_data_stream_0_V_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="10"/>
<pin id="503" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_0_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="p_dst_data_stream_1_V_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="10"/>
<pin id="509" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_1_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_dst_data_stream_2_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="10"/>
<pin id="515" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="p_dst_data_stream_2_V "/>
</bind>
</comp>

<comp id="519" class="1005" name="src0_data_stream_0_V_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="2"/>
<pin id="521" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src0_data_stream_0_V "/>
</bind>
</comp>

<comp id="525" class="1005" name="src0_data_stream_1_V_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="2"/>
<pin id="527" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src0_data_stream_1_V "/>
</bind>
</comp>

<comp id="531" class="1005" name="src0_data_stream_2_V_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="2"/>
<pin id="533" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src0_data_stream_2_V "/>
</bind>
</comp>

<comp id="537" class="1005" name="src1_data_stream_0_V_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="2"/>
<pin id="539" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src1_data_stream_0_V "/>
</bind>
</comp>

<comp id="543" class="1005" name="src1_data_stream_1_V_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2"/>
<pin id="545" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src1_data_stream_1_V "/>
</bind>
</comp>

<comp id="549" class="1005" name="src1_data_stream_2_V_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="2"/>
<pin id="551" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src1_data_stream_2_V "/>
</bind>
</comp>

<comp id="555" class="1005" name="mask_data_stream_0_V_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="6"/>
<pin id="557" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="mask_data_stream_0_V "/>
</bind>
</comp>

<comp id="561" class="1005" name="dmask_data_stream_0_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="8"/>
<pin id="563" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="dmask_data_stream_0_V "/>
</bind>
</comp>

<comp id="567" class="1005" name="gray_data_stream_0_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="4"/>
<pin id="569" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="gray_data_stream_0_V "/>
</bind>
</comp>

<comp id="573" class="1005" name="p_src_cols_V_2_loc_channel1_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="12" slack="4"/>
<pin id="575" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="p_src_cols_V_2_loc_channel1 "/>
</bind>
</comp>

<comp id="578" class="1005" name="p_src_cols_V_2_loc_channel_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="2"/>
<pin id="580" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_2_loc_channel "/>
</bind>
</comp>

<comp id="583" class="1005" name="p_src_rows_V_2_loc_channel1_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="12" slack="4"/>
<pin id="585" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="p_src_rows_V_2_loc_channel1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="p_src_rows_V_2_loc_channel_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="12" slack="2"/>
<pin id="590" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_rows_V_2_loc_channel "/>
</bind>
</comp>

<comp id="593" class="1005" name="p_dst_cols_V_channel_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="12" slack="12"/>
<pin id="595" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opset="p_dst_cols_V_channel "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_dst_cols_V_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="12" slack="10"/>
<pin id="600" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="p_dst_cols_V "/>
</bind>
</comp>

<comp id="603" class="1005" name="p_dst_rows_V_channel_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="12" slack="12"/>
<pin id="605" dir="1" index="1" bw="12" slack="12"/>
</pin_list>
<bind>
<opset="p_dst_rows_V_channel "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_dst_rows_V_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="10"/>
<pin id="610" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="p_dst_rows_V "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_src_cols_V_channel_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="1"/>
<pin id="615" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_cols_V_channel "/>
</bind>
</comp>

<comp id="618" class="1005" name="p_src_rows_V_channel_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="1"/>
<pin id="620" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_src_rows_V_channel "/>
</bind>
</comp>

<comp id="623" class="1005" name="p_src_rows_V_channel1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="12" slack="2"/>
<pin id="625" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_rows_V_channel1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="p_src_cols_V_channel1_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="12" slack="2"/>
<pin id="630" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="p_src_cols_V_channel1 "/>
</bind>
</comp>

<comp id="633" class="1005" name="src0_rows_V_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="12" slack="1"/>
<pin id="635" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src0_rows_V "/>
</bind>
</comp>

<comp id="638" class="1005" name="src0_cols_V_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="1"/>
<pin id="640" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="src0_cols_V "/>
</bind>
</comp>

<comp id="643" class="1005" name="src1_rows_V_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="12" slack="7"/>
<pin id="645" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="src1_rows_V "/>
</bind>
</comp>

<comp id="648" class="1005" name="src1_cols_V_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="7"/>
<pin id="650" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="src1_cols_V "/>
</bind>
</comp>

<comp id="653" class="1005" name="mask_rows_V_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="5"/>
<pin id="655" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="mask_rows_V "/>
</bind>
</comp>

<comp id="658" class="1005" name="mask_cols_V_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="5"/>
<pin id="660" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="mask_cols_V "/>
</bind>
</comp>

<comp id="663" class="1005" name="dmask_rows_V_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="7"/>
<pin id="665" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="dmask_rows_V "/>
</bind>
</comp>

<comp id="668" class="1005" name="dmask_cols_V_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="12" slack="7"/>
<pin id="670" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="dmask_cols_V "/>
</bind>
</comp>

<comp id="673" class="1005" name="gray_rows_V_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="12" slack="1"/>
<pin id="675" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="gray_rows_V "/>
</bind>
</comp>

<comp id="678" class="1005" name="gray_cols_V_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="1"/>
<pin id="680" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="gray_cols_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="207"><net_src comp="34" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="30" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="292"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="320"><net_src comp="38" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="322"><net_src comp="2" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="325"><net_src comp="8" pin="0"/><net_sink comp="305" pin=5"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="305" pin=6"/></net>

<net id="327"><net_src comp="12" pin="0"/><net_sink comp="305" pin=7"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="377"><net_src comp="50" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="362" pin=6"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="362" pin=7"/></net>

<net id="380"><net_src comp="18" pin="0"/><net_sink comp="362" pin=8"/></net>

<net id="381"><net_src comp="20" pin="0"/><net_sink comp="362" pin=9"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="362" pin=10"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="362" pin=11"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="362" pin=12"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="270" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="264" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="385" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="385" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="385" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="385" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="385" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="385" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="385" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="385" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="305" pin=9"/></net>

<net id="433"><net_src comp="385" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="305" pin=8"/></net>

<net id="438"><net_src comp="385" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="385" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="328" pin="14"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="328" pin="14"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="328" pin="14"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="328" pin="14"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="328" pin="14"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="328" pin="14"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="328" pin="14"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="328" pin="14"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="293" pin="9"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="293" pin="9"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="204" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="305" pin=10"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="328" pin=5"/></net>

<net id="492"><net_src comp="208" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="305" pin=11"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="328" pin=6"/></net>

<net id="498"><net_src comp="212" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="305" pin=12"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="328" pin=7"/></net>

<net id="504"><net_src comp="216" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="345" pin=11"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="510"><net_src comp="220" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="345" pin=12"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="362" pin=4"/></net>

<net id="516"><net_src comp="224" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="345" pin=13"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="362" pin=5"/></net>

<net id="522"><net_src comp="228" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="328" pin=8"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="293" pin=5"/></net>

<net id="528"><net_src comp="232" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="328" pin=9"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="293" pin=6"/></net>

<net id="534"><net_src comp="236" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="328" pin=10"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="293" pin=7"/></net>

<net id="540"><net_src comp="240" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="328" pin=11"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="345" pin=3"/></net>

<net id="546"><net_src comp="244" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="328" pin=12"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="345" pin=4"/></net>

<net id="552"><net_src comp="248" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="328" pin=13"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="345" pin=5"/></net>

<net id="558"><net_src comp="252" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="277" pin=4"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="285" pin=3"/></net>

<net id="564"><net_src comp="256" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="285" pin=4"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="345" pin=8"/></net>

<net id="570"><net_src comp="260" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="293" pin=8"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="576"><net_src comp="393" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="581"><net_src comp="397" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="586"><net_src comp="401" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="591"><net_src comp="405" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="596"><net_src comp="409" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="601"><net_src comp="413" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="345" pin=10"/></net>

<net id="606"><net_src comp="417" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="611"><net_src comp="421" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="345" pin=9"/></net>

<net id="616"><net_src comp="425" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="305" pin=9"/></net>

<net id="621"><net_src comp="430" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="305" pin=8"/></net>

<net id="626"><net_src comp="435" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="328" pin=3"/></net>

<net id="631"><net_src comp="439" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="636"><net_src comp="443" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="293" pin=3"/></net>

<net id="641"><net_src comp="447" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="293" pin=4"/></net>

<net id="646"><net_src comp="451" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="651"><net_src comp="455" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="656"><net_src comp="459" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="661"><net_src comp="463" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="666"><net_src comp="467" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="345" pin=6"/></net>

<net id="671"><net_src comp="471" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="345" pin=7"/></net>

<net id="676"><net_src comp="475" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="681"><net_src comp="479" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="277" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUTPUT_STREAM_V_data_V | {13 14 }
	Port: OUTPUT_STREAM_V_keep_V | {13 14 }
	Port: OUTPUT_STREAM_V_strb_V | {13 14 }
	Port: OUTPUT_STREAM_V_user_V | {13 14 }
	Port: OUTPUT_STREAM_V_last_V | {13 14 }
	Port: OUTPUT_STREAM_V_id_V | {13 14 }
	Port: OUTPUT_STREAM_V_dest_V | {13 14 }
  - Chain level:
	State 1
		p_src_cols_V_2_loc_channel1 : 1
		p_src_cols_V_2_loc_channel : 1
		p_src_rows_V_2_loc_channel1 : 1
		p_src_rows_V_2_loc_channel : 1
		p_dst_cols_V_channel : 1
		p_dst_cols_V : 1
		p_dst_rows_V_channel : 1
		p_dst_rows_V : 1
		p_src_cols_V_channel : 1
		p_src_rows_V_channel : 1
		p_src_rows_V_channel1 : 1
		p_src_cols_V_channel1 : 1
		stg_45 : 2
	State 2
	State 3
	State 4
		src0_rows_V : 1
		src0_cols_V : 1
		src1_rows_V : 1
		src1_cols_V : 1
		mask_rows_V : 1
		mask_cols_V : 1
		dmask_rows_V : 1
		dmask_cols_V : 1
	State 5
	State 6
		gray_rows_V : 1
		gray_cols_V : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |         grp_image_filter_FAST_t_opr_fu_277         |    8    |    0    |  14.139 |   5176  |   7878  |
|          |   grp_image_filter_Dilate_0_0_1080_1920_s_fu_285   |    3    |    0    |  4.713  |   462   |   643   |
|          |  grp_image_filter_Block_Mat_exit1222_proc1_fu_293  |    0    |    3    |  7.855  |   276   |   116   |
|   call   |        grp_image_filter_AXIvideo2Mat_fu_305        |    0    |    0    |  1.571  |   301   |    56   |
|          |  grp_image_filter_Block_Mat_exit1220_proc1_fu_328  |    0    |    0    |  9.426  |   118   |   122   |
|          | grp_image_filter_PaintMask_32_0_1080_1920_s_fu_345 |    0    |    0    |    0    |    94   |    82   |
|          |        grp_image_filter_Mat2AXIvideo_fu_362        |    0    |    0    |    0    |    89   |    80   |
|          |       call_ret_image_filter_Block_proc_fu_385      |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                cols_read_read_fu_264               |    0    |    0    |    0    |    0    |    0    |
|          |                rows_read_read_fu_270               |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|          |         p_src_cols_V_2_loc_channel1_fu_393         |    0    |    0    |    0    |    0    |    0    |
|          |          p_src_cols_V_2_loc_channel_fu_397         |    0    |    0    |    0    |    0    |    0    |
|          |         p_src_rows_V_2_loc_channel1_fu_401         |    0    |    0    |    0    |    0    |    0    |
|          |          p_src_rows_V_2_loc_channel_fu_405         |    0    |    0    |    0    |    0    |    0    |
|          |             p_dst_cols_V_channel_fu_409            |    0    |    0    |    0    |    0    |    0    |
|          |                 p_dst_cols_V_fu_413                |    0    |    0    |    0    |    0    |    0    |
|          |             p_dst_rows_V_channel_fu_417            |    0    |    0    |    0    |    0    |    0    |
|          |                 p_dst_rows_V_fu_421                |    0    |    0    |    0    |    0    |    0    |
|          |             p_src_cols_V_channel_fu_425            |    0    |    0    |    0    |    0    |    0    |
|          |             p_src_rows_V_channel_fu_430            |    0    |    0    |    0    |    0    |    0    |
|extractvalue|            p_src_rows_V_channel1_fu_435            |    0    |    0    |    0    |    0    |    0    |
|          |            p_src_cols_V_channel1_fu_439            |    0    |    0    |    0    |    0    |    0    |
|          |                 src0_rows_V_fu_443                 |    0    |    0    |    0    |    0    |    0    |
|          |                 src0_cols_V_fu_447                 |    0    |    0    |    0    |    0    |    0    |
|          |                 src1_rows_V_fu_451                 |    0    |    0    |    0    |    0    |    0    |
|          |                 src1_cols_V_fu_455                 |    0    |    0    |    0    |    0    |    0    |
|          |                 mask_rows_V_fu_459                 |    0    |    0    |    0    |    0    |    0    |
|          |                 mask_cols_V_fu_463                 |    0    |    0    |    0    |    0    |    0    |
|          |                 dmask_rows_V_fu_467                |    0    |    0    |    0    |    0    |    0    |
|          |                 dmask_cols_V_fu_471                |    0    |    0    |    0    |    0    |    0    |
|          |                 gray_rows_V_fu_475                 |    0    |    0    |    0    |    0    |    0    |
|          |                 gray_cols_V_fu_479                 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                    |    11   |    3    |  37.704 |   6516  |   8977  |
|----------|----------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        dmask_cols_V_reg_668       |   12   |
|   dmask_data_stream_0_V_reg_561   |    8   |
|        dmask_rows_V_reg_663       |   12   |
|        gray_cols_V_reg_678        |   12   |
|    gray_data_stream_0_V_reg_567   |    8   |
|        gray_rows_V_reg_673        |   12   |
|        mask_cols_V_reg_658        |   12   |
|    mask_data_stream_0_V_reg_555   |    8   |
|        mask_rows_V_reg_653        |   12   |
|    p_dst_cols_V_channel_reg_593   |   12   |
|        p_dst_cols_V_reg_598       |   12   |
|   p_dst_data_stream_0_V_reg_501   |    8   |
|   p_dst_data_stream_1_V_reg_507   |    8   |
|   p_dst_data_stream_2_V_reg_513   |    8   |
|    p_dst_rows_V_channel_reg_603   |   12   |
|        p_dst_rows_V_reg_608       |   12   |
|p_src_cols_V_2_loc_channel1_reg_573|   12   |
| p_src_cols_V_2_loc_channel_reg_578|   12   |
|   p_src_cols_V_channel1_reg_628   |   12   |
|    p_src_cols_V_channel_reg_613   |   12   |
|   p_src_data_stream_0_V_reg_483   |    8   |
|   p_src_data_stream_1_V_reg_489   |    8   |
|   p_src_data_stream_2_V_reg_495   |    8   |
|p_src_rows_V_2_loc_channel1_reg_583|   12   |
| p_src_rows_V_2_loc_channel_reg_588|   12   |
|   p_src_rows_V_channel1_reg_623   |   12   |
|    p_src_rows_V_channel_reg_618   |   12   |
|        src0_cols_V_reg_638        |   12   |
|    src0_data_stream_0_V_reg_519   |    8   |
|    src0_data_stream_1_V_reg_525   |    8   |
|    src0_data_stream_2_V_reg_531   |    8   |
|        src0_rows_V_reg_633        |   12   |
|        src1_cols_V_reg_648        |   12   |
|    src1_data_stream_0_V_reg_537   |    8   |
|    src1_data_stream_1_V_reg_543   |    8   |
|    src1_data_stream_2_V_reg_549   |    8   |
|        src1_rows_V_reg_643        |   12   |
+-----------------------------------+--------+
|               Total               |   384  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_image_filter_AXIvideo2Mat_fu_305 |  p8  |   2  |  12  |   24   ||    12   |
| grp_image_filter_AXIvideo2Mat_fu_305 |  p9  |   2  |  12  |   24   ||    12   |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   48   ||  3.142  ||    24   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   11   |    3   |   37   |  6516  |  8977  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   24   |
|  Register |    -   |    -   |    -   |   384  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   11   |    3   |   40   |  6900  |  9001  |
+-----------+--------+--------+--------+--------+--------+
