@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":8:43:8:46|*Output Sine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":8:49:8:54|*Output Cosine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":271:8:271:12|Removing instance INV_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\alberto\Lattice\FPGARX\CIC.v":92:2:92:7|Pruning unused register d_scaled[71:0]. Make sure that there are no unused intermediate registers.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v":8:53:8:58|*Output Result has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CS263 :"C:\Users\alberto\Lattice\FPGARX\top.v":158:7:158:25|Port-width mismatch for port d_in. The port definition is 12 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\alberto\Lattice\FPGARX\top.v":167:7:167:25|Port-width mismatch for port d_in. The port definition is 12 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":48:10:48:20|Removing wire o_Tx_Serial, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":53:8:53:11|Removing wire XOut, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":55:8:55:14|Removing wire DiffOut, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":56:8:56:13|Removing wire PWMOut, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":57:8:57:15|Removing wire PWMOutP1, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":58:8:58:15|Removing wire PWMOutP2, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":59:8:59:15|Removing wire PWMOutP3, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":60:8:60:15|Removing wire PWMOutP4, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":61:8:61:15|Removing wire PWMOutN1, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":62:8:62:15|Removing wire PWMOutN2, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":63:8:63:15|Removing wire PWMOutN3, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":64:8:64:15|Removing wire PWMOutN4, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":66:8:66:14|Removing wire sin_out, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":67:8:67:21|Removing wire CIC_out_clkSin, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":68:8:68:15|Removing wire UART_clk, as there is no assignment to it.
@W: CG133 :"C:\Users\alberto\Lattice\FPGARX\top.v":71:11:71:22|Object DelayCounter is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":72:11:72:19|Removing wire i_Tx_Byte, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":76:5:76:12|Removing wire o_Rx_DV1, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":77:10:77:19|Removing wire o_Rx_Byte1, as there is no assignment to it.
@W: CG133 :"C:\Users\alberto\Lattice\FPGARX\top.v":80:11:80:24|Object phase_inc_carr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":85:19:85:28|Removing wire CIC_outSin, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":88:19:88:28|Removing wire CIC_outCos, as there is no assignment to it.
@W: CG133 :"C:\Users\alberto\Lattice\FPGARX\top.v":94:18:94:30|Object NCO_PLL_Accum is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":97:19:97:32|Removing wire CarrierPLL_out, as there is no assignment to it.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":99:19:99:26|Removing wire DemodOut, as there is no assignment to it.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":48:10:48:20|*Output o_Tx_Serial has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":49:17:49:21|*Output MYLED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":53:8:53:11|*Output XOut has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":55:8:55:14|*Output DiffOut has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":56:8:56:13|*Output PWMOut has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":57:8:57:15|*Output PWMOutP1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":58:8:58:15|*Output PWMOutP2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":59:8:59:15|*Output PWMOutP3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":60:8:60:15|*Output PWMOutP4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":61:8:61:15|*Output PWMOutN1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":62:8:62:15|*Output PWMOutN2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":63:8:63:15|*Output PWMOutN3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":64:8:64:15|*Output PWMOutN4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":66:8:66:14|*Output sin_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":67:8:67:21|*Output CIC_out_clkSin has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":68:8:68:15|*Output UART_clk has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\alberto\Lattice\FPGARX\top.v":181:11:181:16|Removing instance MixerQ because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\Users\alberto\Lattice\FPGARX\top.v":164:44:164:50|Removing instance CIC1Cos because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL177 :"C:\Users\alberto\Lattice\FPGARX\top.v":227:0:227:5|Sharing sequential element o_Rx_DV. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"C:\Users\alberto\Lattice\FPGARX\top.v":227:0:227:5|Pruning register bits 7 to 2 of o_Rx_Byte[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\alberto\Lattice\FPGARX\top.v":227:0:227:5|Pruning register bit 0 of o_Rx_Byte[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL305 :"C:\Users\alberto\Lattice\FPGARX\top.v":227:0:227:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\alberto\Lattice\FPGARX\top.v":227:0:227:5|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL279 :"C:\Users\alberto\Lattice\FPGARX\top.v":227:0:227:5|Pruning register bits 63 to 1 of phase_inc_carrGen1[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL156 :"C:\Users\alberto\Lattice\FPGARX\top.v":77:10:77:19|*Input o_Rx_Byte1[1] to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

