[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000000 ~ 00000001) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000001 ~ 00000002) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000002 ~ 00000003) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000003 ~ 00000004) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000004 ~ 00000005) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000005 ~ 00000006) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000006 ~ 00000007) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000007 ~ 00000008) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000008 ~ 00000009) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000009 ~ 0000000A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000000A ~ 0000000B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000000B ~ 0000000C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000000C ~ 0000000D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000000D ~ 0000000E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000000E ~ 0000000F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000000F ~ 00000010) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000010 ~ 00000011) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000011 ~ 00000012) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000012 ~ 00000013) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000013 ~ 00000014) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000014 ~ 00000015) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000015 ~ 00000016) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000016 ~ 00000017) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000017 ~ 00000018) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000018 ~ 00000019) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000019 ~ 0000001A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000001A ~ 0000001B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000001B ~ 0000001C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000001C ~ 0000001D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000001D ~ 0000001E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000001E ~ 0000001F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000001F ~ 00000020) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000020 ~ 00000021) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000021 ~ 00000022) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000022 ~ 00000023) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000023 ~ 00000024) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000024 ~ 00000025) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000025 ~ 00000026) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000026 ~ 00000027) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000027 ~ 00000028) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000028 ~ 00000029) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000029 ~ 0000002A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000002A ~ 0000002B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000002B ~ 0000002C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000002C ~ 0000002D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000002D ~ 0000002E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000002E ~ 0000002F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000002F ~ 00000030) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000030 ~ 00000031) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000031 ~ 00000032) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000032 ~ 00000033) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000033 ~ 00000034) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000034 ~ 00000035) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000035 ~ 00000036) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000036 ~ 00000037) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000037 ~ 00000038) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000038 ~ 00000039) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000039 ~ 0000003A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000003A ~ 0000003B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000003B ~ 0000003C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000003C ~ 0000003D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000003D ~ 0000003E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000003E ~ 0000003F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000003F ~ 00000040) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000040 ~ 00000041) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000041 ~ 00000042) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000042 ~ 00000043) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000043 ~ 00000044) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000044 ~ 00000045) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000045 ~ 00000046) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000046 ~ 00000047) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000047 ~ 00000048) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000048 ~ 00000049) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000049 ~ 0000004A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000004A ~ 0000004B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000004B ~ 0000004C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000004C ~ 0000004D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000004D ~ 0000004E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000004E ~ 0000004F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000004F ~ 00000050) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000050 ~ 00000051) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000051 ~ 00000052) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000052 ~ 00000053) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000053 ~ 00000054) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000054 ~ 00000055) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000055 ~ 00000056) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000056 ~ 00000057) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000057 ~ 00000058) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000058 ~ 00000059) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000059 ~ 0000005A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000005A ~ 0000005B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000005B ~ 0000005C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000005C ~ 0000005D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000005D ~ 0000005E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000005E ~ 0000005F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000005F ~ 00000060) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000060 ~ 00000061) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000061 ~ 00000062) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000062 ~ 00000063) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000063 ~ 00000064) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000064 ~ 00000065) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000065 ~ 00000066) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000066 ~ 00000067) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000067 ~ 00000068) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000068 ~ 00000069) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000069 ~ 0000006A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000006A ~ 0000006B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000006B ~ 0000006C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000006C ~ 0000006D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000006D ~ 0000006E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000006E ~ 0000006F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000006F ~ 00000070) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000070 ~ 00000071) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000071 ~ 00000072) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000072 ~ 00000073) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000073 ~ 00000074) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000074 ~ 00000075) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000075 ~ 00000076) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000076 ~ 00000077) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000077 ~ 00000078) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000078 ~ 00000079) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000079 ~ 0000007A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000007A ~ 0000007B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000007B ~ 0000007C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000007C ~ 0000007D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000007D ~ 0000007E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000007E ~ 0000007F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000007F ~ 00000080) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000080 ~ 00000081) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000081 ~ 00000082) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000082 ~ 00000083) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000083 ~ 00000084) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000084 ~ 00000085) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000085 ~ 00000086) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000086 ~ 00000087) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000087 ~ 00000088) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000088 ~ 00000089) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000089 ~ 0000008A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000008A ~ 0000008B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000008B ~ 0000008C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000008C ~ 0000008D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000008D ~ 0000008E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000008E ~ 0000008F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000008F ~ 00000090) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000090 ~ 00000091) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000091 ~ 00000092) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000092 ~ 00000093) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000093 ~ 00000094) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000094 ~ 00000095) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000095 ~ 00000096) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000096 ~ 00000097) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000097 ~ 00000098) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000098 ~ 00000099) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000099 ~ 0000009A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000009A ~ 0000009B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000009B ~ 0000009C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000009C ~ 0000009D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000009D ~ 0000009E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000009E ~ 0000009F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000009F ~ 000000A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A0 ~ 000000A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A1 ~ 000000A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A2 ~ 000000A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A3 ~ 000000A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A4 ~ 000000A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A5 ~ 000000A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A6 ~ 000000A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A7 ~ 000000A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A8 ~ 000000A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000A9 ~ 000000AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000AA ~ 000000AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000AB ~ 000000AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000AC ~ 000000AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000AD ~ 000000AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000AE ~ 000000AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000AF ~ 000000B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B0 ~ 000000B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B1 ~ 000000B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B2 ~ 000000B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B3 ~ 000000B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B4 ~ 000000B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B5 ~ 000000B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B6 ~ 000000B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B7 ~ 000000B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B8 ~ 000000B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000B9 ~ 000000BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000BA ~ 000000BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000BB ~ 000000BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000BC ~ 000000BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000BD ~ 000000BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000BE ~ 000000BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000BF ~ 000000C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C0 ~ 000000C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C1 ~ 000000C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C2 ~ 000000C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C3 ~ 000000C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C4 ~ 000000C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C5 ~ 000000C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C6 ~ 000000C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C7 ~ 000000C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C8 ~ 000000C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000C9 ~ 000000CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000CA ~ 000000CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000CB ~ 000000CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000CC ~ 000000CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000CD ~ 000000CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000CE ~ 000000CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000CF ~ 000000D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D0 ~ 000000D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D1 ~ 000000D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D2 ~ 000000D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D3 ~ 000000D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D4 ~ 000000D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D5 ~ 000000D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D6 ~ 000000D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D7 ~ 000000D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D8 ~ 000000D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000D9 ~ 000000DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000DA ~ 000000DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000DB ~ 000000DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000DC ~ 000000DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000DD ~ 000000DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000DE ~ 000000DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000DF ~ 000000E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E0 ~ 000000E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E1 ~ 000000E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E2 ~ 000000E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E3 ~ 000000E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E4 ~ 000000E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E5 ~ 000000E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E6 ~ 000000E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E7 ~ 000000E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E8 ~ 000000E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000E9 ~ 000000EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000EA ~ 000000EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000EB ~ 000000EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000EC ~ 000000ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000ED ~ 000000EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000EE ~ 000000EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000EF ~ 000000F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F0 ~ 000000F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F1 ~ 000000F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F2 ~ 000000F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F3 ~ 000000F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F4 ~ 000000F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F5 ~ 000000F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F6 ~ 000000F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F7 ~ 000000F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F8 ~ 000000F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000F9 ~ 000000FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000FA ~ 000000FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000FB ~ 000000FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000FC ~ 000000FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000FD ~ 000000FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000FE ~ 000000FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000000FF ~ 00000100) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000100 ~ 00000101) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000101 ~ 00000102) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000102 ~ 00000103) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000103 ~ 00000104) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000104 ~ 00000105) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000105 ~ 00000106) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000106 ~ 00000107) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000107 ~ 00000108) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000108 ~ 00000109) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000109 ~ 0000010A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000010A ~ 0000010B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000010B ~ 0000010C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000010C ~ 0000010D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000010D ~ 0000010E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000010E ~ 0000010F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000010F ~ 00000110) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000110 ~ 00000111) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000111 ~ 00000112) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000112 ~ 00000113) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000113 ~ 00000114) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000114 ~ 00000115) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000115 ~ 00000116) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000116 ~ 00000117) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000117 ~ 00000118) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000118 ~ 00000119) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000119 ~ 0000011A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000011A ~ 0000011B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000011B ~ 0000011C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000011C ~ 0000011D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000011D ~ 0000011E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000011E ~ 0000011F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000011F ~ 00000120) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000120 ~ 00000121) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000121 ~ 00000122) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000122 ~ 00000123) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000123 ~ 00000124) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000124 ~ 00000125) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000125 ~ 00000126) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000126 ~ 00000127) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000127 ~ 00000128) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000128 ~ 00000129) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000129 ~ 0000012A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000012A ~ 0000012B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000012B ~ 0000012C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000012C ~ 0000012D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000012D ~ 0000012E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000012E ~ 0000012F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000012F ~ 00000130) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000130 ~ 00000131) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000131 ~ 00000132) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000132 ~ 00000133) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000133 ~ 00000134) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000134 ~ 00000135) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000135 ~ 00000136) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000136 ~ 00000137) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000137 ~ 00000138) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000138 ~ 00000139) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000139 ~ 0000013A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000013A ~ 0000013B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000013B ~ 0000013C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000013C ~ 0000013D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000013D ~ 0000013E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000013E ~ 0000013F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000013F ~ 00000140) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000140 ~ 00000141) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000141 ~ 00000142) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000142 ~ 00000143) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000143 ~ 00000144) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000144 ~ 00000145) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000145 ~ 00000146) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000146 ~ 00000147) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000147 ~ 00000148) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000148 ~ 00000149) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000149 ~ 0000014A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000014A ~ 0000014B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000014B ~ 0000014C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000014C ~ 0000014D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000014D ~ 0000014E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000014E ~ 0000014F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000014F ~ 00000150) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000150 ~ 00000151) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000151 ~ 00000152) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000152 ~ 00000153) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000153 ~ 00000154) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000154 ~ 00000155) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000155 ~ 00000156) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000156 ~ 00000157) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000157 ~ 00000158) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000158 ~ 00000159) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000159 ~ 0000015A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000015A ~ 0000015B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000015B ~ 0000015C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000015C ~ 0000015D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000015D ~ 0000015E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000015E ~ 0000015F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000015F ~ 00000160) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000160 ~ 00000161) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000161 ~ 00000162) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000162 ~ 00000163) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000163 ~ 00000164) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000164 ~ 00000165) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000165 ~ 00000166) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000166 ~ 00000167) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000167 ~ 00000168) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000168 ~ 00000169) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000169 ~ 0000016A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000016A ~ 0000016B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000016B ~ 0000016C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000016C ~ 0000016D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000016D ~ 0000016E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000016E ~ 0000016F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000016F ~ 00000170) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000170 ~ 00000171) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000171 ~ 00000172) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000172 ~ 00000173) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000173 ~ 00000174) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000174 ~ 00000175) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000175 ~ 00000176) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000176 ~ 00000177) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000177 ~ 00000178) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000178 ~ 00000179) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000179 ~ 0000017A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000017A ~ 0000017B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000017B ~ 0000017C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000017C ~ 0000017D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000017D ~ 0000017E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000017E ~ 0000017F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000017F ~ 00000180) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000180 ~ 00000181) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000181 ~ 00000182) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000182 ~ 00000183) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000183 ~ 00000184) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000184 ~ 00000185) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000185 ~ 00000186) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000186 ~ 00000187) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000187 ~ 00000188) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000188 ~ 00000189) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000189 ~ 0000018A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000018A ~ 0000018B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000018B ~ 0000018C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000018C ~ 0000018D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000018D ~ 0000018E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000018E ~ 0000018F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000018F ~ 00000190) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000190 ~ 00000191) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000191 ~ 00000192) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000192 ~ 00000193) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000193 ~ 00000194) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000194 ~ 00000195) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000195 ~ 00000196) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000196 ~ 00000197) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000197 ~ 00000198) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000198 ~ 00000199) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000199 ~ 0000019A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000019A ~ 0000019B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000019B ~ 0000019C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000019C ~ 0000019D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000019D ~ 0000019E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000019E ~ 0000019F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000019F ~ 000001A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A0 ~ 000001A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A1 ~ 000001A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A2 ~ 000001A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A3 ~ 000001A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A4 ~ 000001A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A5 ~ 000001A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A6 ~ 000001A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A7 ~ 000001A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A8 ~ 000001A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001A9 ~ 000001AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001AA ~ 000001AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001AB ~ 000001AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001AC ~ 000001AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001AD ~ 000001AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001AE ~ 000001AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001AF ~ 000001B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B0 ~ 000001B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B1 ~ 000001B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B2 ~ 000001B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B3 ~ 000001B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B4 ~ 000001B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B5 ~ 000001B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B6 ~ 000001B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B7 ~ 000001B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B8 ~ 000001B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001B9 ~ 000001BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001BA ~ 000001BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001BB ~ 000001BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001BC ~ 000001BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001BD ~ 000001BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001BE ~ 000001BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001BF ~ 000001C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C0 ~ 000001C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C1 ~ 000001C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C2 ~ 000001C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C3 ~ 000001C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C4 ~ 000001C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C5 ~ 000001C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C6 ~ 000001C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C7 ~ 000001C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C8 ~ 000001C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001C9 ~ 000001CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001CA ~ 000001CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001CB ~ 000001CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001CC ~ 000001CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001CD ~ 000001CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001CE ~ 000001CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001CF ~ 000001D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D0 ~ 000001D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D1 ~ 000001D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D2 ~ 000001D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D3 ~ 000001D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D4 ~ 000001D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D5 ~ 000001D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D6 ~ 000001D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D7 ~ 000001D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D8 ~ 000001D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001D9 ~ 000001DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001DA ~ 000001DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001DB ~ 000001DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001DC ~ 000001DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001DD ~ 000001DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001DE ~ 000001DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001DF ~ 000001E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E0 ~ 000001E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E1 ~ 000001E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E2 ~ 000001E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E3 ~ 000001E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E4 ~ 000001E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E5 ~ 000001E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E6 ~ 000001E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E7 ~ 000001E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E8 ~ 000001E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001E9 ~ 000001EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001EA ~ 000001EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001EB ~ 000001EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001EC ~ 000001ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001ED ~ 000001EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001EE ~ 000001EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001EF ~ 000001F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F0 ~ 000001F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F1 ~ 000001F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F2 ~ 000001F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F3 ~ 000001F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F4 ~ 000001F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F5 ~ 000001F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F6 ~ 000001F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F7 ~ 000001F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F8 ~ 000001F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001F9 ~ 000001FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001FA ~ 000001FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001FB ~ 000001FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001FC ~ 000001FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001FD ~ 000001FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001FE ~ 000001FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000001FF ~ 00000200) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000200 ~ 00000201) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000201 ~ 00000202) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000202 ~ 00000203) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000203 ~ 00000204) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000204 ~ 00000205) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000205 ~ 00000206) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000206 ~ 00000207) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000207 ~ 00000208) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000208 ~ 00000209) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000209 ~ 0000020A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000020A ~ 0000020B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000020B ~ 0000020C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000020C ~ 0000020D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000020D ~ 0000020E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000020E ~ 0000020F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000020F ~ 00000210) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000210 ~ 00000211) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000211 ~ 00000212) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000212 ~ 00000213) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000213 ~ 00000214) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000214 ~ 00000215) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000215 ~ 00000216) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000216 ~ 00000217) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000217 ~ 00000218) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000218 ~ 00000219) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000219 ~ 0000021A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000021A ~ 0000021B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000021B ~ 0000021C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000021C ~ 0000021D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000021D ~ 0000021E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000021E ~ 0000021F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000021F ~ 00000220) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000220 ~ 00000221) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000221 ~ 00000222) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000222 ~ 00000223) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000223 ~ 00000224) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000224 ~ 00000225) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000225 ~ 00000226) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000226 ~ 00000227) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000227 ~ 00000228) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000228 ~ 00000229) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000229 ~ 0000022A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000022A ~ 0000022B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000022B ~ 0000022C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000022C ~ 0000022D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000022D ~ 0000022E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000022E ~ 0000022F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000022F ~ 00000230) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000230 ~ 00000231) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000231 ~ 00000232) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000232 ~ 00000233) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000233 ~ 00000234) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000234 ~ 00000235) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000235 ~ 00000236) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000236 ~ 00000237) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000237 ~ 00000238) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000238 ~ 00000239) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000239 ~ 0000023A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000023A ~ 0000023B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000023B ~ 0000023C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000023C ~ 0000023D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000023D ~ 0000023E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000023E ~ 0000023F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000023F ~ 00000240) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000240 ~ 00000241) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000241 ~ 00000242) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000242 ~ 00000243) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000243 ~ 00000244) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000244 ~ 00000245) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000245 ~ 00000246) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000246 ~ 00000247) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000247 ~ 00000248) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000248 ~ 00000249) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000249 ~ 0000024A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000024A ~ 0000024B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000024B ~ 0000024C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000024C ~ 0000024D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000024D ~ 0000024E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000024E ~ 0000024F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000024F ~ 00000250) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000250 ~ 00000251) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000251 ~ 00000252) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000252 ~ 00000253) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000253 ~ 00000254) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000254 ~ 00000255) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000255 ~ 00000256) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000256 ~ 00000257) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000257 ~ 00000258) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000258 ~ 00000259) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000259 ~ 0000025A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000025A ~ 0000025B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000025B ~ 0000025C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000025C ~ 0000025D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000025D ~ 0000025E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000025E ~ 0000025F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000025F ~ 00000260) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000260 ~ 00000261) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000261 ~ 00000262) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000262 ~ 00000263) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000263 ~ 00000264) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000264 ~ 00000265) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000265 ~ 00000266) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000266 ~ 00000267) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000267 ~ 00000268) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000268 ~ 00000269) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000269 ~ 0000026A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000026A ~ 0000026B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000026B ~ 0000026C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000026C ~ 0000026D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000026D ~ 0000026E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000026E ~ 0000026F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000026F ~ 00000270) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000270 ~ 00000271) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000271 ~ 00000272) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000272 ~ 00000273) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000273 ~ 00000274) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000274 ~ 00000275) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000275 ~ 00000276) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000276 ~ 00000277) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000277 ~ 00000278) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000278 ~ 00000279) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000279 ~ 0000027A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000027A ~ 0000027B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000027B ~ 0000027C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000027C ~ 0000027D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000027D ~ 0000027E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000027E ~ 0000027F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000027F ~ 00000280) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000280 ~ 00000281) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000281 ~ 00000282) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000282 ~ 00000283) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000283 ~ 00000284) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000284 ~ 00000285) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000285 ~ 00000286) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000286 ~ 00000287) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000287 ~ 00000288) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000288 ~ 00000289) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000289 ~ 0000028A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000028A ~ 0000028B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000028B ~ 0000028C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000028C ~ 0000028D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000028D ~ 0000028E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000028E ~ 0000028F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000028F ~ 00000290) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000290 ~ 00000291) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000291 ~ 00000292) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000292 ~ 00000293) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000293 ~ 00000294) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000294 ~ 00000295) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000295 ~ 00000296) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000296 ~ 00000297) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000297 ~ 00000298) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000298 ~ 00000299) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000299 ~ 0000029A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000029A ~ 0000029B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000029B ~ 0000029C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000029C ~ 0000029D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000029D ~ 0000029E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000029E ~ 0000029F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000029F ~ 000002A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A0 ~ 000002A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A1 ~ 000002A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A2 ~ 000002A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A3 ~ 000002A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A4 ~ 000002A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A5 ~ 000002A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A6 ~ 000002A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A7 ~ 000002A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A8 ~ 000002A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002A9 ~ 000002AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002AA ~ 000002AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002AB ~ 000002AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002AC ~ 000002AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002AD ~ 000002AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002AE ~ 000002AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002AF ~ 000002B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B0 ~ 000002B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B1 ~ 000002B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B2 ~ 000002B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B3 ~ 000002B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B4 ~ 000002B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B5 ~ 000002B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B6 ~ 000002B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B7 ~ 000002B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B8 ~ 000002B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002B9 ~ 000002BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002BA ~ 000002BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002BB ~ 000002BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002BC ~ 000002BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002BD ~ 000002BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002BE ~ 000002BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002BF ~ 000002C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C0 ~ 000002C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C1 ~ 000002C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C2 ~ 000002C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C3 ~ 000002C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C4 ~ 000002C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C5 ~ 000002C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C6 ~ 000002C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C7 ~ 000002C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C8 ~ 000002C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002C9 ~ 000002CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002CA ~ 000002CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002CB ~ 000002CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002CC ~ 000002CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002CD ~ 000002CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002CE ~ 000002CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002CF ~ 000002D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D0 ~ 000002D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D1 ~ 000002D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D2 ~ 000002D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D3 ~ 000002D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D4 ~ 000002D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D5 ~ 000002D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D6 ~ 000002D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D7 ~ 000002D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D8 ~ 000002D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002D9 ~ 000002DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002DA ~ 000002DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002DB ~ 000002DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002DC ~ 000002DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002DD ~ 000002DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002DE ~ 000002DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002DF ~ 000002E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E0 ~ 000002E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E1 ~ 000002E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E2 ~ 000002E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E3 ~ 000002E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E4 ~ 000002E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E5 ~ 000002E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E6 ~ 000002E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E7 ~ 000002E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E8 ~ 000002E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002E9 ~ 000002EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002EA ~ 000002EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002EB ~ 000002EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002EC ~ 000002ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002ED ~ 000002EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002EE ~ 000002EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002EF ~ 000002F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F0 ~ 000002F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F1 ~ 000002F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F2 ~ 000002F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F3 ~ 000002F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F4 ~ 000002F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F5 ~ 000002F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F6 ~ 000002F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F7 ~ 000002F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F8 ~ 000002F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002F9 ~ 000002FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002FA ~ 000002FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002FB ~ 000002FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002FC ~ 000002FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002FD ~ 000002FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002FE ~ 000002FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000002FF ~ 00000300) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000300 ~ 00000301) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000301 ~ 00000302) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000302 ~ 00000303) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000303 ~ 00000304) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000304 ~ 00000305) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000305 ~ 00000306) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000306 ~ 00000307) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000307 ~ 00000308) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000308 ~ 00000309) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000309 ~ 0000030A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000030A ~ 0000030B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000030B ~ 0000030C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000030C ~ 0000030D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000030D ~ 0000030E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000030E ~ 0000030F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000030F ~ 00000310) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000310 ~ 00000311) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000311 ~ 00000312) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000312 ~ 00000313) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000313 ~ 00000314) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000314 ~ 00000315) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000315 ~ 00000316) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000316 ~ 00000317) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000317 ~ 00000318) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000318 ~ 00000319) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000319 ~ 0000031A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000031A ~ 0000031B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000031B ~ 0000031C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000031C ~ 0000031D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000031D ~ 0000031E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000031E ~ 0000031F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000031F ~ 00000320) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000320 ~ 00000321) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000321 ~ 00000322) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000322 ~ 00000323) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000323 ~ 00000324) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000324 ~ 00000325) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000325 ~ 00000326) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000326 ~ 00000327) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000327 ~ 00000328) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000328 ~ 00000329) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000329 ~ 0000032A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000032A ~ 0000032B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000032B ~ 0000032C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000032C ~ 0000032D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000032D ~ 0000032E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000032E ~ 0000032F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000032F ~ 00000330) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000330 ~ 00000331) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000331 ~ 00000332) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000332 ~ 00000333) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000333 ~ 00000334) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000334 ~ 00000335) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000335 ~ 00000336) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000336 ~ 00000337) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000337 ~ 00000338) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000338 ~ 00000339) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000339 ~ 0000033A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000033A ~ 0000033B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000033B ~ 0000033C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000033C ~ 0000033D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000033D ~ 0000033E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000033E ~ 0000033F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000033F ~ 00000340) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000340 ~ 00000341) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000341 ~ 00000342) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000342 ~ 00000343) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000343 ~ 00000344) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000344 ~ 00000345) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000345 ~ 00000346) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000346 ~ 00000347) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000347 ~ 00000348) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000348 ~ 00000349) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000349 ~ 0000034A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000034A ~ 0000034B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000034B ~ 0000034C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000034C ~ 0000034D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000034D ~ 0000034E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000034E ~ 0000034F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000034F ~ 00000350) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000350 ~ 00000351) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000351 ~ 00000352) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000352 ~ 00000353) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000353 ~ 00000354) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000354 ~ 00000355) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000355 ~ 00000356) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000356 ~ 00000357) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000357 ~ 00000358) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000358 ~ 00000359) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000359 ~ 0000035A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000035A ~ 0000035B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000035B ~ 0000035C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000035C ~ 0000035D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000035D ~ 0000035E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000035E ~ 0000035F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000035F ~ 00000360) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000360 ~ 00000361) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000361 ~ 00000362) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000362 ~ 00000363) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000363 ~ 00000364) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000364 ~ 00000365) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000365 ~ 00000366) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000366 ~ 00000367) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000367 ~ 00000368) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000368 ~ 00000369) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000369 ~ 0000036A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000036A ~ 0000036B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000036B ~ 0000036C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000036C ~ 0000036D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000036D ~ 0000036E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000036E ~ 0000036F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000036F ~ 00000370) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000370 ~ 00000371) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000371 ~ 00000372) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000372 ~ 00000373) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000373 ~ 00000374) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000374 ~ 00000375) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000375 ~ 00000376) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000376 ~ 00000377) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000377 ~ 00000378) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000378 ~ 00000379) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000379 ~ 0000037A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000037A ~ 0000037B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000037B ~ 0000037C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000037C ~ 0000037D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000037D ~ 0000037E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000037E ~ 0000037F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000037F ~ 00000380) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000380 ~ 00000381) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000381 ~ 00000382) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000382 ~ 00000383) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000383 ~ 00000384) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000384 ~ 00000385) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000385 ~ 00000386) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000386 ~ 00000387) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000387 ~ 00000388) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000388 ~ 00000389) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000389 ~ 0000038A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000038A ~ 0000038B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000038B ~ 0000038C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000038C ~ 0000038D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000038D ~ 0000038E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000038E ~ 0000038F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000038F ~ 00000390) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000390 ~ 00000391) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000391 ~ 00000392) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000392 ~ 00000393) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000393 ~ 00000394) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000394 ~ 00000395) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000395 ~ 00000396) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000396 ~ 00000397) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000397 ~ 00000398) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000398 ~ 00000399) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000399 ~ 0000039A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000039A ~ 0000039B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000039B ~ 0000039C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000039C ~ 0000039D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000039D ~ 0000039E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000039E ~ 0000039F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000039F ~ 000003A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A0 ~ 000003A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A1 ~ 000003A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A2 ~ 000003A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A3 ~ 000003A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A4 ~ 000003A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A5 ~ 000003A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A6 ~ 000003A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A7 ~ 000003A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A8 ~ 000003A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003A9 ~ 000003AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003AA ~ 000003AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003AB ~ 000003AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003AC ~ 000003AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003AD ~ 000003AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003AE ~ 000003AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003AF ~ 000003B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B0 ~ 000003B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B1 ~ 000003B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B2 ~ 000003B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B3 ~ 000003B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B4 ~ 000003B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B5 ~ 000003B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B6 ~ 000003B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B7 ~ 000003B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B8 ~ 000003B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003B9 ~ 000003BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003BA ~ 000003BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003BB ~ 000003BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003BC ~ 000003BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003BD ~ 000003BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003BE ~ 000003BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003BF ~ 000003C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C0 ~ 000003C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C1 ~ 000003C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C2 ~ 000003C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C3 ~ 000003C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C4 ~ 000003C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C5 ~ 000003C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C6 ~ 000003C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C7 ~ 000003C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C8 ~ 000003C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003C9 ~ 000003CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003CA ~ 000003CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003CB ~ 000003CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003CC ~ 000003CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003CD ~ 000003CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003CE ~ 000003CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003CF ~ 000003D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D0 ~ 000003D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D1 ~ 000003D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D2 ~ 000003D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D3 ~ 000003D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D4 ~ 000003D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D5 ~ 000003D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D6 ~ 000003D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D7 ~ 000003D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D8 ~ 000003D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003D9 ~ 000003DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003DA ~ 000003DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003DB ~ 000003DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003DC ~ 000003DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003DD ~ 000003DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003DE ~ 000003DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003DF ~ 000003E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E0 ~ 000003E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E1 ~ 000003E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E2 ~ 000003E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E3 ~ 000003E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E4 ~ 000003E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E5 ~ 000003E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E6 ~ 000003E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E7 ~ 000003E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E8 ~ 000003E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003E9 ~ 000003EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003EA ~ 000003EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003EB ~ 000003EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003EC ~ 000003ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003ED ~ 000003EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003EE ~ 000003EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003EF ~ 000003F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F0 ~ 000003F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F1 ~ 000003F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F2 ~ 000003F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F3 ~ 000003F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F4 ~ 000003F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F5 ~ 000003F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F6 ~ 000003F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F7 ~ 000003F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F8 ~ 000003F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003F9 ~ 000003FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003FA ~ 000003FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003FB ~ 000003FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003FC ~ 000003FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003FD ~ 000003FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003FE ~ 000003FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000003FF ~ 00000400) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000400 ~ 00000401) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000401 ~ 00000402) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000402 ~ 00000403) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000403 ~ 00000404) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000404 ~ 00000405) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000405 ~ 00000406) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000406 ~ 00000407) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000407 ~ 00000408) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000408 ~ 00000409) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000409 ~ 0000040A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000040A ~ 0000040B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000040B ~ 0000040C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000040C ~ 0000040D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000040D ~ 0000040E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000040E ~ 0000040F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000040F ~ 00000410) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000410 ~ 00000411) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000411 ~ 00000412) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000412 ~ 00000413) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000413 ~ 00000414) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000414 ~ 00000415) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000415 ~ 00000416) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000416 ~ 00000417) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000417 ~ 00000418) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000418 ~ 00000419) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000419 ~ 0000041A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000041A ~ 0000041B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000041B ~ 0000041C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000041C ~ 0000041D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000041D ~ 0000041E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000041E ~ 0000041F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000041F ~ 00000420) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000420 ~ 00000421) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000421 ~ 00000422) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000422 ~ 00000423) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000423 ~ 00000424) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000424 ~ 00000425) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000425 ~ 00000426) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000426 ~ 00000427) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000427 ~ 00000428) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000428 ~ 00000429) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000429 ~ 0000042A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000042A ~ 0000042B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000042B ~ 0000042C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000042C ~ 0000042D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000042D ~ 0000042E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000042E ~ 0000042F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000042F ~ 00000430) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000430 ~ 00000431) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000431 ~ 00000432) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000432 ~ 00000433) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000433 ~ 00000434) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000434 ~ 00000435) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000435 ~ 00000436) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000436 ~ 00000437) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000437 ~ 00000438) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000438 ~ 00000439) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000439 ~ 0000043A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000043A ~ 0000043B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000043B ~ 0000043C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000043C ~ 0000043D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000043D ~ 0000043E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000043E ~ 0000043F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000043F ~ 00000440) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000440 ~ 00000441) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000441 ~ 00000442) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000442 ~ 00000443) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000443 ~ 00000444) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000444 ~ 00000445) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000445 ~ 00000446) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000446 ~ 00000447) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000447 ~ 00000448) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000448 ~ 00000449) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000449 ~ 0000044A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000044A ~ 0000044B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000044B ~ 0000044C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000044C ~ 0000044D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000044D ~ 0000044E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000044E ~ 0000044F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000044F ~ 00000450) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000450 ~ 00000451) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000451 ~ 00000452) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000452 ~ 00000453) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000453 ~ 00000454) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000454 ~ 00000455) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000455 ~ 00000456) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000456 ~ 00000457) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000457 ~ 00000458) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000458 ~ 00000459) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000459 ~ 0000045A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000045A ~ 0000045B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000045B ~ 0000045C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000045C ~ 0000045D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000045D ~ 0000045E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000045E ~ 0000045F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000045F ~ 00000460) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000460 ~ 00000461) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000461 ~ 00000462) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000462 ~ 00000463) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000463 ~ 00000464) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000464 ~ 00000465) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000465 ~ 00000466) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000466 ~ 00000467) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000467 ~ 00000468) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000468 ~ 00000469) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000469 ~ 0000046A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000046A ~ 0000046B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000046B ~ 0000046C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000046C ~ 0000046D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000046D ~ 0000046E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000046E ~ 0000046F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000046F ~ 00000470) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000470 ~ 00000471) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000471 ~ 00000472) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000472 ~ 00000473) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000473 ~ 00000474) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000474 ~ 00000475) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000475 ~ 00000476) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000476 ~ 00000477) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000477 ~ 00000478) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000478 ~ 00000479) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000479 ~ 0000047A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000047A ~ 0000047B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000047B ~ 0000047C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000047C ~ 0000047D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000047D ~ 0000047E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000047E ~ 0000047F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000047F ~ 00000480) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000480 ~ 00000481) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000481 ~ 00000482) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000482 ~ 00000483) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000483 ~ 00000484) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000484 ~ 00000485) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000485 ~ 00000486) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000486 ~ 00000487) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000487 ~ 00000488) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000488 ~ 00000489) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000489 ~ 0000048A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000048A ~ 0000048B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000048B ~ 0000048C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000048C ~ 0000048D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000048D ~ 0000048E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000048E ~ 0000048F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000048F ~ 00000490) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000490 ~ 00000491) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000491 ~ 00000492) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000492 ~ 00000493) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000493 ~ 00000494) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000494 ~ 00000495) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000495 ~ 00000496) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000496 ~ 00000497) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000497 ~ 00000498) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000498 ~ 00000499) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000499 ~ 0000049A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000049A ~ 0000049B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000049B ~ 0000049C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000049C ~ 0000049D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000049D ~ 0000049E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000049E ~ 0000049F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000049F ~ 000004A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A0 ~ 000004A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A1 ~ 000004A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A2 ~ 000004A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A3 ~ 000004A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A4 ~ 000004A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A5 ~ 000004A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A6 ~ 000004A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A7 ~ 000004A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A8 ~ 000004A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004A9 ~ 000004AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004AA ~ 000004AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004AB ~ 000004AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004AC ~ 000004AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004AD ~ 000004AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004AE ~ 000004AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004AF ~ 000004B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B0 ~ 000004B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B1 ~ 000004B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B2 ~ 000004B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B3 ~ 000004B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B4 ~ 000004B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B5 ~ 000004B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B6 ~ 000004B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B7 ~ 000004B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B8 ~ 000004B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004B9 ~ 000004BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004BA ~ 000004BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004BB ~ 000004BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004BC ~ 000004BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004BD ~ 000004BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004BE ~ 000004BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004BF ~ 000004C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C0 ~ 000004C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C1 ~ 000004C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C2 ~ 000004C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C3 ~ 000004C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C4 ~ 000004C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C5 ~ 000004C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C6 ~ 000004C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C7 ~ 000004C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C8 ~ 000004C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004C9 ~ 000004CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004CA ~ 000004CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004CB ~ 000004CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004CC ~ 000004CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004CD ~ 000004CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004CE ~ 000004CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004CF ~ 000004D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D0 ~ 000004D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D1 ~ 000004D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D2 ~ 000004D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D3 ~ 000004D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D4 ~ 000004D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D5 ~ 000004D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D6 ~ 000004D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D7 ~ 000004D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D8 ~ 000004D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004D9 ~ 000004DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004DA ~ 000004DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004DB ~ 000004DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004DC ~ 000004DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004DD ~ 000004DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004DE ~ 000004DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004DF ~ 000004E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E0 ~ 000004E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E1 ~ 000004E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E2 ~ 000004E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E3 ~ 000004E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E4 ~ 000004E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E5 ~ 000004E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E6 ~ 000004E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E7 ~ 000004E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E8 ~ 000004E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004E9 ~ 000004EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004EA ~ 000004EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004EB ~ 000004EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004EC ~ 000004ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004ED ~ 000004EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004EE ~ 000004EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004EF ~ 000004F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F0 ~ 000004F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F1 ~ 000004F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F2 ~ 000004F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F3 ~ 000004F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F4 ~ 000004F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F5 ~ 000004F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F6 ~ 000004F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F7 ~ 000004F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F8 ~ 000004F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004F9 ~ 000004FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004FA ~ 000004FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004FB ~ 000004FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004FC ~ 000004FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004FD ~ 000004FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004FE ~ 000004FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000004FF ~ 00000500) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000500 ~ 00000501) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000501 ~ 00000502) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000502 ~ 00000503) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000503 ~ 00000504) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000504 ~ 00000505) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000505 ~ 00000506) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000506 ~ 00000507) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000507 ~ 00000508) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000508 ~ 00000509) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000509 ~ 0000050A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000050A ~ 0000050B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000050B ~ 0000050C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000050C ~ 0000050D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000050D ~ 0000050E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000050E ~ 0000050F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000050F ~ 00000510) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000510 ~ 00000511) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000511 ~ 00000512) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000512 ~ 00000513) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000513 ~ 00000514) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000514 ~ 00000515) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000515 ~ 00000516) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000516 ~ 00000517) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000517 ~ 00000518) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000518 ~ 00000519) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000519 ~ 0000051A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000051A ~ 0000051B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000051B ~ 0000051C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000051C ~ 0000051D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000051D ~ 0000051E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000051E ~ 0000051F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000051F ~ 00000520) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000520 ~ 00000521) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000521 ~ 00000522) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000522 ~ 00000523) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000523 ~ 00000524) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000524 ~ 00000525) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000525 ~ 00000526) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000526 ~ 00000527) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000527 ~ 00000528) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000528 ~ 00000529) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000529 ~ 0000052A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000052A ~ 0000052B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000052B ~ 0000052C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000052C ~ 0000052D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000052D ~ 0000052E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000052E ~ 0000052F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000052F ~ 00000530) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000530 ~ 00000531) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000531 ~ 00000532) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000532 ~ 00000533) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000533 ~ 00000534) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000534 ~ 00000535) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000535 ~ 00000536) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000536 ~ 00000537) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000537 ~ 00000538) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000538 ~ 00000539) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000539 ~ 0000053A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000053A ~ 0000053B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000053B ~ 0000053C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000053C ~ 0000053D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000053D ~ 0000053E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000053E ~ 0000053F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000053F ~ 00000540) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000540 ~ 00000541) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000541 ~ 00000542) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000542 ~ 00000543) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000543 ~ 00000544) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000544 ~ 00000545) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000545 ~ 00000546) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000546 ~ 00000547) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000547 ~ 00000548) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000548 ~ 00000549) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000549 ~ 0000054A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000054A ~ 0000054B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000054B ~ 0000054C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000054C ~ 0000054D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000054D ~ 0000054E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000054E ~ 0000054F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000054F ~ 00000550) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000550 ~ 00000551) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000551 ~ 00000552) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000552 ~ 00000553) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000553 ~ 00000554) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000554 ~ 00000555) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000555 ~ 00000556) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000556 ~ 00000557) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000557 ~ 00000558) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000558 ~ 00000559) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000559 ~ 0000055A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000055A ~ 0000055B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000055B ~ 0000055C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000055C ~ 0000055D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000055D ~ 0000055E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000055E ~ 0000055F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000055F ~ 00000560) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000560 ~ 00000561) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000561 ~ 00000562) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000562 ~ 00000563) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000563 ~ 00000564) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000564 ~ 00000565) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000565 ~ 00000566) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000566 ~ 00000567) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000567 ~ 00000568) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000568 ~ 00000569) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000569 ~ 0000056A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000056A ~ 0000056B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000056B ~ 0000056C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000056C ~ 0000056D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000056D ~ 0000056E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000056E ~ 0000056F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000056F ~ 00000570) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000570 ~ 00000571) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000571 ~ 00000572) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000572 ~ 00000573) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000573 ~ 00000574) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000574 ~ 00000575) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000575 ~ 00000576) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000576 ~ 00000577) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000577 ~ 00000578) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000578 ~ 00000579) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000579 ~ 0000057A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000057A ~ 0000057B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000057B ~ 0000057C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000057C ~ 0000057D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000057D ~ 0000057E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000057E ~ 0000057F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000057F ~ 00000580) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000580 ~ 00000581) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000581 ~ 00000582) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000582 ~ 00000583) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000583 ~ 00000584) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000584 ~ 00000585) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000585 ~ 00000586) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000586 ~ 00000587) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000587 ~ 00000588) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000588 ~ 00000589) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000589 ~ 0000058A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000058A ~ 0000058B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000058B ~ 0000058C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000058C ~ 0000058D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000058D ~ 0000058E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000058E ~ 0000058F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000058F ~ 00000590) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000590 ~ 00000591) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000591 ~ 00000592) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000592 ~ 00000593) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000593 ~ 00000594) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000594 ~ 00000595) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000595 ~ 00000596) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000596 ~ 00000597) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000597 ~ 00000598) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000598 ~ 00000599) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000599 ~ 0000059A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000059A ~ 0000059B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000059B ~ 0000059C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000059C ~ 0000059D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000059D ~ 0000059E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000059E ~ 0000059F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000059F ~ 000005A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A0 ~ 000005A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A1 ~ 000005A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A2 ~ 000005A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A3 ~ 000005A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A4 ~ 000005A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A5 ~ 000005A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A6 ~ 000005A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A7 ~ 000005A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A8 ~ 000005A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005A9 ~ 000005AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005AA ~ 000005AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005AB ~ 000005AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005AC ~ 000005AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005AD ~ 000005AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005AE ~ 000005AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005AF ~ 000005B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B0 ~ 000005B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B1 ~ 000005B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B2 ~ 000005B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B3 ~ 000005B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B4 ~ 000005B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B5 ~ 000005B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B6 ~ 000005B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B7 ~ 000005B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B8 ~ 000005B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005B9 ~ 000005BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005BA ~ 000005BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005BB ~ 000005BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005BC ~ 000005BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005BD ~ 000005BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005BE ~ 000005BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005BF ~ 000005C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C0 ~ 000005C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C1 ~ 000005C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C2 ~ 000005C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C3 ~ 000005C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C4 ~ 000005C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C5 ~ 000005C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C6 ~ 000005C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C7 ~ 000005C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C8 ~ 000005C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005C9 ~ 000005CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005CA ~ 000005CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005CB ~ 000005CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005CC ~ 000005CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005CD ~ 000005CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005CE ~ 000005CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005CF ~ 000005D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D0 ~ 000005D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D1 ~ 000005D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D2 ~ 000005D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D3 ~ 000005D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D4 ~ 000005D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D5 ~ 000005D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D6 ~ 000005D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D7 ~ 000005D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D8 ~ 000005D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005D9 ~ 000005DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005DA ~ 000005DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005DB ~ 000005DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005DC ~ 000005DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005DD ~ 000005DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005DE ~ 000005DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005DF ~ 000005E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E0 ~ 000005E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E1 ~ 000005E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E2 ~ 000005E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E3 ~ 000005E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E4 ~ 000005E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E5 ~ 000005E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E6 ~ 000005E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E7 ~ 000005E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E8 ~ 000005E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005E9 ~ 000005EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005EA ~ 000005EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005EB ~ 000005EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005EC ~ 000005ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005ED ~ 000005EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005EE ~ 000005EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005EF ~ 000005F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F0 ~ 000005F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F1 ~ 000005F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F2 ~ 000005F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F3 ~ 000005F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F4 ~ 000005F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F5 ~ 000005F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F6 ~ 000005F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F7 ~ 000005F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F8 ~ 000005F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005F9 ~ 000005FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005FA ~ 000005FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005FB ~ 000005FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005FC ~ 000005FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005FD ~ 000005FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005FE ~ 000005FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000005FF ~ 00000600) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000600 ~ 00000601) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000601 ~ 00000602) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000602 ~ 00000603) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000603 ~ 00000604) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000604 ~ 00000605) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000605 ~ 00000606) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000606 ~ 00000607) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000607 ~ 00000608) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000608 ~ 00000609) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000609 ~ 0000060A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000060A ~ 0000060B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000060B ~ 0000060C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000060C ~ 0000060D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000060D ~ 0000060E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000060E ~ 0000060F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000060F ~ 00000610) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000610 ~ 00000611) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000611 ~ 00000612) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000612 ~ 00000613) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000613 ~ 00000614) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000614 ~ 00000615) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000615 ~ 00000616) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000616 ~ 00000617) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000617 ~ 00000618) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000618 ~ 00000619) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000619 ~ 0000061A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000061A ~ 0000061B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000061B ~ 0000061C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000061C ~ 0000061D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000061D ~ 0000061E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000061E ~ 0000061F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000061F ~ 00000620) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000620 ~ 00000621) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000621 ~ 00000622) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000622 ~ 00000623) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000623 ~ 00000624) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000624 ~ 00000625) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000625 ~ 00000626) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000626 ~ 00000627) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000627 ~ 00000628) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000628 ~ 00000629) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000629 ~ 0000062A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000062A ~ 0000062B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000062B ~ 0000062C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000062C ~ 0000062D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000062D ~ 0000062E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000062E ~ 0000062F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000062F ~ 00000630) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000630 ~ 00000631) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000631 ~ 00000632) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000632 ~ 00000633) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000633 ~ 00000634) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000634 ~ 00000635) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000635 ~ 00000636) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000636 ~ 00000637) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000637 ~ 00000638) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000638 ~ 00000639) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000639 ~ 0000063A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000063A ~ 0000063B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000063B ~ 0000063C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000063C ~ 0000063D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000063D ~ 0000063E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000063E ~ 0000063F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000063F ~ 00000640) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000640 ~ 00000641) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000641 ~ 00000642) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000642 ~ 00000643) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000643 ~ 00000644) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000644 ~ 00000645) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000645 ~ 00000646) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000646 ~ 00000647) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000647 ~ 00000648) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000648 ~ 00000649) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000649 ~ 0000064A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000064A ~ 0000064B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000064B ~ 0000064C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000064C ~ 0000064D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000064D ~ 0000064E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000064E ~ 0000064F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000064F ~ 00000650) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000650 ~ 00000651) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000651 ~ 00000652) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000652 ~ 00000653) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000653 ~ 00000654) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000654 ~ 00000655) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000655 ~ 00000656) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000656 ~ 00000657) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000657 ~ 00000658) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000658 ~ 00000659) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000659 ~ 0000065A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000065A ~ 0000065B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000065B ~ 0000065C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000065C ~ 0000065D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000065D ~ 0000065E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000065E ~ 0000065F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000065F ~ 00000660) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000660 ~ 00000661) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000661 ~ 00000662) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000662 ~ 00000663) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000663 ~ 00000664) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000664 ~ 00000665) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000665 ~ 00000666) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000666 ~ 00000667) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000667 ~ 00000668) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000668 ~ 00000669) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000669 ~ 0000066A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000066A ~ 0000066B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000066B ~ 0000066C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000066C ~ 0000066D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000066D ~ 0000066E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000066E ~ 0000066F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000066F ~ 00000670) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000670 ~ 00000671) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000671 ~ 00000672) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000672 ~ 00000673) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000673 ~ 00000674) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000674 ~ 00000675) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000675 ~ 00000676) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000676 ~ 00000677) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000677 ~ 00000678) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000678 ~ 00000679) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000679 ~ 0000067A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000067A ~ 0000067B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000067B ~ 0000067C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000067C ~ 0000067D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000067D ~ 0000067E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000067E ~ 0000067F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000067F ~ 00000680) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000680 ~ 00000681) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000681 ~ 00000682) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000682 ~ 00000683) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000683 ~ 00000684) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000684 ~ 00000685) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000685 ~ 00000686) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000686 ~ 00000687) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000687 ~ 00000688) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000688 ~ 00000689) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000689 ~ 0000068A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000068A ~ 0000068B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000068B ~ 0000068C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000068C ~ 0000068D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000068D ~ 0000068E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000068E ~ 0000068F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000068F ~ 00000690) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000690 ~ 00000691) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000691 ~ 00000692) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000692 ~ 00000693) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000693 ~ 00000694) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000694 ~ 00000695) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000695 ~ 00000696) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000696 ~ 00000697) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000697 ~ 00000698) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000698 ~ 00000699) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000699 ~ 0000069A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000069A ~ 0000069B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000069B ~ 0000069C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000069C ~ 0000069D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000069D ~ 0000069E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000069E ~ 0000069F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000069F ~ 000006A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A0 ~ 000006A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A1 ~ 000006A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A2 ~ 000006A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A3 ~ 000006A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A4 ~ 000006A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A5 ~ 000006A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A6 ~ 000006A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A7 ~ 000006A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A8 ~ 000006A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006A9 ~ 000006AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006AA ~ 000006AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006AB ~ 000006AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006AC ~ 000006AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006AD ~ 000006AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006AE ~ 000006AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006AF ~ 000006B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B0 ~ 000006B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B1 ~ 000006B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B2 ~ 000006B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B3 ~ 000006B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B4 ~ 000006B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B5 ~ 000006B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B6 ~ 000006B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B7 ~ 000006B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B8 ~ 000006B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006B9 ~ 000006BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006BA ~ 000006BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006BB ~ 000006BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006BC ~ 000006BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006BD ~ 000006BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006BE ~ 000006BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006BF ~ 000006C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C0 ~ 000006C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C1 ~ 000006C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C2 ~ 000006C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C3 ~ 000006C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C4 ~ 000006C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C5 ~ 000006C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C6 ~ 000006C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C7 ~ 000006C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C8 ~ 000006C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006C9 ~ 000006CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006CA ~ 000006CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006CB ~ 000006CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006CC ~ 000006CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006CD ~ 000006CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006CE ~ 000006CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006CF ~ 000006D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D0 ~ 000006D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D1 ~ 000006D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D2 ~ 000006D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D3 ~ 000006D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D4 ~ 000006D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D5 ~ 000006D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D6 ~ 000006D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D7 ~ 000006D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D8 ~ 000006D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006D9 ~ 000006DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006DA ~ 000006DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006DB ~ 000006DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006DC ~ 000006DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006DD ~ 000006DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006DE ~ 000006DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006DF ~ 000006E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E0 ~ 000006E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E1 ~ 000006E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E2 ~ 000006E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E3 ~ 000006E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E4 ~ 000006E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E5 ~ 000006E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E6 ~ 000006E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E7 ~ 000006E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E8 ~ 000006E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006E9 ~ 000006EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006EA ~ 000006EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006EB ~ 000006EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006EC ~ 000006ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006ED ~ 000006EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006EE ~ 000006EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006EF ~ 000006F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F0 ~ 000006F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F1 ~ 000006F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F2 ~ 000006F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F3 ~ 000006F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F4 ~ 000006F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F5 ~ 000006F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F6 ~ 000006F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F7 ~ 000006F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F8 ~ 000006F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006F9 ~ 000006FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006FA ~ 000006FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006FB ~ 000006FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006FC ~ 000006FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006FD ~ 000006FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006FE ~ 000006FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000006FF ~ 00000700) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000700 ~ 00000701) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000701 ~ 00000702) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000702 ~ 00000703) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000703 ~ 00000704) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000704 ~ 00000705) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000705 ~ 00000706) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000706 ~ 00000707) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000707 ~ 00000708) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000708 ~ 00000709) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000709 ~ 0000070A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000070A ~ 0000070B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000070B ~ 0000070C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000070C ~ 0000070D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000070D ~ 0000070E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000070E ~ 0000070F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000070F ~ 00000710) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000710 ~ 00000711) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000711 ~ 00000712) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000712 ~ 00000713) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000713 ~ 00000714) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000714 ~ 00000715) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000715 ~ 00000716) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000716 ~ 00000717) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000717 ~ 00000718) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000718 ~ 00000719) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000719 ~ 0000071A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000071A ~ 0000071B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000071B ~ 0000071C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000071C ~ 0000071D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000071D ~ 0000071E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000071E ~ 0000071F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000071F ~ 00000720) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000720 ~ 00000721) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000721 ~ 00000722) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000722 ~ 00000723) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000723 ~ 00000724) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000724 ~ 00000725) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000725 ~ 00000726) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000726 ~ 00000727) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000727 ~ 00000728) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000728 ~ 00000729) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000729 ~ 0000072A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000072A ~ 0000072B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000072B ~ 0000072C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000072C ~ 0000072D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000072D ~ 0000072E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000072E ~ 0000072F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000072F ~ 00000730) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000730 ~ 00000731) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000731 ~ 00000732) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000732 ~ 00000733) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000733 ~ 00000734) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000734 ~ 00000735) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000735 ~ 00000736) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000736 ~ 00000737) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000737 ~ 00000738) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000738 ~ 00000739) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000739 ~ 0000073A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000073A ~ 0000073B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000073B ~ 0000073C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000073C ~ 0000073D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000073D ~ 0000073E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000073E ~ 0000073F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000073F ~ 00000740) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000740 ~ 00000741) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000741 ~ 00000742) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000742 ~ 00000743) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000743 ~ 00000744) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000744 ~ 00000745) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000745 ~ 00000746) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000746 ~ 00000747) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000747 ~ 00000748) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000748 ~ 00000749) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000749 ~ 0000074A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000074A ~ 0000074B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000074B ~ 0000074C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000074C ~ 0000074D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000074D ~ 0000074E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000074E ~ 0000074F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000074F ~ 00000750) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000750 ~ 00000751) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000751 ~ 00000752) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000752 ~ 00000753) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000753 ~ 00000754) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000754 ~ 00000755) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000755 ~ 00000756) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000756 ~ 00000757) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000757 ~ 00000758) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000758 ~ 00000759) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000759 ~ 0000075A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000075A ~ 0000075B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000075B ~ 0000075C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000075C ~ 0000075D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000075D ~ 0000075E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000075E ~ 0000075F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000075F ~ 00000760) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000760 ~ 00000761) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000761 ~ 00000762) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000762 ~ 00000763) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000763 ~ 00000764) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000764 ~ 00000765) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000765 ~ 00000766) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000766 ~ 00000767) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000767 ~ 00000768) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000768 ~ 00000769) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000769 ~ 0000076A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000076A ~ 0000076B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000076B ~ 0000076C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000076C ~ 0000076D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000076D ~ 0000076E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000076E ~ 0000076F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000076F ~ 00000770) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000770 ~ 00000771) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000771 ~ 00000772) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000772 ~ 00000773) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000773 ~ 00000774) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000774 ~ 00000775) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000775 ~ 00000776) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000776 ~ 00000777) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000777 ~ 00000778) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000778 ~ 00000779) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000779 ~ 0000077A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000077A ~ 0000077B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000077B ~ 0000077C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000077C ~ 0000077D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000077D ~ 0000077E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000077E ~ 0000077F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000077F ~ 00000780) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000780 ~ 00000781) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000781 ~ 00000782) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000782 ~ 00000783) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000783 ~ 00000784) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000784 ~ 00000785) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000785 ~ 00000786) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000786 ~ 00000787) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000787 ~ 00000788) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000788 ~ 00000789) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000789 ~ 0000078A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000078A ~ 0000078B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000078B ~ 0000078C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000078C ~ 0000078D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000078D ~ 0000078E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000078E ~ 0000078F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000078F ~ 00000790) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000790 ~ 00000791) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000791 ~ 00000792) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000792 ~ 00000793) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000793 ~ 00000794) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000794 ~ 00000795) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000795 ~ 00000796) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000796 ~ 00000797) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000797 ~ 00000798) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000798 ~ 00000799) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000799 ~ 0000079A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000079A ~ 0000079B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000079B ~ 0000079C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000079C ~ 0000079D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000079D ~ 0000079E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000079E ~ 0000079F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000079F ~ 000007A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A0 ~ 000007A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A1 ~ 000007A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A2 ~ 000007A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A3 ~ 000007A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A4 ~ 000007A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A5 ~ 000007A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A6 ~ 000007A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A7 ~ 000007A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A8 ~ 000007A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007A9 ~ 000007AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007AA ~ 000007AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007AB ~ 000007AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007AC ~ 000007AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007AD ~ 000007AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007AE ~ 000007AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007AF ~ 000007B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B0 ~ 000007B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B1 ~ 000007B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B2 ~ 000007B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B3 ~ 000007B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B4 ~ 000007B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B5 ~ 000007B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B6 ~ 000007B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B7 ~ 000007B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B8 ~ 000007B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007B9 ~ 000007BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007BA ~ 000007BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007BB ~ 000007BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007BC ~ 000007BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007BD ~ 000007BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007BE ~ 000007BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007BF ~ 000007C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C0 ~ 000007C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C1 ~ 000007C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C2 ~ 000007C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C3 ~ 000007C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C4 ~ 000007C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C5 ~ 000007C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C6 ~ 000007C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C7 ~ 000007C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C8 ~ 000007C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007C9 ~ 000007CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007CA ~ 000007CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007CB ~ 000007CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007CC ~ 000007CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007CD ~ 000007CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007CE ~ 000007CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007CF ~ 000007D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D0 ~ 000007D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D1 ~ 000007D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D2 ~ 000007D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D3 ~ 000007D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D4 ~ 000007D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D5 ~ 000007D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D6 ~ 000007D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D7 ~ 000007D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D8 ~ 000007D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007D9 ~ 000007DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007DA ~ 000007DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007DB ~ 000007DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007DC ~ 000007DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007DD ~ 000007DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007DE ~ 000007DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007DF ~ 000007E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E0 ~ 000007E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E1 ~ 000007E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E2 ~ 000007E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E3 ~ 000007E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E4 ~ 000007E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E5 ~ 000007E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E6 ~ 000007E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E7 ~ 000007E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E8 ~ 000007E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007E9 ~ 000007EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007EA ~ 000007EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007EB ~ 000007EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007EC ~ 000007ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007ED ~ 000007EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007EE ~ 000007EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007EF ~ 000007F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F0 ~ 000007F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F1 ~ 000007F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F2 ~ 000007F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F3 ~ 000007F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F4 ~ 000007F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F5 ~ 000007F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F6 ~ 000007F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F7 ~ 000007F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F8 ~ 000007F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007F9 ~ 000007FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007FA ~ 000007FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007FB ~ 000007FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007FC ~ 000007FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007FD ~ 000007FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007FE ~ 000007FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000007FF ~ 00000800) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000800 ~ 00000801) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000801 ~ 00000802) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000802 ~ 00000803) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000803 ~ 00000804) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000804 ~ 00000805) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000805 ~ 00000806) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000806 ~ 00000807) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000807 ~ 00000808) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000808 ~ 00000809) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000809 ~ 0000080A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000080A ~ 0000080B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000080B ~ 0000080C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000080C ~ 0000080D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000080D ~ 0000080E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000080E ~ 0000080F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000080F ~ 00000810) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000810 ~ 00000811) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000811 ~ 00000812) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000812 ~ 00000813) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000813 ~ 00000814) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000814 ~ 00000815) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000815 ~ 00000816) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000816 ~ 00000817) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000817 ~ 00000818) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000818 ~ 00000819) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000819 ~ 0000081A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000081A ~ 0000081B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000081B ~ 0000081C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000081C ~ 0000081D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000081D ~ 0000081E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000081E ~ 0000081F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000081F ~ 00000820) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000820 ~ 00000821) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000821 ~ 00000822) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000822 ~ 00000823) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000823 ~ 00000824) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000824 ~ 00000825) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000825 ~ 00000826) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000826 ~ 00000827) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000827 ~ 00000828) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000828 ~ 00000829) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000829 ~ 0000082A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000082A ~ 0000082B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000082B ~ 0000082C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000082C ~ 0000082D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000082D ~ 0000082E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000082E ~ 0000082F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000082F ~ 00000830) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000830 ~ 00000831) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000831 ~ 00000832) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000832 ~ 00000833) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000833 ~ 00000834) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000834 ~ 00000835) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000835 ~ 00000836) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000836 ~ 00000837) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000837 ~ 00000838) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000838 ~ 00000839) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000839 ~ 0000083A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000083A ~ 0000083B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000083B ~ 0000083C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000083C ~ 0000083D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000083D ~ 0000083E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000083E ~ 0000083F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000083F ~ 00000840) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000840 ~ 00000841) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000841 ~ 00000842) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000842 ~ 00000843) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000843 ~ 00000844) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000844 ~ 00000845) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000845 ~ 00000846) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000846 ~ 00000847) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000847 ~ 00000848) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000848 ~ 00000849) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000849 ~ 0000084A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000084A ~ 0000084B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000084B ~ 0000084C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000084C ~ 0000084D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000084D ~ 0000084E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000084E ~ 0000084F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000084F ~ 00000850) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000850 ~ 00000851) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000851 ~ 00000852) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000852 ~ 00000853) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000853 ~ 00000854) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000854 ~ 00000855) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000855 ~ 00000856) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000856 ~ 00000857) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000857 ~ 00000858) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000858 ~ 00000859) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000859 ~ 0000085A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000085A ~ 0000085B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000085B ~ 0000085C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000085C ~ 0000085D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000085D ~ 0000085E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000085E ~ 0000085F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000085F ~ 00000860) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000860 ~ 00000861) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000861 ~ 00000862) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000862 ~ 00000863) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000863 ~ 00000864) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000864 ~ 00000865) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000865 ~ 00000866) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000866 ~ 00000867) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000867 ~ 00000868) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000868 ~ 00000869) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000869 ~ 0000086A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000086A ~ 0000086B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000086B ~ 0000086C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000086C ~ 0000086D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000086D ~ 0000086E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000086E ~ 0000086F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000086F ~ 00000870) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000870 ~ 00000871) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000871 ~ 00000872) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000872 ~ 00000873) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000873 ~ 00000874) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000874 ~ 00000875) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000875 ~ 00000876) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000876 ~ 00000877) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000877 ~ 00000878) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000878 ~ 00000879) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000879 ~ 0000087A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000087A ~ 0000087B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000087B ~ 0000087C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000087C ~ 0000087D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000087D ~ 0000087E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000087E ~ 0000087F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000087F ~ 00000880) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000880 ~ 00000881) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000881 ~ 00000882) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000882 ~ 00000883) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000883 ~ 00000884) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000884 ~ 00000885) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000885 ~ 00000886) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000886 ~ 00000887) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000887 ~ 00000888) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000888 ~ 00000889) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000889 ~ 0000088A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000088A ~ 0000088B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000088B ~ 0000088C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000088C ~ 0000088D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000088D ~ 0000088E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000088E ~ 0000088F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000088F ~ 00000890) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000890 ~ 00000891) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000891 ~ 00000892) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000892 ~ 00000893) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000893 ~ 00000894) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000894 ~ 00000895) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000895 ~ 00000896) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000896 ~ 00000897) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000897 ~ 00000898) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000898 ~ 00000899) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000899 ~ 0000089A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000089A ~ 0000089B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000089B ~ 0000089C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000089C ~ 0000089D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000089D ~ 0000089E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000089E ~ 0000089F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000089F ~ 000008A0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A0 ~ 000008A1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A1 ~ 000008A2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A2 ~ 000008A3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A3 ~ 000008A4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A4 ~ 000008A5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A5 ~ 000008A6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A6 ~ 000008A7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A7 ~ 000008A8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A8 ~ 000008A9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008A9 ~ 000008AA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008AA ~ 000008AB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008AB ~ 000008AC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008AC ~ 000008AD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008AD ~ 000008AE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008AE ~ 000008AF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008AF ~ 000008B0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B0 ~ 000008B1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B1 ~ 000008B2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B2 ~ 000008B3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B3 ~ 000008B4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B4 ~ 000008B5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B5 ~ 000008B6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B6 ~ 000008B7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B7 ~ 000008B8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B8 ~ 000008B9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008B9 ~ 000008BA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008BA ~ 000008BB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008BB ~ 000008BC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008BC ~ 000008BD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008BD ~ 000008BE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008BE ~ 000008BF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008BF ~ 000008C0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C0 ~ 000008C1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C1 ~ 000008C2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C2 ~ 000008C3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C3 ~ 000008C4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C4 ~ 000008C5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C5 ~ 000008C6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C6 ~ 000008C7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C7 ~ 000008C8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C8 ~ 000008C9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008C9 ~ 000008CA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008CA ~ 000008CB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008CB ~ 000008CC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008CC ~ 000008CD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008CD ~ 000008CE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008CE ~ 000008CF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008CF ~ 000008D0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D0 ~ 000008D1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D1 ~ 000008D2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D2 ~ 000008D3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D3 ~ 000008D4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D4 ~ 000008D5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D5 ~ 000008D6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D6 ~ 000008D7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D7 ~ 000008D8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D8 ~ 000008D9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008D9 ~ 000008DA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008DA ~ 000008DB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008DB ~ 000008DC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008DC ~ 000008DD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008DD ~ 000008DE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008DE ~ 000008DF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008DF ~ 000008E0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E0 ~ 000008E1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E1 ~ 000008E2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E2 ~ 000008E3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E3 ~ 000008E4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E4 ~ 000008E5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E5 ~ 000008E6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E6 ~ 000008E7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E7 ~ 000008E8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E8 ~ 000008E9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008E9 ~ 000008EA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008EA ~ 000008EB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008EB ~ 000008EC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008EC ~ 000008ED) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008ED ~ 000008EE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008EE ~ 000008EF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008EF ~ 000008F0) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F0 ~ 000008F1) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F1 ~ 000008F2) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F2 ~ 000008F3) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F3 ~ 000008F4) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F4 ~ 000008F5) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F5 ~ 000008F6) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F6 ~ 000008F7) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F7 ~ 000008F8) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F8 ~ 000008F9) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008F9 ~ 000008FA) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008FA ~ 000008FB) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008FB ~ 000008FC) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008FC ~ 000008FD) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008FD ~ 000008FE) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008FE ~ 000008FF) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000008FF ~ 00000900) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000900 ~ 00000901) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000901 ~ 00000902) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000902 ~ 00000903) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000903 ~ 00000904) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000904 ~ 00000905) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000905 ~ 00000906) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000906 ~ 00000907) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000907 ~ 00000908) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000908 ~ 00000909) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000909 ~ 0000090A) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000090A ~ 0000090B) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000090B ~ 0000090C) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000090C ~ 0000090D) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000090D ~ 0000090E) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000090E ~ 0000090F) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000090F ~ 00000910) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000910 ~ 00000911) write/read verify success
[2024-12-19 21:09:07] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000911 ~ 00000912) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000912 ~ 00000913) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000913 ~ 00000914) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000914 ~ 00000915) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000915 ~ 00000916) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000916 ~ 00000917) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000917 ~ 00000918) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000918 ~ 00000919) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000919 ~ 0000091A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000091A ~ 0000091B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000091B ~ 0000091C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000091C ~ 0000091D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000091D ~ 0000091E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000091E ~ 0000091F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000091F ~ 00000920) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000920 ~ 00000921) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000921 ~ 00000922) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000922 ~ 00000923) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000923 ~ 00000924) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000924 ~ 00000925) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000925 ~ 00000926) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000926 ~ 00000927) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000927 ~ 00000928) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000928 ~ 00000929) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000929 ~ 0000092A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000092A ~ 0000092B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000092B ~ 0000092C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000092C ~ 0000092D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000092D ~ 0000092E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000092E ~ 0000092F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000092F ~ 00000930) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000930 ~ 00000931) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000931 ~ 00000932) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000932 ~ 00000933) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000933 ~ 00000934) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000934 ~ 00000935) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000935 ~ 00000936) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000936 ~ 00000937) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000937 ~ 00000938) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000938 ~ 00000939) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000939 ~ 0000093A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000093A ~ 0000093B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000093B ~ 0000093C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000093C ~ 0000093D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000093D ~ 0000093E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000093E ~ 0000093F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000093F ~ 00000940) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000940 ~ 00000941) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000941 ~ 00000942) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000942 ~ 00000943) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000943 ~ 00000944) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000944 ~ 00000945) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000945 ~ 00000946) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000946 ~ 00000947) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000947 ~ 00000948) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000948 ~ 00000949) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000949 ~ 0000094A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000094A ~ 0000094B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000094B ~ 0000094C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000094C ~ 0000094D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000094D ~ 0000094E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000094E ~ 0000094F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000094F ~ 00000950) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000950 ~ 00000951) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000951 ~ 00000952) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000952 ~ 00000953) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000953 ~ 00000954) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000954 ~ 00000955) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000955 ~ 00000956) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000956 ~ 00000957) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000957 ~ 00000958) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000958 ~ 00000959) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000959 ~ 0000095A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000095A ~ 0000095B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000095B ~ 0000095C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000095C ~ 0000095D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000095D ~ 0000095E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000095E ~ 0000095F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000095F ~ 00000960) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000960 ~ 00000961) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000961 ~ 00000962) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000962 ~ 00000963) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000963 ~ 00000964) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000964 ~ 00000965) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000965 ~ 00000966) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000966 ~ 00000967) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000967 ~ 00000968) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000968 ~ 00000969) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000969 ~ 0000096A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000096A ~ 0000096B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000096B ~ 0000096C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000096C ~ 0000096D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000096D ~ 0000096E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000096E ~ 0000096F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000096F ~ 00000970) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000970 ~ 00000971) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000971 ~ 00000972) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000972 ~ 00000973) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000973 ~ 00000974) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000974 ~ 00000975) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000975 ~ 00000976) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000976 ~ 00000977) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000977 ~ 00000978) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000978 ~ 00000979) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000979 ~ 0000097A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000097A ~ 0000097B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000097B ~ 0000097C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000097C ~ 0000097D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000097D ~ 0000097E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000097E ~ 0000097F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000097F ~ 00000980) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000980 ~ 00000981) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000981 ~ 00000982) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000982 ~ 00000983) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000983 ~ 00000984) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000984 ~ 00000985) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000985 ~ 00000986) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000986 ~ 00000987) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000987 ~ 00000988) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000988 ~ 00000989) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000989 ~ 0000098A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000098A ~ 0000098B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000098B ~ 0000098C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000098C ~ 0000098D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000098D ~ 0000098E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000098E ~ 0000098F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000098F ~ 00000990) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000990 ~ 00000991) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000991 ~ 00000992) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000992 ~ 00000993) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000993 ~ 00000994) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000994 ~ 00000995) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000995 ~ 00000996) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000996 ~ 00000997) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000997 ~ 00000998) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000998 ~ 00000999) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000999 ~ 0000099A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000099A ~ 0000099B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000099B ~ 0000099C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000099C ~ 0000099D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000099D ~ 0000099E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000099E ~ 0000099F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(0000099F ~ 000009A0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A0 ~ 000009A1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A1 ~ 000009A2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A2 ~ 000009A3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A3 ~ 000009A4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A4 ~ 000009A5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A5 ~ 000009A6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A6 ~ 000009A7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A7 ~ 000009A8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A8 ~ 000009A9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009A9 ~ 000009AA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009AA ~ 000009AB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009AB ~ 000009AC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009AC ~ 000009AD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009AD ~ 000009AE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009AE ~ 000009AF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009AF ~ 000009B0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B0 ~ 000009B1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B1 ~ 000009B2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B2 ~ 000009B3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B3 ~ 000009B4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B4 ~ 000009B5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B5 ~ 000009B6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B6 ~ 000009B7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B7 ~ 000009B8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B8 ~ 000009B9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009B9 ~ 000009BA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009BA ~ 000009BB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009BB ~ 000009BC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009BC ~ 000009BD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009BD ~ 000009BE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009BE ~ 000009BF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009BF ~ 000009C0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C0 ~ 000009C1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C1 ~ 000009C2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C2 ~ 000009C3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C3 ~ 000009C4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C4 ~ 000009C5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C5 ~ 000009C6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C6 ~ 000009C7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C7 ~ 000009C8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C8 ~ 000009C9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009C9 ~ 000009CA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009CA ~ 000009CB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009CB ~ 000009CC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009CC ~ 000009CD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009CD ~ 000009CE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009CE ~ 000009CF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009CF ~ 000009D0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D0 ~ 000009D1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D1 ~ 000009D2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D2 ~ 000009D3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D3 ~ 000009D4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D4 ~ 000009D5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D5 ~ 000009D6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D6 ~ 000009D7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D7 ~ 000009D8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D8 ~ 000009D9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009D9 ~ 000009DA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009DA ~ 000009DB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009DB ~ 000009DC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009DC ~ 000009DD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009DD ~ 000009DE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009DE ~ 000009DF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009DF ~ 000009E0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E0 ~ 000009E1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E1 ~ 000009E2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E2 ~ 000009E3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E3 ~ 000009E4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E4 ~ 000009E5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E5 ~ 000009E6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E6 ~ 000009E7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E7 ~ 000009E8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E8 ~ 000009E9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009E9 ~ 000009EA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009EA ~ 000009EB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009EB ~ 000009EC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009EC ~ 000009ED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009ED ~ 000009EE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009EE ~ 000009EF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009EF ~ 000009F0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F0 ~ 000009F1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F1 ~ 000009F2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F2 ~ 000009F3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F3 ~ 000009F4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F4 ~ 000009F5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F5 ~ 000009F6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F6 ~ 000009F7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F7 ~ 000009F8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F8 ~ 000009F9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009F9 ~ 000009FA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009FA ~ 000009FB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009FB ~ 000009FC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009FC ~ 000009FD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009FD ~ 000009FE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009FE ~ 000009FF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(000009FF ~ 00000A00) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A00 ~ 00000A01) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A01 ~ 00000A02) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A02 ~ 00000A03) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A03 ~ 00000A04) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A04 ~ 00000A05) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A05 ~ 00000A06) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A06 ~ 00000A07) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A07 ~ 00000A08) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A08 ~ 00000A09) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A09 ~ 00000A0A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A0A ~ 00000A0B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A0B ~ 00000A0C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A0C ~ 00000A0D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A0D ~ 00000A0E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A0E ~ 00000A0F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A0F ~ 00000A10) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A10 ~ 00000A11) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A11 ~ 00000A12) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A12 ~ 00000A13) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A13 ~ 00000A14) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A14 ~ 00000A15) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A15 ~ 00000A16) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A16 ~ 00000A17) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A17 ~ 00000A18) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A18 ~ 00000A19) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A19 ~ 00000A1A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A1A ~ 00000A1B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A1B ~ 00000A1C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A1C ~ 00000A1D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A1D ~ 00000A1E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A1E ~ 00000A1F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A1F ~ 00000A20) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A20 ~ 00000A21) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A21 ~ 00000A22) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A22 ~ 00000A23) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A23 ~ 00000A24) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A24 ~ 00000A25) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A25 ~ 00000A26) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A26 ~ 00000A27) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A27 ~ 00000A28) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A28 ~ 00000A29) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A29 ~ 00000A2A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A2A ~ 00000A2B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A2B ~ 00000A2C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A2C ~ 00000A2D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A2D ~ 00000A2E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A2E ~ 00000A2F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A2F ~ 00000A30) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A30 ~ 00000A31) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A31 ~ 00000A32) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A32 ~ 00000A33) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A33 ~ 00000A34) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A34 ~ 00000A35) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A35 ~ 00000A36) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A36 ~ 00000A37) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A37 ~ 00000A38) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A38 ~ 00000A39) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A39 ~ 00000A3A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A3A ~ 00000A3B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A3B ~ 00000A3C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A3C ~ 00000A3D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A3D ~ 00000A3E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A3E ~ 00000A3F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A3F ~ 00000A40) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A40 ~ 00000A41) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A41 ~ 00000A42) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A42 ~ 00000A43) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A43 ~ 00000A44) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A44 ~ 00000A45) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A45 ~ 00000A46) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A46 ~ 00000A47) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A47 ~ 00000A48) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A48 ~ 00000A49) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A49 ~ 00000A4A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A4A ~ 00000A4B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A4B ~ 00000A4C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A4C ~ 00000A4D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A4D ~ 00000A4E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A4E ~ 00000A4F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A4F ~ 00000A50) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A50 ~ 00000A51) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A51 ~ 00000A52) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A52 ~ 00000A53) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A53 ~ 00000A54) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A54 ~ 00000A55) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A55 ~ 00000A56) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A56 ~ 00000A57) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A57 ~ 00000A58) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A58 ~ 00000A59) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A59 ~ 00000A5A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A5A ~ 00000A5B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A5B ~ 00000A5C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A5C ~ 00000A5D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A5D ~ 00000A5E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A5E ~ 00000A5F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A5F ~ 00000A60) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A60 ~ 00000A61) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A61 ~ 00000A62) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A62 ~ 00000A63) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A63 ~ 00000A64) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A64 ~ 00000A65) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A65 ~ 00000A66) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A66 ~ 00000A67) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A67 ~ 00000A68) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A68 ~ 00000A69) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A69 ~ 00000A6A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A6A ~ 00000A6B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A6B ~ 00000A6C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A6C ~ 00000A6D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A6D ~ 00000A6E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A6E ~ 00000A6F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A6F ~ 00000A70) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A70 ~ 00000A71) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A71 ~ 00000A72) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A72 ~ 00000A73) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A73 ~ 00000A74) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A74 ~ 00000A75) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A75 ~ 00000A76) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A76 ~ 00000A77) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A77 ~ 00000A78) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A78 ~ 00000A79) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A79 ~ 00000A7A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A7A ~ 00000A7B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A7B ~ 00000A7C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A7C ~ 00000A7D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A7D ~ 00000A7E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A7E ~ 00000A7F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A7F ~ 00000A80) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A80 ~ 00000A81) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A81 ~ 00000A82) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A82 ~ 00000A83) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A83 ~ 00000A84) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A84 ~ 00000A85) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A85 ~ 00000A86) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A86 ~ 00000A87) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A87 ~ 00000A88) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A88 ~ 00000A89) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A89 ~ 00000A8A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A8A ~ 00000A8B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A8B ~ 00000A8C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A8C ~ 00000A8D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A8D ~ 00000A8E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A8E ~ 00000A8F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A8F ~ 00000A90) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A90 ~ 00000A91) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A91 ~ 00000A92) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A92 ~ 00000A93) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A93 ~ 00000A94) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A94 ~ 00000A95) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A95 ~ 00000A96) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A96 ~ 00000A97) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A97 ~ 00000A98) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A98 ~ 00000A99) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A99 ~ 00000A9A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A9A ~ 00000A9B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A9B ~ 00000A9C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A9C ~ 00000A9D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A9D ~ 00000A9E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A9E ~ 00000A9F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000A9F ~ 00000AA0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA0 ~ 00000AA1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA1 ~ 00000AA2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA2 ~ 00000AA3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA3 ~ 00000AA4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA4 ~ 00000AA5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA5 ~ 00000AA6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA6 ~ 00000AA7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA7 ~ 00000AA8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA8 ~ 00000AA9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AA9 ~ 00000AAA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AAA ~ 00000AAB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AAB ~ 00000AAC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AAC ~ 00000AAD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AAD ~ 00000AAE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AAE ~ 00000AAF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AAF ~ 00000AB0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB0 ~ 00000AB1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB1 ~ 00000AB2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB2 ~ 00000AB3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB3 ~ 00000AB4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB4 ~ 00000AB5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB5 ~ 00000AB6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB6 ~ 00000AB7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB7 ~ 00000AB8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB8 ~ 00000AB9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AB9 ~ 00000ABA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ABA ~ 00000ABB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ABB ~ 00000ABC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ABC ~ 00000ABD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ABD ~ 00000ABE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ABE ~ 00000ABF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ABF ~ 00000AC0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC0 ~ 00000AC1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC1 ~ 00000AC2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC2 ~ 00000AC3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC3 ~ 00000AC4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC4 ~ 00000AC5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC5 ~ 00000AC6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC6 ~ 00000AC7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC7 ~ 00000AC8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC8 ~ 00000AC9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AC9 ~ 00000ACA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ACA ~ 00000ACB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ACB ~ 00000ACC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ACC ~ 00000ACD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ACD ~ 00000ACE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ACE ~ 00000ACF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ACF ~ 00000AD0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD0 ~ 00000AD1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD1 ~ 00000AD2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD2 ~ 00000AD3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD3 ~ 00000AD4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD4 ~ 00000AD5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD5 ~ 00000AD6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD6 ~ 00000AD7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD7 ~ 00000AD8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD8 ~ 00000AD9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AD9 ~ 00000ADA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ADA ~ 00000ADB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ADB ~ 00000ADC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ADC ~ 00000ADD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ADD ~ 00000ADE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ADE ~ 00000ADF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ADF ~ 00000AE0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE0 ~ 00000AE1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE1 ~ 00000AE2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE2 ~ 00000AE3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE3 ~ 00000AE4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE4 ~ 00000AE5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE5 ~ 00000AE6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE6 ~ 00000AE7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE7 ~ 00000AE8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE8 ~ 00000AE9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AE9 ~ 00000AEA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AEA ~ 00000AEB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AEB ~ 00000AEC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AEC ~ 00000AED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AED ~ 00000AEE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AEE ~ 00000AEF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AEF ~ 00000AF0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF0 ~ 00000AF1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF1 ~ 00000AF2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF2 ~ 00000AF3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF3 ~ 00000AF4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF4 ~ 00000AF5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF5 ~ 00000AF6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF6 ~ 00000AF7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF7 ~ 00000AF8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF8 ~ 00000AF9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AF9 ~ 00000AFA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AFA ~ 00000AFB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AFB ~ 00000AFC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AFC ~ 00000AFD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AFD ~ 00000AFE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AFE ~ 00000AFF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000AFF ~ 00000B00) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B00 ~ 00000B01) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B01 ~ 00000B02) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B02 ~ 00000B03) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B03 ~ 00000B04) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B04 ~ 00000B05) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B05 ~ 00000B06) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B06 ~ 00000B07) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B07 ~ 00000B08) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B08 ~ 00000B09) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B09 ~ 00000B0A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B0A ~ 00000B0B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B0B ~ 00000B0C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B0C ~ 00000B0D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B0D ~ 00000B0E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B0E ~ 00000B0F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B0F ~ 00000B10) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B10 ~ 00000B11) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B11 ~ 00000B12) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B12 ~ 00000B13) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B13 ~ 00000B14) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B14 ~ 00000B15) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B15 ~ 00000B16) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B16 ~ 00000B17) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B17 ~ 00000B18) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B18 ~ 00000B19) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B19 ~ 00000B1A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B1A ~ 00000B1B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B1B ~ 00000B1C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B1C ~ 00000B1D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B1D ~ 00000B1E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B1E ~ 00000B1F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B1F ~ 00000B20) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B20 ~ 00000B21) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B21 ~ 00000B22) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B22 ~ 00000B23) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B23 ~ 00000B24) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B24 ~ 00000B25) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B25 ~ 00000B26) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B26 ~ 00000B27) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B27 ~ 00000B28) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B28 ~ 00000B29) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B29 ~ 00000B2A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B2A ~ 00000B2B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B2B ~ 00000B2C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B2C ~ 00000B2D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B2D ~ 00000B2E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B2E ~ 00000B2F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B2F ~ 00000B30) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B30 ~ 00000B31) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B31 ~ 00000B32) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B32 ~ 00000B33) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B33 ~ 00000B34) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B34 ~ 00000B35) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B35 ~ 00000B36) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B36 ~ 00000B37) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B37 ~ 00000B38) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B38 ~ 00000B39) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B39 ~ 00000B3A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B3A ~ 00000B3B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B3B ~ 00000B3C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B3C ~ 00000B3D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B3D ~ 00000B3E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B3E ~ 00000B3F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B3F ~ 00000B40) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B40 ~ 00000B41) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B41 ~ 00000B42) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B42 ~ 00000B43) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B43 ~ 00000B44) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B44 ~ 00000B45) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B45 ~ 00000B46) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B46 ~ 00000B47) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B47 ~ 00000B48) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B48 ~ 00000B49) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B49 ~ 00000B4A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B4A ~ 00000B4B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B4B ~ 00000B4C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B4C ~ 00000B4D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B4D ~ 00000B4E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B4E ~ 00000B4F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B4F ~ 00000B50) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B50 ~ 00000B51) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B51 ~ 00000B52) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B52 ~ 00000B53) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B53 ~ 00000B54) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B54 ~ 00000B55) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B55 ~ 00000B56) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B56 ~ 00000B57) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B57 ~ 00000B58) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B58 ~ 00000B59) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B59 ~ 00000B5A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B5A ~ 00000B5B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B5B ~ 00000B5C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B5C ~ 00000B5D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B5D ~ 00000B5E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B5E ~ 00000B5F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B5F ~ 00000B60) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B60 ~ 00000B61) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B61 ~ 00000B62) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B62 ~ 00000B63) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B63 ~ 00000B64) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B64 ~ 00000B65) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B65 ~ 00000B66) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B66 ~ 00000B67) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B67 ~ 00000B68) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B68 ~ 00000B69) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B69 ~ 00000B6A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B6A ~ 00000B6B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B6B ~ 00000B6C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B6C ~ 00000B6D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B6D ~ 00000B6E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B6E ~ 00000B6F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B6F ~ 00000B70) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B70 ~ 00000B71) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B71 ~ 00000B72) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B72 ~ 00000B73) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B73 ~ 00000B74) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B74 ~ 00000B75) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B75 ~ 00000B76) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B76 ~ 00000B77) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B77 ~ 00000B78) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B78 ~ 00000B79) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B79 ~ 00000B7A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B7A ~ 00000B7B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B7B ~ 00000B7C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B7C ~ 00000B7D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B7D ~ 00000B7E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B7E ~ 00000B7F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B7F ~ 00000B80) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B80 ~ 00000B81) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B81 ~ 00000B82) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B82 ~ 00000B83) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B83 ~ 00000B84) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B84 ~ 00000B85) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B85 ~ 00000B86) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B86 ~ 00000B87) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B87 ~ 00000B88) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B88 ~ 00000B89) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B89 ~ 00000B8A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B8A ~ 00000B8B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B8B ~ 00000B8C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B8C ~ 00000B8D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B8D ~ 00000B8E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B8E ~ 00000B8F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B8F ~ 00000B90) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B90 ~ 00000B91) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B91 ~ 00000B92) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B92 ~ 00000B93) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B93 ~ 00000B94) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B94 ~ 00000B95) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B95 ~ 00000B96) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B96 ~ 00000B97) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B97 ~ 00000B98) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B98 ~ 00000B99) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B99 ~ 00000B9A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B9A ~ 00000B9B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B9B ~ 00000B9C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B9C ~ 00000B9D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B9D ~ 00000B9E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B9E ~ 00000B9F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000B9F ~ 00000BA0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA0 ~ 00000BA1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA1 ~ 00000BA2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA2 ~ 00000BA3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA3 ~ 00000BA4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA4 ~ 00000BA5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA5 ~ 00000BA6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA6 ~ 00000BA7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA7 ~ 00000BA8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA8 ~ 00000BA9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BA9 ~ 00000BAA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BAA ~ 00000BAB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BAB ~ 00000BAC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BAC ~ 00000BAD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BAD ~ 00000BAE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BAE ~ 00000BAF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BAF ~ 00000BB0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB0 ~ 00000BB1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB1 ~ 00000BB2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB2 ~ 00000BB3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB3 ~ 00000BB4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB4 ~ 00000BB5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB5 ~ 00000BB6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB6 ~ 00000BB7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB7 ~ 00000BB8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB8 ~ 00000BB9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BB9 ~ 00000BBA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BBA ~ 00000BBB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BBB ~ 00000BBC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BBC ~ 00000BBD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BBD ~ 00000BBE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BBE ~ 00000BBF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BBF ~ 00000BC0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC0 ~ 00000BC1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC1 ~ 00000BC2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC2 ~ 00000BC3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC3 ~ 00000BC4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC4 ~ 00000BC5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC5 ~ 00000BC6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC6 ~ 00000BC7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC7 ~ 00000BC8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC8 ~ 00000BC9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BC9 ~ 00000BCA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BCA ~ 00000BCB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BCB ~ 00000BCC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BCC ~ 00000BCD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BCD ~ 00000BCE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BCE ~ 00000BCF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BCF ~ 00000BD0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD0 ~ 00000BD1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD1 ~ 00000BD2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD2 ~ 00000BD3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD3 ~ 00000BD4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD4 ~ 00000BD5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD5 ~ 00000BD6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD6 ~ 00000BD7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD7 ~ 00000BD8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD8 ~ 00000BD9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BD9 ~ 00000BDA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BDA ~ 00000BDB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BDB ~ 00000BDC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BDC ~ 00000BDD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BDD ~ 00000BDE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BDE ~ 00000BDF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BDF ~ 00000BE0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE0 ~ 00000BE1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE1 ~ 00000BE2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE2 ~ 00000BE3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE3 ~ 00000BE4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE4 ~ 00000BE5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE5 ~ 00000BE6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE6 ~ 00000BE7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE7 ~ 00000BE8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE8 ~ 00000BE9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BE9 ~ 00000BEA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BEA ~ 00000BEB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BEB ~ 00000BEC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BEC ~ 00000BED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BED ~ 00000BEE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BEE ~ 00000BEF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BEF ~ 00000BF0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF0 ~ 00000BF1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF1 ~ 00000BF2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF2 ~ 00000BF3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF3 ~ 00000BF4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF4 ~ 00000BF5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF5 ~ 00000BF6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF6 ~ 00000BF7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF7 ~ 00000BF8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF8 ~ 00000BF9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BF9 ~ 00000BFA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BFA ~ 00000BFB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BFB ~ 00000BFC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BFC ~ 00000BFD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BFD ~ 00000BFE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BFE ~ 00000BFF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000BFF ~ 00000C00) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C00 ~ 00000C01) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C01 ~ 00000C02) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C02 ~ 00000C03) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C03 ~ 00000C04) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C04 ~ 00000C05) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C05 ~ 00000C06) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C06 ~ 00000C07) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C07 ~ 00000C08) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C08 ~ 00000C09) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C09 ~ 00000C0A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C0A ~ 00000C0B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C0B ~ 00000C0C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C0C ~ 00000C0D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C0D ~ 00000C0E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C0E ~ 00000C0F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C0F ~ 00000C10) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C10 ~ 00000C11) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C11 ~ 00000C12) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C12 ~ 00000C13) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C13 ~ 00000C14) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C14 ~ 00000C15) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C15 ~ 00000C16) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C16 ~ 00000C17) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C17 ~ 00000C18) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C18 ~ 00000C19) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C19 ~ 00000C1A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C1A ~ 00000C1B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C1B ~ 00000C1C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C1C ~ 00000C1D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C1D ~ 00000C1E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C1E ~ 00000C1F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C1F ~ 00000C20) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C20 ~ 00000C21) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C21 ~ 00000C22) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C22 ~ 00000C23) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C23 ~ 00000C24) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C24 ~ 00000C25) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C25 ~ 00000C26) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C26 ~ 00000C27) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C27 ~ 00000C28) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C28 ~ 00000C29) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C29 ~ 00000C2A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C2A ~ 00000C2B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C2B ~ 00000C2C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C2C ~ 00000C2D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C2D ~ 00000C2E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C2E ~ 00000C2F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C2F ~ 00000C30) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C30 ~ 00000C31) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C31 ~ 00000C32) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C32 ~ 00000C33) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C33 ~ 00000C34) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C34 ~ 00000C35) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C35 ~ 00000C36) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C36 ~ 00000C37) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C37 ~ 00000C38) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C38 ~ 00000C39) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C39 ~ 00000C3A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C3A ~ 00000C3B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C3B ~ 00000C3C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C3C ~ 00000C3D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C3D ~ 00000C3E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C3E ~ 00000C3F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C3F ~ 00000C40) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C40 ~ 00000C41) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C41 ~ 00000C42) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C42 ~ 00000C43) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C43 ~ 00000C44) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C44 ~ 00000C45) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C45 ~ 00000C46) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C46 ~ 00000C47) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C47 ~ 00000C48) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C48 ~ 00000C49) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C49 ~ 00000C4A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C4A ~ 00000C4B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C4B ~ 00000C4C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C4C ~ 00000C4D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C4D ~ 00000C4E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C4E ~ 00000C4F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C4F ~ 00000C50) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C50 ~ 00000C51) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C51 ~ 00000C52) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C52 ~ 00000C53) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C53 ~ 00000C54) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C54 ~ 00000C55) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C55 ~ 00000C56) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C56 ~ 00000C57) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C57 ~ 00000C58) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C58 ~ 00000C59) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C59 ~ 00000C5A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C5A ~ 00000C5B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C5B ~ 00000C5C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C5C ~ 00000C5D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C5D ~ 00000C5E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C5E ~ 00000C5F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C5F ~ 00000C60) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C60 ~ 00000C61) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C61 ~ 00000C62) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C62 ~ 00000C63) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C63 ~ 00000C64) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C64 ~ 00000C65) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C65 ~ 00000C66) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C66 ~ 00000C67) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C67 ~ 00000C68) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C68 ~ 00000C69) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C69 ~ 00000C6A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C6A ~ 00000C6B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C6B ~ 00000C6C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C6C ~ 00000C6D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C6D ~ 00000C6E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C6E ~ 00000C6F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C6F ~ 00000C70) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C70 ~ 00000C71) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C71 ~ 00000C72) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C72 ~ 00000C73) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C73 ~ 00000C74) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C74 ~ 00000C75) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C75 ~ 00000C76) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C76 ~ 00000C77) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C77 ~ 00000C78) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C78 ~ 00000C79) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C79 ~ 00000C7A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C7A ~ 00000C7B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C7B ~ 00000C7C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C7C ~ 00000C7D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C7D ~ 00000C7E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C7E ~ 00000C7F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C7F ~ 00000C80) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C80 ~ 00000C81) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C81 ~ 00000C82) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C82 ~ 00000C83) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C83 ~ 00000C84) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C84 ~ 00000C85) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C85 ~ 00000C86) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C86 ~ 00000C87) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C87 ~ 00000C88) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C88 ~ 00000C89) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C89 ~ 00000C8A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C8A ~ 00000C8B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C8B ~ 00000C8C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C8C ~ 00000C8D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C8D ~ 00000C8E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C8E ~ 00000C8F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C8F ~ 00000C90) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C90 ~ 00000C91) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C91 ~ 00000C92) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C92 ~ 00000C93) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C93 ~ 00000C94) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C94 ~ 00000C95) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C95 ~ 00000C96) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C96 ~ 00000C97) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C97 ~ 00000C98) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C98 ~ 00000C99) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C99 ~ 00000C9A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C9A ~ 00000C9B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C9B ~ 00000C9C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C9C ~ 00000C9D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C9D ~ 00000C9E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C9E ~ 00000C9F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000C9F ~ 00000CA0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA0 ~ 00000CA1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA1 ~ 00000CA2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA2 ~ 00000CA3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA3 ~ 00000CA4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA4 ~ 00000CA5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA5 ~ 00000CA6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA6 ~ 00000CA7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA7 ~ 00000CA8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA8 ~ 00000CA9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CA9 ~ 00000CAA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CAA ~ 00000CAB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CAB ~ 00000CAC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CAC ~ 00000CAD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CAD ~ 00000CAE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CAE ~ 00000CAF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CAF ~ 00000CB0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB0 ~ 00000CB1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB1 ~ 00000CB2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB2 ~ 00000CB3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB3 ~ 00000CB4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB4 ~ 00000CB5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB5 ~ 00000CB6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB6 ~ 00000CB7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB7 ~ 00000CB8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB8 ~ 00000CB9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CB9 ~ 00000CBA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CBA ~ 00000CBB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CBB ~ 00000CBC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CBC ~ 00000CBD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CBD ~ 00000CBE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CBE ~ 00000CBF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CBF ~ 00000CC0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC0 ~ 00000CC1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC1 ~ 00000CC2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC2 ~ 00000CC3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC3 ~ 00000CC4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC4 ~ 00000CC5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC5 ~ 00000CC6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC6 ~ 00000CC7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC7 ~ 00000CC8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC8 ~ 00000CC9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CC9 ~ 00000CCA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CCA ~ 00000CCB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CCB ~ 00000CCC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CCC ~ 00000CCD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CCD ~ 00000CCE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CCE ~ 00000CCF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CCF ~ 00000CD0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD0 ~ 00000CD1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD1 ~ 00000CD2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD2 ~ 00000CD3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD3 ~ 00000CD4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD4 ~ 00000CD5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD5 ~ 00000CD6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD6 ~ 00000CD7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD7 ~ 00000CD8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD8 ~ 00000CD9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CD9 ~ 00000CDA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CDA ~ 00000CDB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CDB ~ 00000CDC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CDC ~ 00000CDD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CDD ~ 00000CDE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CDE ~ 00000CDF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CDF ~ 00000CE0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE0 ~ 00000CE1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE1 ~ 00000CE2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE2 ~ 00000CE3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE3 ~ 00000CE4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE4 ~ 00000CE5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE5 ~ 00000CE6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE6 ~ 00000CE7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE7 ~ 00000CE8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE8 ~ 00000CE9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CE9 ~ 00000CEA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CEA ~ 00000CEB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CEB ~ 00000CEC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CEC ~ 00000CED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CED ~ 00000CEE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CEE ~ 00000CEF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CEF ~ 00000CF0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF0 ~ 00000CF1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF1 ~ 00000CF2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF2 ~ 00000CF3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF3 ~ 00000CF4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF4 ~ 00000CF5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF5 ~ 00000CF6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF6 ~ 00000CF7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF7 ~ 00000CF8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF8 ~ 00000CF9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CF9 ~ 00000CFA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CFA ~ 00000CFB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CFB ~ 00000CFC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CFC ~ 00000CFD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CFD ~ 00000CFE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CFE ~ 00000CFF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000CFF ~ 00000D00) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D00 ~ 00000D01) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D01 ~ 00000D02) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D02 ~ 00000D03) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D03 ~ 00000D04) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D04 ~ 00000D05) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D05 ~ 00000D06) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D06 ~ 00000D07) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D07 ~ 00000D08) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D08 ~ 00000D09) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D09 ~ 00000D0A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D0A ~ 00000D0B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D0B ~ 00000D0C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D0C ~ 00000D0D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D0D ~ 00000D0E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D0E ~ 00000D0F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D0F ~ 00000D10) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D10 ~ 00000D11) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D11 ~ 00000D12) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D12 ~ 00000D13) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D13 ~ 00000D14) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D14 ~ 00000D15) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D15 ~ 00000D16) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D16 ~ 00000D17) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D17 ~ 00000D18) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D18 ~ 00000D19) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D19 ~ 00000D1A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D1A ~ 00000D1B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D1B ~ 00000D1C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D1C ~ 00000D1D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D1D ~ 00000D1E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D1E ~ 00000D1F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D1F ~ 00000D20) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D20 ~ 00000D21) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D21 ~ 00000D22) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D22 ~ 00000D23) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D23 ~ 00000D24) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D24 ~ 00000D25) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D25 ~ 00000D26) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D26 ~ 00000D27) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D27 ~ 00000D28) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D28 ~ 00000D29) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D29 ~ 00000D2A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D2A ~ 00000D2B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D2B ~ 00000D2C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D2C ~ 00000D2D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D2D ~ 00000D2E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D2E ~ 00000D2F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D2F ~ 00000D30) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D30 ~ 00000D31) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D31 ~ 00000D32) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D32 ~ 00000D33) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D33 ~ 00000D34) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D34 ~ 00000D35) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D35 ~ 00000D36) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D36 ~ 00000D37) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D37 ~ 00000D38) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D38 ~ 00000D39) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D39 ~ 00000D3A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D3A ~ 00000D3B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D3B ~ 00000D3C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D3C ~ 00000D3D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D3D ~ 00000D3E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D3E ~ 00000D3F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D3F ~ 00000D40) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D40 ~ 00000D41) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D41 ~ 00000D42) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D42 ~ 00000D43) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D43 ~ 00000D44) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D44 ~ 00000D45) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D45 ~ 00000D46) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D46 ~ 00000D47) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D47 ~ 00000D48) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D48 ~ 00000D49) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D49 ~ 00000D4A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D4A ~ 00000D4B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D4B ~ 00000D4C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D4C ~ 00000D4D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D4D ~ 00000D4E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D4E ~ 00000D4F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D4F ~ 00000D50) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D50 ~ 00000D51) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D51 ~ 00000D52) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D52 ~ 00000D53) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D53 ~ 00000D54) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D54 ~ 00000D55) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D55 ~ 00000D56) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D56 ~ 00000D57) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D57 ~ 00000D58) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D58 ~ 00000D59) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D59 ~ 00000D5A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D5A ~ 00000D5B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D5B ~ 00000D5C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D5C ~ 00000D5D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D5D ~ 00000D5E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D5E ~ 00000D5F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D5F ~ 00000D60) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D60 ~ 00000D61) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D61 ~ 00000D62) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D62 ~ 00000D63) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D63 ~ 00000D64) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D64 ~ 00000D65) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D65 ~ 00000D66) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D66 ~ 00000D67) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D67 ~ 00000D68) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D68 ~ 00000D69) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D69 ~ 00000D6A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D6A ~ 00000D6B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D6B ~ 00000D6C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D6C ~ 00000D6D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D6D ~ 00000D6E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D6E ~ 00000D6F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D6F ~ 00000D70) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D70 ~ 00000D71) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D71 ~ 00000D72) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D72 ~ 00000D73) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D73 ~ 00000D74) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D74 ~ 00000D75) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D75 ~ 00000D76) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D76 ~ 00000D77) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D77 ~ 00000D78) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D78 ~ 00000D79) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D79 ~ 00000D7A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D7A ~ 00000D7B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D7B ~ 00000D7C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D7C ~ 00000D7D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D7D ~ 00000D7E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D7E ~ 00000D7F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D7F ~ 00000D80) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D80 ~ 00000D81) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D81 ~ 00000D82) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D82 ~ 00000D83) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D83 ~ 00000D84) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D84 ~ 00000D85) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D85 ~ 00000D86) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D86 ~ 00000D87) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D87 ~ 00000D88) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D88 ~ 00000D89) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D89 ~ 00000D8A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D8A ~ 00000D8B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D8B ~ 00000D8C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D8C ~ 00000D8D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D8D ~ 00000D8E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D8E ~ 00000D8F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D8F ~ 00000D90) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D90 ~ 00000D91) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D91 ~ 00000D92) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D92 ~ 00000D93) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D93 ~ 00000D94) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D94 ~ 00000D95) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D95 ~ 00000D96) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D96 ~ 00000D97) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D97 ~ 00000D98) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D98 ~ 00000D99) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D99 ~ 00000D9A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D9A ~ 00000D9B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D9B ~ 00000D9C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D9C ~ 00000D9D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D9D ~ 00000D9E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D9E ~ 00000D9F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000D9F ~ 00000DA0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA0 ~ 00000DA1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA1 ~ 00000DA2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA2 ~ 00000DA3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA3 ~ 00000DA4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA4 ~ 00000DA5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA5 ~ 00000DA6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA6 ~ 00000DA7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA7 ~ 00000DA8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA8 ~ 00000DA9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DA9 ~ 00000DAA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DAA ~ 00000DAB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DAB ~ 00000DAC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DAC ~ 00000DAD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DAD ~ 00000DAE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DAE ~ 00000DAF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DAF ~ 00000DB0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB0 ~ 00000DB1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB1 ~ 00000DB2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB2 ~ 00000DB3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB3 ~ 00000DB4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB4 ~ 00000DB5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB5 ~ 00000DB6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB6 ~ 00000DB7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB7 ~ 00000DB8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB8 ~ 00000DB9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DB9 ~ 00000DBA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DBA ~ 00000DBB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DBB ~ 00000DBC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DBC ~ 00000DBD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DBD ~ 00000DBE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DBE ~ 00000DBF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DBF ~ 00000DC0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC0 ~ 00000DC1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC1 ~ 00000DC2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC2 ~ 00000DC3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC3 ~ 00000DC4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC4 ~ 00000DC5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC5 ~ 00000DC6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC6 ~ 00000DC7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC7 ~ 00000DC8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC8 ~ 00000DC9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DC9 ~ 00000DCA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DCA ~ 00000DCB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DCB ~ 00000DCC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DCC ~ 00000DCD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DCD ~ 00000DCE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DCE ~ 00000DCF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DCF ~ 00000DD0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD0 ~ 00000DD1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD1 ~ 00000DD2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD2 ~ 00000DD3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD3 ~ 00000DD4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD4 ~ 00000DD5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD5 ~ 00000DD6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD6 ~ 00000DD7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD7 ~ 00000DD8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD8 ~ 00000DD9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DD9 ~ 00000DDA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DDA ~ 00000DDB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DDB ~ 00000DDC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DDC ~ 00000DDD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DDD ~ 00000DDE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DDE ~ 00000DDF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DDF ~ 00000DE0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE0 ~ 00000DE1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE1 ~ 00000DE2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE2 ~ 00000DE3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE3 ~ 00000DE4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE4 ~ 00000DE5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE5 ~ 00000DE6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE6 ~ 00000DE7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE7 ~ 00000DE8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE8 ~ 00000DE9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DE9 ~ 00000DEA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DEA ~ 00000DEB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DEB ~ 00000DEC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DEC ~ 00000DED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DED ~ 00000DEE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DEE ~ 00000DEF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DEF ~ 00000DF0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF0 ~ 00000DF1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF1 ~ 00000DF2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF2 ~ 00000DF3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF3 ~ 00000DF4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF4 ~ 00000DF5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF5 ~ 00000DF6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF6 ~ 00000DF7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF7 ~ 00000DF8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF8 ~ 00000DF9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DF9 ~ 00000DFA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DFA ~ 00000DFB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DFB ~ 00000DFC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DFC ~ 00000DFD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DFD ~ 00000DFE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DFE ~ 00000DFF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000DFF ~ 00000E00) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E00 ~ 00000E01) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E01 ~ 00000E02) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E02 ~ 00000E03) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E03 ~ 00000E04) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E04 ~ 00000E05) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E05 ~ 00000E06) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E06 ~ 00000E07) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E07 ~ 00000E08) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E08 ~ 00000E09) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E09 ~ 00000E0A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E0A ~ 00000E0B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E0B ~ 00000E0C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E0C ~ 00000E0D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E0D ~ 00000E0E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E0E ~ 00000E0F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E0F ~ 00000E10) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E10 ~ 00000E11) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E11 ~ 00000E12) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E12 ~ 00000E13) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E13 ~ 00000E14) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E14 ~ 00000E15) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E15 ~ 00000E16) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E16 ~ 00000E17) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E17 ~ 00000E18) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E18 ~ 00000E19) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E19 ~ 00000E1A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E1A ~ 00000E1B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E1B ~ 00000E1C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E1C ~ 00000E1D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E1D ~ 00000E1E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E1E ~ 00000E1F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E1F ~ 00000E20) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E20 ~ 00000E21) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E21 ~ 00000E22) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E22 ~ 00000E23) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E23 ~ 00000E24) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E24 ~ 00000E25) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E25 ~ 00000E26) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E26 ~ 00000E27) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E27 ~ 00000E28) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E28 ~ 00000E29) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E29 ~ 00000E2A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E2A ~ 00000E2B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E2B ~ 00000E2C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E2C ~ 00000E2D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E2D ~ 00000E2E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E2E ~ 00000E2F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E2F ~ 00000E30) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E30 ~ 00000E31) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E31 ~ 00000E32) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E32 ~ 00000E33) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E33 ~ 00000E34) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E34 ~ 00000E35) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E35 ~ 00000E36) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E36 ~ 00000E37) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E37 ~ 00000E38) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E38 ~ 00000E39) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E39 ~ 00000E3A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E3A ~ 00000E3B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E3B ~ 00000E3C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E3C ~ 00000E3D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E3D ~ 00000E3E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E3E ~ 00000E3F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E3F ~ 00000E40) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E40 ~ 00000E41) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E41 ~ 00000E42) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E42 ~ 00000E43) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E43 ~ 00000E44) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E44 ~ 00000E45) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E45 ~ 00000E46) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E46 ~ 00000E47) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E47 ~ 00000E48) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E48 ~ 00000E49) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E49 ~ 00000E4A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E4A ~ 00000E4B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E4B ~ 00000E4C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E4C ~ 00000E4D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E4D ~ 00000E4E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E4E ~ 00000E4F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E4F ~ 00000E50) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E50 ~ 00000E51) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E51 ~ 00000E52) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E52 ~ 00000E53) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E53 ~ 00000E54) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E54 ~ 00000E55) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E55 ~ 00000E56) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E56 ~ 00000E57) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E57 ~ 00000E58) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E58 ~ 00000E59) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E59 ~ 00000E5A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E5A ~ 00000E5B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E5B ~ 00000E5C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E5C ~ 00000E5D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E5D ~ 00000E5E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E5E ~ 00000E5F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E5F ~ 00000E60) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E60 ~ 00000E61) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E61 ~ 00000E62) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E62 ~ 00000E63) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E63 ~ 00000E64) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E64 ~ 00000E65) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E65 ~ 00000E66) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E66 ~ 00000E67) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E67 ~ 00000E68) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E68 ~ 00000E69) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E69 ~ 00000E6A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E6A ~ 00000E6B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E6B ~ 00000E6C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E6C ~ 00000E6D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E6D ~ 00000E6E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E6E ~ 00000E6F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E6F ~ 00000E70) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E70 ~ 00000E71) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E71 ~ 00000E72) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E72 ~ 00000E73) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E73 ~ 00000E74) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E74 ~ 00000E75) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E75 ~ 00000E76) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E76 ~ 00000E77) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E77 ~ 00000E78) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E78 ~ 00000E79) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E79 ~ 00000E7A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E7A ~ 00000E7B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E7B ~ 00000E7C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E7C ~ 00000E7D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E7D ~ 00000E7E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E7E ~ 00000E7F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E7F ~ 00000E80) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E80 ~ 00000E81) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E81 ~ 00000E82) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E82 ~ 00000E83) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E83 ~ 00000E84) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E84 ~ 00000E85) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E85 ~ 00000E86) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E86 ~ 00000E87) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E87 ~ 00000E88) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E88 ~ 00000E89) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E89 ~ 00000E8A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E8A ~ 00000E8B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E8B ~ 00000E8C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E8C ~ 00000E8D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E8D ~ 00000E8E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E8E ~ 00000E8F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E8F ~ 00000E90) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E90 ~ 00000E91) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E91 ~ 00000E92) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E92 ~ 00000E93) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E93 ~ 00000E94) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E94 ~ 00000E95) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E95 ~ 00000E96) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E96 ~ 00000E97) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E97 ~ 00000E98) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E98 ~ 00000E99) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E99 ~ 00000E9A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E9A ~ 00000E9B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E9B ~ 00000E9C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E9C ~ 00000E9D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E9D ~ 00000E9E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E9E ~ 00000E9F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000E9F ~ 00000EA0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA0 ~ 00000EA1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA1 ~ 00000EA2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA2 ~ 00000EA3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA3 ~ 00000EA4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA4 ~ 00000EA5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA5 ~ 00000EA6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA6 ~ 00000EA7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA7 ~ 00000EA8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA8 ~ 00000EA9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EA9 ~ 00000EAA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EAA ~ 00000EAB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EAB ~ 00000EAC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EAC ~ 00000EAD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EAD ~ 00000EAE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EAE ~ 00000EAF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EAF ~ 00000EB0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB0 ~ 00000EB1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB1 ~ 00000EB2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB2 ~ 00000EB3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB3 ~ 00000EB4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB4 ~ 00000EB5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB5 ~ 00000EB6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB6 ~ 00000EB7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB7 ~ 00000EB8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB8 ~ 00000EB9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EB9 ~ 00000EBA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EBA ~ 00000EBB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EBB ~ 00000EBC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EBC ~ 00000EBD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EBD ~ 00000EBE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EBE ~ 00000EBF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EBF ~ 00000EC0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC0 ~ 00000EC1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC1 ~ 00000EC2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC2 ~ 00000EC3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC3 ~ 00000EC4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC4 ~ 00000EC5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC5 ~ 00000EC6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC6 ~ 00000EC7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC7 ~ 00000EC8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC8 ~ 00000EC9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EC9 ~ 00000ECA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ECA ~ 00000ECB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ECB ~ 00000ECC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ECC ~ 00000ECD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ECD ~ 00000ECE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ECE ~ 00000ECF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ECF ~ 00000ED0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED0 ~ 00000ED1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED1 ~ 00000ED2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED2 ~ 00000ED3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED3 ~ 00000ED4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED4 ~ 00000ED5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED5 ~ 00000ED6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED6 ~ 00000ED7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED7 ~ 00000ED8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED8 ~ 00000ED9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000ED9 ~ 00000EDA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EDA ~ 00000EDB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EDB ~ 00000EDC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EDC ~ 00000EDD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EDD ~ 00000EDE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EDE ~ 00000EDF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EDF ~ 00000EE0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE0 ~ 00000EE1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE1 ~ 00000EE2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE2 ~ 00000EE3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE3 ~ 00000EE4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE4 ~ 00000EE5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE5 ~ 00000EE6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE6 ~ 00000EE7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE7 ~ 00000EE8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE8 ~ 00000EE9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EE9 ~ 00000EEA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EEA ~ 00000EEB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EEB ~ 00000EEC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EEC ~ 00000EED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EED ~ 00000EEE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EEE ~ 00000EEF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EEF ~ 00000EF0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF0 ~ 00000EF1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF1 ~ 00000EF2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF2 ~ 00000EF3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF3 ~ 00000EF4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF4 ~ 00000EF5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF5 ~ 00000EF6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF6 ~ 00000EF7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF7 ~ 00000EF8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF8 ~ 00000EF9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EF9 ~ 00000EFA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EFA ~ 00000EFB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EFB ~ 00000EFC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EFC ~ 00000EFD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EFD ~ 00000EFE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EFE ~ 00000EFF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000EFF ~ 00000F00) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F00 ~ 00000F01) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F01 ~ 00000F02) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F02 ~ 00000F03) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F03 ~ 00000F04) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F04 ~ 00000F05) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F05 ~ 00000F06) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F06 ~ 00000F07) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F07 ~ 00000F08) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F08 ~ 00000F09) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F09 ~ 00000F0A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F0A ~ 00000F0B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F0B ~ 00000F0C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F0C ~ 00000F0D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F0D ~ 00000F0E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F0E ~ 00000F0F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F0F ~ 00000F10) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F10 ~ 00000F11) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F11 ~ 00000F12) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F12 ~ 00000F13) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F13 ~ 00000F14) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F14 ~ 00000F15) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F15 ~ 00000F16) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F16 ~ 00000F17) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F17 ~ 00000F18) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F18 ~ 00000F19) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F19 ~ 00000F1A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F1A ~ 00000F1B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F1B ~ 00000F1C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F1C ~ 00000F1D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F1D ~ 00000F1E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F1E ~ 00000F1F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F1F ~ 00000F20) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F20 ~ 00000F21) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F21 ~ 00000F22) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F22 ~ 00000F23) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F23 ~ 00000F24) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F24 ~ 00000F25) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F25 ~ 00000F26) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F26 ~ 00000F27) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F27 ~ 00000F28) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F28 ~ 00000F29) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F29 ~ 00000F2A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F2A ~ 00000F2B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F2B ~ 00000F2C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F2C ~ 00000F2D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F2D ~ 00000F2E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F2E ~ 00000F2F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F2F ~ 00000F30) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F30 ~ 00000F31) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F31 ~ 00000F32) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F32 ~ 00000F33) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F33 ~ 00000F34) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F34 ~ 00000F35) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F35 ~ 00000F36) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F36 ~ 00000F37) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F37 ~ 00000F38) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F38 ~ 00000F39) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F39 ~ 00000F3A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F3A ~ 00000F3B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F3B ~ 00000F3C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F3C ~ 00000F3D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F3D ~ 00000F3E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F3E ~ 00000F3F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F3F ~ 00000F40) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F40 ~ 00000F41) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F41 ~ 00000F42) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F42 ~ 00000F43) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F43 ~ 00000F44) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F44 ~ 00000F45) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F45 ~ 00000F46) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F46 ~ 00000F47) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F47 ~ 00000F48) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F48 ~ 00000F49) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F49 ~ 00000F4A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F4A ~ 00000F4B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F4B ~ 00000F4C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F4C ~ 00000F4D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F4D ~ 00000F4E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F4E ~ 00000F4F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F4F ~ 00000F50) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F50 ~ 00000F51) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F51 ~ 00000F52) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F52 ~ 00000F53) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F53 ~ 00000F54) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F54 ~ 00000F55) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F55 ~ 00000F56) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F56 ~ 00000F57) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F57 ~ 00000F58) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F58 ~ 00000F59) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F59 ~ 00000F5A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F5A ~ 00000F5B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F5B ~ 00000F5C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F5C ~ 00000F5D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F5D ~ 00000F5E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F5E ~ 00000F5F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F5F ~ 00000F60) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F60 ~ 00000F61) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F61 ~ 00000F62) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F62 ~ 00000F63) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F63 ~ 00000F64) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F64 ~ 00000F65) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F65 ~ 00000F66) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F66 ~ 00000F67) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F67 ~ 00000F68) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F68 ~ 00000F69) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F69 ~ 00000F6A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F6A ~ 00000F6B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F6B ~ 00000F6C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F6C ~ 00000F6D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F6D ~ 00000F6E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F6E ~ 00000F6F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F6F ~ 00000F70) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F70 ~ 00000F71) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F71 ~ 00000F72) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F72 ~ 00000F73) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F73 ~ 00000F74) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F74 ~ 00000F75) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F75 ~ 00000F76) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F76 ~ 00000F77) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F77 ~ 00000F78) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F78 ~ 00000F79) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F79 ~ 00000F7A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F7A ~ 00000F7B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F7B ~ 00000F7C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F7C ~ 00000F7D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F7D ~ 00000F7E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F7E ~ 00000F7F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F7F ~ 00000F80) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F80 ~ 00000F81) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F81 ~ 00000F82) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F82 ~ 00000F83) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F83 ~ 00000F84) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F84 ~ 00000F85) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F85 ~ 00000F86) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F86 ~ 00000F87) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F87 ~ 00000F88) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F88 ~ 00000F89) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F89 ~ 00000F8A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F8A ~ 00000F8B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F8B ~ 00000F8C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F8C ~ 00000F8D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F8D ~ 00000F8E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F8E ~ 00000F8F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F8F ~ 00000F90) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F90 ~ 00000F91) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F91 ~ 00000F92) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F92 ~ 00000F93) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F93 ~ 00000F94) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F94 ~ 00000F95) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F95 ~ 00000F96) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F96 ~ 00000F97) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F97 ~ 00000F98) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F98 ~ 00000F99) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F99 ~ 00000F9A) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F9A ~ 00000F9B) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F9B ~ 00000F9C) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F9C ~ 00000F9D) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F9D ~ 00000F9E) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F9E ~ 00000F9F) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000F9F ~ 00000FA0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA0 ~ 00000FA1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA1 ~ 00000FA2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA2 ~ 00000FA3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA3 ~ 00000FA4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA4 ~ 00000FA5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA5 ~ 00000FA6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA6 ~ 00000FA7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA7 ~ 00000FA8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA8 ~ 00000FA9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FA9 ~ 00000FAA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FAA ~ 00000FAB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FAB ~ 00000FAC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FAC ~ 00000FAD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FAD ~ 00000FAE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FAE ~ 00000FAF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FAF ~ 00000FB0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB0 ~ 00000FB1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB1 ~ 00000FB2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB2 ~ 00000FB3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB3 ~ 00000FB4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB4 ~ 00000FB5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB5 ~ 00000FB6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB6 ~ 00000FB7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB7 ~ 00000FB8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB8 ~ 00000FB9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FB9 ~ 00000FBA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FBA ~ 00000FBB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FBB ~ 00000FBC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FBC ~ 00000FBD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FBD ~ 00000FBE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FBE ~ 00000FBF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FBF ~ 00000FC0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC0 ~ 00000FC1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC1 ~ 00000FC2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC2 ~ 00000FC3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC3 ~ 00000FC4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC4 ~ 00000FC5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC5 ~ 00000FC6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC6 ~ 00000FC7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC7 ~ 00000FC8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC8 ~ 00000FC9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FC9 ~ 00000FCA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FCA ~ 00000FCB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FCB ~ 00000FCC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FCC ~ 00000FCD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FCD ~ 00000FCE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FCE ~ 00000FCF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FCF ~ 00000FD0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD0 ~ 00000FD1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD1 ~ 00000FD2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD2 ~ 00000FD3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD3 ~ 00000FD4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD4 ~ 00000FD5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD5 ~ 00000FD6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD6 ~ 00000FD7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD7 ~ 00000FD8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD8 ~ 00000FD9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FD9 ~ 00000FDA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FDA ~ 00000FDB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FDB ~ 00000FDC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FDC ~ 00000FDD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FDD ~ 00000FDE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FDE ~ 00000FDF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FDF ~ 00000FE0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE0 ~ 00000FE1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE1 ~ 00000FE2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE2 ~ 00000FE3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE3 ~ 00000FE4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE4 ~ 00000FE5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE5 ~ 00000FE6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE6 ~ 00000FE7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE7 ~ 00000FE8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE8 ~ 00000FE9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FE9 ~ 00000FEA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FEA ~ 00000FEB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FEB ~ 00000FEC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FEC ~ 00000FED) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FED ~ 00000FEE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FEE ~ 00000FEF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FEF ~ 00000FF0) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF0 ~ 00000FF1) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF1 ~ 00000FF2) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF2 ~ 00000FF3) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF3 ~ 00000FF4) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF4 ~ 00000FF5) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF5 ~ 00000FF6) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF6 ~ 00000FF7) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF7 ~ 00000FF8) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF8 ~ 00000FF9) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FF9 ~ 00000FFA) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FFA ~ 00000FFB) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FFB ~ 00000FFC) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FFC ~ 00000FFD) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FFD ~ 00000FFE) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FFE ~ 00000FFF) write/read verify success
[2024-12-19 21:09:08] [INFO] [capacity_test] macro((0, 0)) ip(0) mram_addr(00000FFF ~ 00001000) write/read verify success
