

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Tue Aug 13 18:22:14 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP_LP1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    18.460|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  451|  451|  451|  451|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  450|  450|        15|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   11|   11|         4|          2|          1|     5|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|       0|    415|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        3|      -|       9|      5|    -|
|Multiplexer      |        -|      -|       -|    194|    -|
|Register         |        -|      -|     226|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|     10|     235|    614|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      4|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |cnn_mac_muladd_9sbom_U503  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U504  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U505  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U506  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U507  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U508  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U509  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U510  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U511  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sbom_U512  |cnn_mac_muladd_9sbom  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_2_bias_V_U     |dense_2_dense_2_bbnm  |        0|  9|   5|    0|    30|    9|     1|          270|
    |dense_2_weights_V_U  |dense_2_dense_2_wbml  |        3|  0|   0|    0|  1500|    9|     1|        13500|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        3|  9|   5|    0|  1530|   18|     2|        13770|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_1_fu_546_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_2_fu_592_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_3_fu_638_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_4_fu_684_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_5_fu_736_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_6_fu_782_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_7_fu_828_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_8_fu_874_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_9_fu_920_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_fu_491_p2    |     +    |      0|  0|   8|          12|          12|
    |add_ln13_10_fu_942_p2   |     +    |      0|  0|  13|           4|           2|
    |add_ln13_1_fu_602_p2    |     +    |      0|  0|  15|           6|           2|
    |add_ln13_2_fu_648_p2    |     +    |      0|  0|  15|           6|           3|
    |add_ln13_3_fu_700_p2    |     +    |      0|  0|  15|           6|           3|
    |add_ln13_4_fu_746_p2    |     +    |      0|  0|  15|           6|           3|
    |add_ln13_5_fu_792_p2    |     +    |      0|  0|  15|           6|           3|
    |add_ln13_6_fu_838_p2    |     +    |      0|  0|  15|           6|           4|
    |add_ln13_7_fu_884_p2    |     +    |      0|  0|  15|           6|           4|
    |add_ln13_8_fu_930_p2    |     +    |      0|  0|  15|           6|           4|
    |add_ln13_9_fu_936_p2    |     +    |      0|  0|  13|           4|           2|
    |add_ln13_fu_556_p2      |     +    |      0|  0|  15|           6|           2|
    |add_ln203_fu_1208_p2    |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_1202_p2    |     +    |      0|  0|  19|          14|          14|
    |i_fu_441_p2             |     +    |      0|  0|  15|           5|           1|
    |sub_ln1117_1_fu_540_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_2_fu_586_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_3_fu_632_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_4_fu_678_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_5_fu_730_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_6_fu_776_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_7_fu_822_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_8_fu_868_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_9_fu_914_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_fu_485_p2    |     -    |      0|  0|   8|          12|          12|
    |icmp_ln13_fu_455_p2     |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln9_fu_435_p2      |   icmp   |      0|  0|  11|           5|           3|
    |or_ln13_fu_510_p2       |    or    |      0|  0|   6|           6|           1|
    |dense_2_out_V_d0        |  select  |      0|  0|  13|           1|           1|
    |ap_enable_pp0           |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 415|         353|         312|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_indvars_iv14_phi_fu_383_p4  |   9|          2|    4|          8|
    |ap_phi_mux_indvars_iv34_phi_fu_371_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_0_0_phi_fu_407_p4         |   9|          2|    6|         12|
    |dense_2_weights_V_address0             |  15|          3|   11|         33|
    |dense_2_weights_V_address1             |  15|          3|   11|         33|
    |dense_2_weights_V_address2             |  15|          3|   11|         33|
    |dense_2_weights_V_address3             |  15|          3|   11|         33|
    |dense_2_weights_V_address4             |  15|          3|   11|         33|
    |i_0_reg_356                            |   9|          2|    5|         10|
    |indvars_iv14_reg_379                   |   9|          2|    4|          8|
    |indvars_iv34_reg_367                   |   9|          2|    4|          8|
    |j_0_0_reg_403                          |   9|          2|    6|         12|
    |p_Val2_0_reg_391                       |   9|          2|   14|         28|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 194|         40|  104|        268|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln13_10_reg_1491              |   4|   0|    4|          0|
    |add_ln13_8_reg_1481               |   6|   0|    6|          0|
    |add_ln13_9_reg_1486               |   4|   0|    4|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |dense_1_out_0_V_loa_1_reg_1451    |  13|   0|   13|          0|
    |dense_1_out_0_V_loa_reg_1421      |  13|   0|   13|          0|
    |dense_1_out_1_V_loa_1_reg_1461    |  13|   0|   13|          0|
    |dense_1_out_1_V_loa_reg_1426      |  13|   0|   13|          0|
    |dense_1_out_2_V_loa_reg_1431      |  13|   0|   13|          0|
    |dense_1_out_3_V_loa_reg_1436      |  13|   0|   13|          0|
    |dense_1_out_4_V_loa_reg_1441      |  13|   0|   13|          0|
    |i_0_reg_356                       |   5|   0|    5|          0|
    |i_reg_1325                        |   5|   0|    5|          0|
    |icmp_ln13_reg_1350                |   1|   0|    1|          0|
    |icmp_ln13_reg_1350_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv14_reg_379              |   4|   0|    4|          0|
    |indvars_iv34_reg_367              |   4|   0|    4|          0|
    |j_0_0_reg_403                     |   6|   0|    6|          0|
    |p_Val2_0_reg_391                  |  14|   0|   14|          0|
    |reg_415                           |   9|   0|    9|          0|
    |reg_419                           |   9|   0|    9|          0|
    |reg_423                           |   9|   0|    9|          0|
    |reg_427                           |   9|   0|    9|          0|
    |reg_431                           |   9|   0|    9|          0|
    |tmp_58_reg_1496                   |  14|   0|   14|          0|
    |zext_ln1116_5_reg_1404            |   4|   0|   64|         60|
    |zext_ln13_reg_1336                |   5|   0|   12|          7|
    |zext_ln14_reg_1330                |   5|   0|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 226|   0|  352|        126|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     dense_2     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     dense_2     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     dense_2     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     dense_2     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     dense_2     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     dense_2     | return value |
|dense_1_out_0_V_address0  | out |    4|  ap_memory | dense_1_out_0_V |     array    |
|dense_1_out_0_V_ce0       | out |    1|  ap_memory | dense_1_out_0_V |     array    |
|dense_1_out_0_V_q0        |  in |   13|  ap_memory | dense_1_out_0_V |     array    |
|dense_1_out_0_V_address1  | out |    4|  ap_memory | dense_1_out_0_V |     array    |
|dense_1_out_0_V_ce1       | out |    1|  ap_memory | dense_1_out_0_V |     array    |
|dense_1_out_0_V_q1        |  in |   13|  ap_memory | dense_1_out_0_V |     array    |
|dense_1_out_1_V_address0  | out |    4|  ap_memory | dense_1_out_1_V |     array    |
|dense_1_out_1_V_ce0       | out |    1|  ap_memory | dense_1_out_1_V |     array    |
|dense_1_out_1_V_q0        |  in |   13|  ap_memory | dense_1_out_1_V |     array    |
|dense_1_out_1_V_address1  | out |    4|  ap_memory | dense_1_out_1_V |     array    |
|dense_1_out_1_V_ce1       | out |    1|  ap_memory | dense_1_out_1_V |     array    |
|dense_1_out_1_V_q1        |  in |   13|  ap_memory | dense_1_out_1_V |     array    |
|dense_1_out_2_V_address0  | out |    4|  ap_memory | dense_1_out_2_V |     array    |
|dense_1_out_2_V_ce0       | out |    1|  ap_memory | dense_1_out_2_V |     array    |
|dense_1_out_2_V_q0        |  in |   13|  ap_memory | dense_1_out_2_V |     array    |
|dense_1_out_2_V_address1  | out |    4|  ap_memory | dense_1_out_2_V |     array    |
|dense_1_out_2_V_ce1       | out |    1|  ap_memory | dense_1_out_2_V |     array    |
|dense_1_out_2_V_q1        |  in |   13|  ap_memory | dense_1_out_2_V |     array    |
|dense_1_out_3_V_address0  | out |    4|  ap_memory | dense_1_out_3_V |     array    |
|dense_1_out_3_V_ce0       | out |    1|  ap_memory | dense_1_out_3_V |     array    |
|dense_1_out_3_V_q0        |  in |   13|  ap_memory | dense_1_out_3_V |     array    |
|dense_1_out_3_V_address1  | out |    4|  ap_memory | dense_1_out_3_V |     array    |
|dense_1_out_3_V_ce1       | out |    1|  ap_memory | dense_1_out_3_V |     array    |
|dense_1_out_3_V_q1        |  in |   13|  ap_memory | dense_1_out_3_V |     array    |
|dense_1_out_4_V_address0  | out |    4|  ap_memory | dense_1_out_4_V |     array    |
|dense_1_out_4_V_ce0       | out |    1|  ap_memory | dense_1_out_4_V |     array    |
|dense_1_out_4_V_q0        |  in |   13|  ap_memory | dense_1_out_4_V |     array    |
|dense_1_out_4_V_address1  | out |    4|  ap_memory | dense_1_out_4_V |     array    |
|dense_1_out_4_V_ce1       | out |    1|  ap_memory | dense_1_out_4_V |     array    |
|dense_1_out_4_V_q1        |  in |   13|  ap_memory | dense_1_out_4_V |     array    |
|dense_2_out_V_address0    | out |    5|  ap_memory |  dense_2_out_V  |     array    |
|dense_2_out_V_ce0         | out |    1|  ap_memory |  dense_2_out_V  |     array    |
|dense_2_out_V_we0         | out |    1|  ap_memory |  dense_2_out_V  |     array    |
|dense_2_out_V_d0          | out |   13|  ap_memory |  dense_2_out_V  |     array    |
+--------------------------+-----+-----+------------+-----------------+--------------+

