<!-- HTML header for doxygen 1.8.10-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs: FLAG_Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ST-logo-small.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BlueNRG-LP/BlueNRG-LPS Peripherals LL drivers APIs
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">FLAG_Management<div class="ingroups"><a class="el" href="group___r_f___d_r_i_v_e_r___l_l___driver.html">RF_DRIVER_LL_Driver</a> &raquo; <a class="el" href="group___d_m_a___l_l.html">DMA</a> &raquo; <a class="el" href="group___d_m_a___l_l___exported___functions.html">DMA Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa316bac25f83ccd141643cf2848f0f8b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa316bac25f83ccd141643cf2848f0f8b">LL_DMA_IsActiveFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa316bac25f83ccd141643cf2848f0f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 global interrupt flag.  ISR GIF1 LL_DMA_IsActiveFlag_GI1.  <a href="#gaa316bac25f83ccd141643cf2848f0f8b">More...</a><br /></td></tr>
<tr class="separator:gaa316bac25f83ccd141643cf2848f0f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6fa43877e3ad0bd19ce9111e9c74752f">LL_DMA_IsActiveFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 global interrupt flag.  ISR GIF2 LL_DMA_IsActiveFlag_GI2.  <a href="#ga6fa43877e3ad0bd19ce9111e9c74752f">More...</a><br /></td></tr>
<tr class="separator:ga6fa43877e3ad0bd19ce9111e9c74752f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c2a2763ce3079528499c02a8721e9d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac6c2a2763ce3079528499c02a8721e9d">LL_DMA_IsActiveFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac6c2a2763ce3079528499c02a8721e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 global interrupt flag.  ISR GIF3 LL_DMA_IsActiveFlag_GI3.  <a href="#gac6c2a2763ce3079528499c02a8721e9d">More...</a><br /></td></tr>
<tr class="separator:gac6c2a2763ce3079528499c02a8721e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab066c0016fa1af8aeba5977adf8366cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab066c0016fa1af8aeba5977adf8366cd">LL_DMA_IsActiveFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab066c0016fa1af8aeba5977adf8366cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 global interrupt flag.  ISR GIF4 LL_DMA_IsActiveFlag_GI4.  <a href="#gab066c0016fa1af8aeba5977adf8366cd">More...</a><br /></td></tr>
<tr class="separator:gab066c0016fa1af8aeba5977adf8366cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0f98451a5f4b7fad3e0281c363d4ef6a">LL_DMA_IsActiveFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 global interrupt flag.  ISR GIF5 LL_DMA_IsActiveFlag_GI5.  <a href="#ga0f98451a5f4b7fad3e0281c363d4ef6a">More...</a><br /></td></tr>
<tr class="separator:ga0f98451a5f4b7fad3e0281c363d4ef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49a6b70362b583c1dadebf67c94a9dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac49a6b70362b583c1dadebf67c94a9dd">LL_DMA_IsActiveFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac49a6b70362b583c1dadebf67c94a9dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 global interrupt flag.  ISR GIF6 LL_DMA_IsActiveFlag_GI6.  <a href="#gac49a6b70362b583c1dadebf67c94a9dd">More...</a><br /></td></tr>
<tr class="separator:gac49a6b70362b583c1dadebf67c94a9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gafa5e45b72d0a87225dbfc38facbd92b6">LL_DMA_IsActiveFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 global interrupt flag.  ISR GIF7 LL_DMA_IsActiveFlag_GI7.  <a href="#gafa5e45b72d0a87225dbfc38facbd92b6">More...</a><br /></td></tr>
<tr class="separator:gafa5e45b72d0a87225dbfc38facbd92b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a4925f480626eba26a0143804c7331"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga02a4925f480626eba26a0143804c7331">LL_DMA_IsActiveFlag_GI8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga02a4925f480626eba26a0143804c7331"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 global interrupt flag.  ISR GIF8 LL_DMA_IsActiveFlag_GI8.  <a href="#ga02a4925f480626eba26a0143804c7331">More...</a><br /></td></tr>
<tr class="separator:ga02a4925f480626eba26a0143804c7331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f1df8baadb1444c316b3e2ad3757607">LL_DMA_IsActiveFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9f1df8baadb1444c316b3e2ad3757607"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer complete flag.  ISR TCIF1 LL_DMA_IsActiveFlag_TC1.  <a href="#ga9f1df8baadb1444c316b3e2ad3757607">More...</a><br /></td></tr>
<tr class="separator:ga9f1df8baadb1444c316b3e2ad3757607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">LL_DMA_IsActiveFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer complete flag.  ISR TCIF2 LL_DMA_IsActiveFlag_TC2.  <a href="#ga6d918d7ee43a03dfe76e92fd7cb3cd0d">More...</a><br /></td></tr>
<tr class="separator:ga6d918d7ee43a03dfe76e92fd7cb3cd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84386b5251306cdcff214c8d1e6884c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga84386b5251306cdcff214c8d1e6884c6">LL_DMA_IsActiveFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga84386b5251306cdcff214c8d1e6884c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer complete flag.  ISR TCIF3 LL_DMA_IsActiveFlag_TC3.  <a href="#ga84386b5251306cdcff214c8d1e6884c6">More...</a><br /></td></tr>
<tr class="separator:ga84386b5251306cdcff214c8d1e6884c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3fb16e832559d5c3b4216b410c1e2305">LL_DMA_IsActiveFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3fb16e832559d5c3b4216b410c1e2305"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer complete flag.  ISR TCIF4 LL_DMA_IsActiveFlag_TC4.  <a href="#ga3fb16e832559d5c3b4216b410c1e2305">More...</a><br /></td></tr>
<tr class="separator:ga3fb16e832559d5c3b4216b410c1e2305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga99975d19dc979f0feb3a0f85d1a9aab9">LL_DMA_IsActiveFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer complete flag.  ISR TCIF5 LL_DMA_IsActiveFlag_TC5.  <a href="#ga99975d19dc979f0feb3a0f85d1a9aab9">More...</a><br /></td></tr>
<tr class="separator:ga99975d19dc979f0feb3a0f85d1a9aab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9f22ec9cfdfea669910ab40ea5129b35">LL_DMA_IsActiveFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer complete flag.  ISR TCIF6 LL_DMA_IsActiveFlag_TC6.  <a href="#ga9f22ec9cfdfea669910ab40ea5129b35">More...</a><br /></td></tr>
<tr class="separator:ga9f22ec9cfdfea669910ab40ea5129b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7c971a3043088ae6d84a4db8693615b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab7c971a3043088ae6d84a4db8693615b">LL_DMA_IsActiveFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab7c971a3043088ae6d84a4db8693615b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer complete flag.  ISR TCIF7 LL_DMA_IsActiveFlag_TC7.  <a href="#gab7c971a3043088ae6d84a4db8693615b">More...</a><br /></td></tr>
<tr class="separator:gab7c971a3043088ae6d84a4db8693615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab584e6a3b828bcbdceef478be21e73db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab584e6a3b828bcbdceef478be21e73db">LL_DMA_IsActiveFlag_TC8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab584e6a3b828bcbdceef478be21e73db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 transfer complete flag.  ISR TCIF8 LL_DMA_IsActiveFlag_TC8.  <a href="#gab584e6a3b828bcbdceef478be21e73db">More...</a><br /></td></tr>
<tr class="separator:gab584e6a3b828bcbdceef478be21e73db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0772fe1dd8f348727183cc73546ba02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaf0772fe1dd8f348727183cc73546ba02">LL_DMA_IsActiveFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaf0772fe1dd8f348727183cc73546ba02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 half transfer flag.  ISR HTIF1 LL_DMA_IsActiveFlag_HT1.  <a href="#gaf0772fe1dd8f348727183cc73546ba02">More...</a><br /></td></tr>
<tr class="separator:gaf0772fe1dd8f348727183cc73546ba02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82a9f3ae177f1130f6822ce7ccfda6b2">LL_DMA_IsActiveFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 half transfer flag.  ISR HTIF2 LL_DMA_IsActiveFlag_HT2.  <a href="#ga82a9f3ae177f1130f6822ce7ccfda6b2">More...</a><br /></td></tr>
<tr class="separator:ga82a9f3ae177f1130f6822ce7ccfda6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0e73a912871070c3dd17cad9cc0a8381">LL_DMA_IsActiveFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0e73a912871070c3dd17cad9cc0a8381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 half transfer flag.  ISR HTIF3 LL_DMA_IsActiveFlag_HT3.  <a href="#ga0e73a912871070c3dd17cad9cc0a8381">More...</a><br /></td></tr>
<tr class="separator:ga0e73a912871070c3dd17cad9cc0a8381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0c0b15c62a1e9920bb1824bb897abf6f">LL_DMA_IsActiveFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 half transfer flag.  ISR HTIF4 LL_DMA_IsActiveFlag_HT4.  <a href="#ga0c0b15c62a1e9920bb1824bb897abf6f">More...</a><br /></td></tr>
<tr class="separator:ga0c0b15c62a1e9920bb1824bb897abf6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga8c27eb9e08e17a65c2bbc7905095679e">LL_DMA_IsActiveFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 half transfer flag.  ISR HTIF5 LL_DMA_IsActiveFlag_HT5.  <a href="#ga8c27eb9e08e17a65c2bbc7905095679e">More...</a><br /></td></tr>
<tr class="separator:ga8c27eb9e08e17a65c2bbc7905095679e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab86e74972d93953a926f16f00fbdea11"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab86e74972d93953a926f16f00fbdea11">LL_DMA_IsActiveFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab86e74972d93953a926f16f00fbdea11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 half transfer flag.  ISR HTIF6 LL_DMA_IsActiveFlag_HT6.  <a href="#gab86e74972d93953a926f16f00fbdea11">More...</a><br /></td></tr>
<tr class="separator:gab86e74972d93953a926f16f00fbdea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9226c11a1ad46cd79bd5ebb3770f7611">LL_DMA_IsActiveFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 half transfer flag.  ISR HTIF7 LL_DMA_IsActiveFlag_HT7.  <a href="#ga9226c11a1ad46cd79bd5ebb3770f7611">More...</a><br /></td></tr>
<tr class="separator:ga9226c11a1ad46cd79bd5ebb3770f7611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36e288c5dd160a0eadb63c010c701623"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga36e288c5dd160a0eadb63c010c701623">LL_DMA_IsActiveFlag_HT8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga36e288c5dd160a0eadb63c010c701623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 half transfer flag.  ISR HTIF8 LL_DMA_IsActiveFlag_HT8.  <a href="#ga36e288c5dd160a0eadb63c010c701623">More...</a><br /></td></tr>
<tr class="separator:ga36e288c5dd160a0eadb63c010c701623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ded677164982bf81ef1268207d87793"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5ded677164982bf81ef1268207d87793">LL_DMA_IsActiveFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga5ded677164982bf81ef1268207d87793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 1 transfer error flag.  ISR TEIF1 LL_DMA_IsActiveFlag_TE1.  <a href="#ga5ded677164982bf81ef1268207d87793">More...</a><br /></td></tr>
<tr class="separator:ga5ded677164982bf81ef1268207d87793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gae4c8501fcaf2c662e6bb06d930c020cc">LL_DMA_IsActiveFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 2 transfer error flag.  ISR TEIF2 LL_DMA_IsActiveFlag_TE2.  <a href="#gae4c8501fcaf2c662e6bb06d930c020cc">More...</a><br /></td></tr>
<tr class="separator:gae4c8501fcaf2c662e6bb06d930c020cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa59359d0aa3ca6046980329f6f94a959"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa59359d0aa3ca6046980329f6f94a959">LL_DMA_IsActiveFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa59359d0aa3ca6046980329f6f94a959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 3 transfer error flag.  ISR TEIF3 LL_DMA_IsActiveFlag_TE3.  <a href="#gaa59359d0aa3ca6046980329f6f94a959">More...</a><br /></td></tr>
<tr class="separator:gaa59359d0aa3ca6046980329f6f94a959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac3432b38de4496ea4477c2d9e65ddbf0">LL_DMA_IsActiveFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 4 transfer error flag.  ISR TEIF4 LL_DMA_IsActiveFlag_TE4.  <a href="#gac3432b38de4496ea4477c2d9e65ddbf0">More...</a><br /></td></tr>
<tr class="separator:gac3432b38de4496ea4477c2d9e65ddbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3cfe0438febe85149886c7ffa2f8d93e">LL_DMA_IsActiveFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 5 transfer error flag.  ISR TEIF5 LL_DMA_IsActiveFlag_TE5.  <a href="#ga3cfe0438febe85149886c7ffa2f8d93e">More...</a><br /></td></tr>
<tr class="separator:ga3cfe0438febe85149886c7ffa2f8d93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c0f9d3f618642acf138876452f9945"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa4c0f9d3f618642acf138876452f9945">LL_DMA_IsActiveFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa4c0f9d3f618642acf138876452f9945"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 6 transfer error flag.  ISR TEIF6 LL_DMA_IsActiveFlag_TE6.  <a href="#gaa4c0f9d3f618642acf138876452f9945">More...</a><br /></td></tr>
<tr class="separator:gaa4c0f9d3f618642acf138876452f9945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82414c57433b322e99121dec7e3b804e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga82414c57433b322e99121dec7e3b804e">LL_DMA_IsActiveFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga82414c57433b322e99121dec7e3b804e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 7 transfer error flag.  ISR TEIF7 LL_DMA_IsActiveFlag_TE7.  <a href="#ga82414c57433b322e99121dec7e3b804e">More...</a><br /></td></tr>
<tr class="separator:ga82414c57433b322e99121dec7e3b804e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73b35d2880afb83472bce3d1b379b5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac73b35d2880afb83472bce3d1b379b5a">LL_DMA_IsActiveFlag_TE8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac73b35d2880afb83472bce3d1b379b5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Channel 8 transfer error flag.  ISR TEIF8 LL_DMA_IsActiveFlag_TE8.  <a href="#gac73b35d2880afb83472bce3d1b379b5a">More...</a><br /></td></tr>
<tr class="separator:gac73b35d2880afb83472bce3d1b379b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6c465b93c043c71f9bb822b25265ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2c6c465b93c043c71f9bb822b25265ba">LL_DMA_ClearFlag_GI1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga2c6c465b93c043c71f9bb822b25265ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 global interrupt flag.  IFCR CGIF1 LL_DMA_ClearFlag_GI1.  <a href="#ga2c6c465b93c043c71f9bb822b25265ba">More...</a><br /></td></tr>
<tr class="separator:ga2c6c465b93c043c71f9bb822b25265ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gacb9d3a0c460b6c5afd0dfe1d8af2485b">LL_DMA_ClearFlag_GI2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 global interrupt flag.  IFCR CGIF2 LL_DMA_ClearFlag_GI2.  <a href="#gacb9d3a0c460b6c5afd0dfe1d8af2485b">More...</a><br /></td></tr>
<tr class="separator:gacb9d3a0c460b6c5afd0dfe1d8af2485b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915a43cebac8930b6f4a11584c276c6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga915a43cebac8930b6f4a11584c276c6f">LL_DMA_ClearFlag_GI3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga915a43cebac8930b6f4a11584c276c6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 global interrupt flag.  IFCR CGIF3 LL_DMA_ClearFlag_GI3.  <a href="#ga915a43cebac8930b6f4a11584c276c6f">More...</a><br /></td></tr>
<tr class="separator:ga915a43cebac8930b6f4a11584c276c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga497363730ab0ed8abf19bc39e1d8eab3">LL_DMA_ClearFlag_GI4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 global interrupt flag.  IFCR CGIF4 LL_DMA_ClearFlag_GI4.  <a href="#ga497363730ab0ed8abf19bc39e1d8eab3">More...</a><br /></td></tr>
<tr class="separator:ga497363730ab0ed8abf19bc39e1d8eab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57132f8f894dce33198419ebba0d544d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga57132f8f894dce33198419ebba0d544d">LL_DMA_ClearFlag_GI5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga57132f8f894dce33198419ebba0d544d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 global interrupt flag.  IFCR CGIF5 LL_DMA_ClearFlag_GI5.  <a href="#ga57132f8f894dce33198419ebba0d544d">More...</a><br /></td></tr>
<tr class="separator:ga57132f8f894dce33198419ebba0d544d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">LL_DMA_ClearFlag_GI6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 global interrupt flag.  IFCR CGIF6 LL_DMA_ClearFlag_GI6.  <a href="#gad7d51e7ecc70ba5a9ec6b09f9d6ae619">More...</a><br /></td></tr>
<tr class="separator:gad7d51e7ecc70ba5a9ec6b09f9d6ae619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga0b3de84d741ed244bdeb7ef8fc86914f">LL_DMA_ClearFlag_GI7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 global interrupt flag.  IFCR CGIF7 LL_DMA_ClearFlag_GI7.  <a href="#ga0b3de84d741ed244bdeb7ef8fc86914f">More...</a><br /></td></tr>
<tr class="separator:ga0b3de84d741ed244bdeb7ef8fc86914f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b5935da198287926a6ea982b9b8bce1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga5b5935da198287926a6ea982b9b8bce1">LL_DMA_ClearFlag_GI8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga5b5935da198287926a6ea982b9b8bce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 global interrupt flag.  IFCR CGIF8 LL_DMA_ClearFlag_GI8.  <a href="#ga5b5935da198287926a6ea982b9b8bce1">More...</a><br /></td></tr>
<tr class="separator:ga5b5935da198287926a6ea982b9b8bce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaddb562a34ee54d5f98588e13b3f32ce2">LL_DMA_ClearFlag_TC1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer complete flag.  IFCR CTCIF1 LL_DMA_ClearFlag_TC1.  <a href="#gaddb562a34ee54d5f98588e13b3f32ce2">More...</a><br /></td></tr>
<tr class="separator:gaddb562a34ee54d5f98588e13b3f32ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaeb47d2a8df5150a03e199a2f7bbd9306">LL_DMA_ClearFlag_TC2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer complete flag.  IFCR CTCIF2 LL_DMA_ClearFlag_TC2.  <a href="#gaeb47d2a8df5150a03e199a2f7bbd9306">More...</a><br /></td></tr>
<tr class="separator:gaeb47d2a8df5150a03e199a2f7bbd9306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga9c3d615fc32a2d9445d1c2a8c9e134f7">LL_DMA_ClearFlag_TC3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer complete flag.  IFCR CTCIF3 LL_DMA_ClearFlag_TC3.  <a href="#ga9c3d615fc32a2d9445d1c2a8c9e134f7">More...</a><br /></td></tr>
<tr class="separator:ga9c3d615fc32a2d9445d1c2a8c9e134f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad53093771a97671bb20de72f77d52d56"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gad53093771a97671bb20de72f77d52d56">LL_DMA_ClearFlag_TC4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gad53093771a97671bb20de72f77d52d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer complete flag.  IFCR CTCIF4 LL_DMA_ClearFlag_TC4.  <a href="#gad53093771a97671bb20de72f77d52d56">More...</a><br /></td></tr>
<tr class="separator:gad53093771a97671bb20de72f77d52d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96312133ee32d0e51500a12baf111213"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga96312133ee32d0e51500a12baf111213">LL_DMA_ClearFlag_TC5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga96312133ee32d0e51500a12baf111213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer complete flag.  IFCR CTCIF5 LL_DMA_ClearFlag_TC5.  <a href="#ga96312133ee32d0e51500a12baf111213">More...</a><br /></td></tr>
<tr class="separator:ga96312133ee32d0e51500a12baf111213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2121035f08a8085389e87b808112fd5d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga2121035f08a8085389e87b808112fd5d">LL_DMA_ClearFlag_TC6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga2121035f08a8085389e87b808112fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer complete flag.  IFCR CTCIF6 LL_DMA_ClearFlag_TC6.  <a href="#ga2121035f08a8085389e87b808112fd5d">More...</a><br /></td></tr>
<tr class="separator:ga2121035f08a8085389e87b808112fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga3954968d9b75c0cef0cbf17ee79d5e5a">LL_DMA_ClearFlag_TC7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer complete flag.  IFCR CTCIF7 LL_DMA_ClearFlag_TC7.  <a href="#ga3954968d9b75c0cef0cbf17ee79d5e5a">More...</a><br /></td></tr>
<tr class="separator:ga3954968d9b75c0cef0cbf17ee79d5e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a774fb0c87de704e4c563dbec9990a6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1a774fb0c87de704e4c563dbec9990a6">LL_DMA_ClearFlag_TC8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1a774fb0c87de704e4c563dbec9990a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 transfer complete flag.  IFCR CTCIF8 LL_DMA_ClearFlag_TC8.  <a href="#ga1a774fb0c87de704e4c563dbec9990a6">More...</a><br /></td></tr>
<tr class="separator:ga1a774fb0c87de704e4c563dbec9990a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac54385c6d0b9896c1eaf943cfe58fa8a">LL_DMA_ClearFlag_HT1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 half transfer flag.  IFCR CHTIF1 LL_DMA_ClearFlag_HT1.  <a href="#gac54385c6d0b9896c1eaf943cfe58fa8a">More...</a><br /></td></tr>
<tr class="separator:gac54385c6d0b9896c1eaf943cfe58fa8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1ca422e7d12a7f9e0e37be7a9f7bd425">LL_DMA_ClearFlag_HT2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 half transfer flag.  IFCR CHTIF2 LL_DMA_ClearFlag_HT2.  <a href="#ga1ca422e7d12a7f9e0e37be7a9f7bd425">More...</a><br /></td></tr>
<tr class="separator:ga1ca422e7d12a7f9e0e37be7a9f7bd425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga15be2f406a11fc6cf74e888be17b19ac">LL_DMA_ClearFlag_HT3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga15be2f406a11fc6cf74e888be17b19ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 half transfer flag.  IFCR CHTIF3 LL_DMA_ClearFlag_HT3.  <a href="#ga15be2f406a11fc6cf74e888be17b19ac">More...</a><br /></td></tr>
<tr class="separator:ga15be2f406a11fc6cf74e888be17b19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac807e20c4d40a4b4e4201649aa39a577"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gac807e20c4d40a4b4e4201649aa39a577">LL_DMA_ClearFlag_HT4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gac807e20c4d40a4b4e4201649aa39a577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 half transfer flag.  IFCR CHTIF4 LL_DMA_ClearFlag_HT4.  <a href="#gac807e20c4d40a4b4e4201649aa39a577">More...</a><br /></td></tr>
<tr class="separator:gac807e20c4d40a4b4e4201649aa39a577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gadd824ba47ac765c65ef7f82ce79bcb43">LL_DMA_ClearFlag_HT5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 half transfer flag.  IFCR CHTIF5 LL_DMA_ClearFlag_HT5.  <a href="#gadd824ba47ac765c65ef7f82ce79bcb43">More...</a><br /></td></tr>
<tr class="separator:gadd824ba47ac765c65ef7f82ce79bcb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d372f40dbea186613aa4c433d51433"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab4d372f40dbea186613aa4c433d51433">LL_DMA_ClearFlag_HT6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab4d372f40dbea186613aa4c433d51433"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 half transfer flag.  IFCR CHTIF6 LL_DMA_ClearFlag_HT6.  <a href="#gab4d372f40dbea186613aa4c433d51433">More...</a><br /></td></tr>
<tr class="separator:gab4d372f40dbea186613aa4c433d51433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga1e4f13001813d8d66cbc85b46e83ae52">LL_DMA_ClearFlag_HT7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 half transfer flag.  IFCR CHTIF7 LL_DMA_ClearFlag_HT7.  <a href="#ga1e4f13001813d8d66cbc85b46e83ae52">More...</a><br /></td></tr>
<tr class="separator:ga1e4f13001813d8d66cbc85b46e83ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b2a582286b552e885c6bef7277bae0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga34b2a582286b552e885c6bef7277bae0">LL_DMA_ClearFlag_HT8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga34b2a582286b552e885c6bef7277bae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 half transfer flag.  IFCR CHTIF8 LL_DMA_ClearFlag_HT8.  <a href="#ga34b2a582286b552e885c6bef7277bae0">More...</a><br /></td></tr>
<tr class="separator:ga34b2a582286b552e885c6bef7277bae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2925a3b38decf6b915191097251cc2f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa2925a3b38decf6b915191097251cc2f">LL_DMA_ClearFlag_TE1</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa2925a3b38decf6b915191097251cc2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 1 transfer error flag.  IFCR CTEIF1 LL_DMA_ClearFlag_TE1.  <a href="#gaa2925a3b38decf6b915191097251cc2f">More...</a><br /></td></tr>
<tr class="separator:gaa2925a3b38decf6b915191097251cc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga11136f3aa1116d9d524642ade3bc4e66">LL_DMA_ClearFlag_TE2</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga11136f3aa1116d9d524642ade3bc4e66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 2 transfer error flag.  IFCR CTEIF2 LL_DMA_ClearFlag_TE2.  <a href="#ga11136f3aa1116d9d524642ade3bc4e66">More...</a><br /></td></tr>
<tr class="separator:ga11136f3aa1116d9d524642ade3bc4e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa3a38dd8e40ee442d64dd38a13254dfb">LL_DMA_ClearFlag_TE3</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 3 transfer error flag.  IFCR CTEIF3 LL_DMA_ClearFlag_TE3.  <a href="#gaa3a38dd8e40ee442d64dd38a13254dfb">More...</a><br /></td></tr>
<tr class="separator:gaa3a38dd8e40ee442d64dd38a13254dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga350a2484f7fb6af1d84609e1b5ec5f24">LL_DMA_ClearFlag_TE4</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 4 transfer error flag.  IFCR CTEIF4 LL_DMA_ClearFlag_TE4.  <a href="#ga350a2484f7fb6af1d84609e1b5ec5f24">More...</a><br /></td></tr>
<tr class="separator:ga350a2484f7fb6af1d84609e1b5ec5f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga4a399deba27a6425f8c0bef8f0d87514">LL_DMA_ClearFlag_TE5</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga4a399deba27a6425f8c0bef8f0d87514"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 5 transfer error flag.  IFCR CTEIF5 LL_DMA_ClearFlag_TE5.  <a href="#ga4a399deba27a6425f8c0bef8f0d87514">More...</a><br /></td></tr>
<tr class="separator:ga4a399deba27a6425f8c0bef8f0d87514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gaa69fdcad68bc09e5e19cf6be141eff02">LL_DMA_ClearFlag_TE6</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 6 transfer error flag.  IFCR CTEIF6 LL_DMA_ClearFlag_TE6.  <a href="#gaa69fdcad68bc09e5e19cf6be141eff02">More...</a><br /></td></tr>
<tr class="separator:gaa69fdcad68bc09e5e19cf6be141eff02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#ga6f7f41560dd5a5c47ec2a7cc7b968624">LL_DMA_ClearFlag_TE7</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 7 transfer error flag.  IFCR CTEIF7 LL_DMA_ClearFlag_TE7.  <a href="#ga6f7f41560dd5a5c47ec2a7cc7b968624">More...</a><br /></td></tr>
<tr class="separator:ga6f7f41560dd5a5c47ec2a7cc7b968624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab158e7eca94e8bce998258ecfa8afcd9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___l_l___e_f___f_l_a_g___management.html#gab158e7eca94e8bce998258ecfa8afcd9">LL_DMA_ClearFlag_TE8</a> (DMA_TypeDef *DMAx)</td></tr>
<tr class="memdesc:gab158e7eca94e8bce998258ecfa8afcd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Channel 8 transfer error flag.  IFCR CTEIF8 LL_DMA_ClearFlag_TE8.  <a href="#gab158e7eca94e8bce998258ecfa8afcd9">More...</a><br /></td></tr>
<tr class="separator:gab158e7eca94e8bce998258ecfa8afcd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga2c6c465b93c043c71f9bb822b25265ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 global interrupt flag.  IFCR CGIF1 LL_DMA_ClearFlag_GI1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01533">1533</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacb9d3a0c460b6c5afd0dfe1d8af2485b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 global interrupt flag.  IFCR CGIF2 LL_DMA_ClearFlag_GI2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01544">1544</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga915a43cebac8930b6f4a11584c276c6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 global interrupt flag.  IFCR CGIF3 LL_DMA_ClearFlag_GI3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01555">1555</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga497363730ab0ed8abf19bc39e1d8eab3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 global interrupt flag.  IFCR CGIF4 LL_DMA_ClearFlag_GI4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01566">1566</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57132f8f894dce33198419ebba0d544d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 global interrupt flag.  IFCR CGIF5 LL_DMA_ClearFlag_GI5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01577">1577</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7d51e7ecc70ba5a9ec6b09f9d6ae619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 global interrupt flag.  IFCR CGIF6 LL_DMA_ClearFlag_GI6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01588">1588</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0b3de84d741ed244bdeb7ef8fc86914f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 global interrupt flag.  IFCR CGIF7 LL_DMA_ClearFlag_GI7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01599">1599</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b5935da198287926a6ea982b9b8bce1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_GI8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 8 global interrupt flag.  IFCR CGIF8 LL_DMA_ClearFlag_GI8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01610">1610</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac54385c6d0b9896c1eaf943cfe58fa8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 half transfer flag.  IFCR CHTIF1 LL_DMA_ClearFlag_HT1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01709">1709</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1ca422e7d12a7f9e0e37be7a9f7bd425"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 half transfer flag.  IFCR CHTIF2 LL_DMA_ClearFlag_HT2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01720">1720</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga15be2f406a11fc6cf74e888be17b19ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 half transfer flag.  IFCR CHTIF3 LL_DMA_ClearFlag_HT3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01731">1731</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac807e20c4d40a4b4e4201649aa39a577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 half transfer flag.  IFCR CHTIF4 LL_DMA_ClearFlag_HT4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01742">1742</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd824ba47ac765c65ef7f82ce79bcb43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 half transfer flag.  IFCR CHTIF5 LL_DMA_ClearFlag_HT5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01753">1753</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab4d372f40dbea186613aa4c433d51433"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 half transfer flag.  IFCR CHTIF6 LL_DMA_ClearFlag_HT6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01764">1764</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e4f13001813d8d66cbc85b46e83ae52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 half transfer flag.  IFCR CHTIF7 LL_DMA_ClearFlag_HT7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01775">1775</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga34b2a582286b552e885c6bef7277bae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_HT8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 8 half transfer flag.  IFCR CHTIF8 LL_DMA_ClearFlag_HT8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01786">1786</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaddb562a34ee54d5f98588e13b3f32ce2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 transfer complete flag.  IFCR CTCIF1 LL_DMA_ClearFlag_TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01621">1621</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb47d2a8df5150a03e199a2f7bbd9306"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 transfer complete flag.  IFCR CTCIF2 LL_DMA_ClearFlag_TC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01632">1632</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c3d615fc32a2d9445d1c2a8c9e134f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 transfer complete flag.  IFCR CTCIF3 LL_DMA_ClearFlag_TC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01643">1643</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad53093771a97671bb20de72f77d52d56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 transfer complete flag.  IFCR CTCIF4 LL_DMA_ClearFlag_TC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01654">1654</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga96312133ee32d0e51500a12baf111213"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 transfer complete flag.  IFCR CTCIF5 LL_DMA_ClearFlag_TC5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01665">1665</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2121035f08a8085389e87b808112fd5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 transfer complete flag.  IFCR CTCIF6 LL_DMA_ClearFlag_TC6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01676">1676</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3954968d9b75c0cef0cbf17ee79d5e5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 transfer complete flag.  IFCR CTCIF7 LL_DMA_ClearFlag_TC7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01687">1687</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a774fb0c87de704e4c563dbec9990a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TC8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 8 transfer complete flag.  IFCR CTCIF8 LL_DMA_ClearFlag_TC8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01698">1698</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2925a3b38decf6b915191097251cc2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 1 transfer error flag.  IFCR CTEIF1 LL_DMA_ClearFlag_TE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01797">1797</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11136f3aa1116d9d524642ade3bc4e66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 2 transfer error flag.  IFCR CTEIF2 LL_DMA_ClearFlag_TE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01808">1808</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3a38dd8e40ee442d64dd38a13254dfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 3 transfer error flag.  IFCR CTEIF3 LL_DMA_ClearFlag_TE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01819">1819</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga350a2484f7fb6af1d84609e1b5ec5f24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 4 transfer error flag.  IFCR CTEIF4 LL_DMA_ClearFlag_TE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01830">1830</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a399deba27a6425f8c0bef8f0d87514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 5 transfer error flag.  IFCR CTEIF5 LL_DMA_ClearFlag_TE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01841">1841</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa69fdcad68bc09e5e19cf6be141eff02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 6 transfer error flag.  IFCR CTEIF6 LL_DMA_ClearFlag_TE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01852">1852</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f7f41560dd5a5c47ec2a7cc7b968624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 7 transfer error flag.  IFCR CTEIF7 LL_DMA_ClearFlag_TE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01863">1863</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab158e7eca94e8bce998258ecfa8afcd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_DMA_ClearFlag_TE8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Channel 8 transfer error flag.  IFCR CTEIF8 LL_DMA_ClearFlag_TE8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01874">1874</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa316bac25f83ccd141643cf2848f0f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 global interrupt flag.  ISR GIF1 LL_DMA_IsActiveFlag_GI1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01181">1181</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6fa43877e3ad0bd19ce9111e9c74752f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 global interrupt flag.  ISR GIF2 LL_DMA_IsActiveFlag_GI2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01192">1192</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac6c2a2763ce3079528499c02a8721e9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 global interrupt flag.  ISR GIF3 LL_DMA_IsActiveFlag_GI3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01203">1203</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab066c0016fa1af8aeba5977adf8366cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 global interrupt flag.  ISR GIF4 LL_DMA_IsActiveFlag_GI4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01214">1214</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0f98451a5f4b7fad3e0281c363d4ef6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 global interrupt flag.  ISR GIF5 LL_DMA_IsActiveFlag_GI5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01225">1225</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac49a6b70362b583c1dadebf67c94a9dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 global interrupt flag.  ISR GIF6 LL_DMA_IsActiveFlag_GI6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01236">1236</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafa5e45b72d0a87225dbfc38facbd92b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 global interrupt flag.  ISR GIF7 LL_DMA_IsActiveFlag_GI7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01247">1247</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga02a4925f480626eba26a0143804c7331"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 8 global interrupt flag.  ISR GIF8 LL_DMA_IsActiveFlag_GI8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01258">1258</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf0772fe1dd8f348727183cc73546ba02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 half transfer flag.  ISR HTIF1 LL_DMA_IsActiveFlag_HT1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01357">1357</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82a9f3ae177f1130f6822ce7ccfda6b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 half transfer flag.  ISR HTIF2 LL_DMA_IsActiveFlag_HT2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01368">1368</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e73a912871070c3dd17cad9cc0a8381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 half transfer flag.  ISR HTIF3 LL_DMA_IsActiveFlag_HT3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01379">1379</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0c0b15c62a1e9920bb1824bb897abf6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 half transfer flag.  ISR HTIF4 LL_DMA_IsActiveFlag_HT4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01390">1390</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c27eb9e08e17a65c2bbc7905095679e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 half transfer flag.  ISR HTIF5 LL_DMA_IsActiveFlag_HT5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01401">1401</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab86e74972d93953a926f16f00fbdea11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 half transfer flag.  ISR HTIF6 LL_DMA_IsActiveFlag_HT6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01412">1412</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9226c11a1ad46cd79bd5ebb3770f7611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 half transfer flag.  ISR HTIF7 LL_DMA_IsActiveFlag_HT7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01423">1423</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36e288c5dd160a0eadb63c010c701623"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 8 half transfer flag.  ISR HTIF8 LL_DMA_IsActiveFlag_HT8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01434">1434</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f1df8baadb1444c316b3e2ad3757607"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 transfer complete flag.  ISR TCIF1 LL_DMA_IsActiveFlag_TC1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01269">1269</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6d918d7ee43a03dfe76e92fd7cb3cd0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 transfer complete flag.  ISR TCIF2 LL_DMA_IsActiveFlag_TC2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01280">1280</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga84386b5251306cdcff214c8d1e6884c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 transfer complete flag.  ISR TCIF3 LL_DMA_IsActiveFlag_TC3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01291">1291</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fb16e832559d5c3b4216b410c1e2305"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 transfer complete flag.  ISR TCIF4 LL_DMA_IsActiveFlag_TC4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01302">1302</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga99975d19dc979f0feb3a0f85d1a9aab9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 transfer complete flag.  ISR TCIF5 LL_DMA_IsActiveFlag_TC5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01313">1313</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9f22ec9cfdfea669910ab40ea5129b35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 transfer complete flag.  ISR TCIF6 LL_DMA_IsActiveFlag_TC6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01324">1324</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab7c971a3043088ae6d84a4db8693615b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 transfer complete flag.  ISR TCIF7 LL_DMA_IsActiveFlag_TC7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01335">1335</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab584e6a3b828bcbdceef478be21e73db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 8 transfer complete flag.  ISR TCIF8 LL_DMA_IsActiveFlag_TC8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01346">1346</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5ded677164982bf81ef1268207d87793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 1 transfer error flag.  ISR TEIF1 LL_DMA_IsActiveFlag_TE1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01445">1445</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae4c8501fcaf2c662e6bb06d930c020cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 2 transfer error flag.  ISR TEIF2 LL_DMA_IsActiveFlag_TE2. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01456">1456</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa59359d0aa3ca6046980329f6f94a959"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 3 transfer error flag.  ISR TEIF3 LL_DMA_IsActiveFlag_TE3. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01467">1467</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac3432b38de4496ea4477c2d9e65ddbf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 4 transfer error flag.  ISR TEIF4 LL_DMA_IsActiveFlag_TE4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01478">1478</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3cfe0438febe85149886c7ffa2f8d93e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 5 transfer error flag.  ISR TEIF5 LL_DMA_IsActiveFlag_TE5. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01489">1489</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa4c0f9d3f618642acf138876452f9945"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 6 transfer error flag.  ISR TEIF6 LL_DMA_IsActiveFlag_TE6. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01500">1500</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga82414c57433b322e99121dec7e3b804e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 7 transfer error flag.  ISR TEIF7 LL_DMA_IsActiveFlag_TE7. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01511">1511</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac73b35d2880afb83472bce3d1b379b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE8 </td>
          <td>(</td>
          <td class="paramtype">DMA_TypeDef *&#160;</td>
          <td class="paramname"><em>DMAx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get Channel 8 transfer error flag.  ISR TEIF8 LL_DMA_IsActiveFlag_TE8. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAx</td><td>DMAx Instance </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of bit (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p>Definition at line <a class="el" href="rf__driver__ll__dma_8h_source.html#l01522">1522</a> of file <a class="el" href="rf__driver__ll__dma_8h_source.html">rf_driver_ll_dma.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Copyright &copy; 2022 by STMicrolectronics. All rights reserved.<br>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
