Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Wed May  8 17:13:48 2024
| Host             : Vulcan running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_top_power_routed.rpt -pb fpga_top_power_summary_routed.pb -rpx fpga_top_power_routed.rpx
| Design           : fpga_top
| Device           : xc7vx690tffg1761-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.158        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.782        |
| Device Static (W)        | 0.376        |
| Effective TJA (C/W)      | 1.1          |
| Max Ambient (C)          | 98.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.055 |       11 |       --- |             --- |
| Slice Logic              |     0.013 |    29868 |       --- |             --- |
|   LUT as Logic           |     0.010 |    10448 |    433200 |            2.41 |
|   Register               |    <0.001 |    13017 |    866400 |            1.50 |
|   LUT as Distributed RAM |    <0.001 |     1355 |    174200 |            0.78 |
|   CARRY4                 |    <0.001 |      502 |    108300 |            0.46 |
|   F7/F8 Muxes            |    <0.001 |      111 |    433200 |            0.03 |
|   LUT as Shift Register  |    <0.001 |       10 |    174200 |           <0.01 |
|   Others                 |     0.000 |      364 |       --- |             --- |
| Signals                  |     0.027 |    23156 |       --- |             --- |
| Block RAM                |     0.163 |      148 |      1470 |           10.07 |
| MMCM                     |     0.108 |        1 |        20 |            5.00 |
| I/O                      |    <0.001 |        2 |       850 |            0.24 |
| GTH                      |     0.290 |        1 |       --- |             --- |
| Hard IPs                 |     0.126 |        1 |       --- |             --- |
|   PCIE                   |     0.126 |        1 |       --- |             --- |
| Static Power             |     0.376 |          |           |                 |
| Total                    |     1.158 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.608 |       0.410 |      0.198 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.112 |       0.059 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.019 |       0.012 |      0.007 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.170 |       0.142 |      0.028 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.085 |       0.078 |      0.008 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_125mhz_mux_x0y1 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0  |             4.0 |
| clk_125mhz_x0y1     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz                  |             8.0 |
| clk_250mhz_mux_x0y1 | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1_0  |             4.0 |
| clk_250mhz_x0y1     | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz                  |             4.0 |
| mmcm_fb             | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                     |            10.0 |
| sys_clk             | i_pcie_refclkp                                                                                                                              |            10.0 |
| txoutclk_x0y1       | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gth_channel.gthe2_channel_i_2 |            10.0 |
| userclk1            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                    |             4.0 |
| userclk2            | xdma_bram_wrapper_i/xdma_bram_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                    |            16.0 |
+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| fpga_top                   |     0.782 |
|   xdma_bram_wrapper_i      |     0.782 |
|     xdma_bram_i            |     0.782 |
|       axi_bram_ctrl_0      |     0.002 |
|       axi_bram_ctrl_0_bram |     0.099 |
|       xdma_0               |     0.681 |
+----------------------------+-----------+


