@inproceedings{aror:eseoa,
 author    = {{A.}~Arora and {R.}~Ramnath and {E.}~Ertin and {P.}~Sinha and {S.}~Bapat and {V.}~Naik and
              {V.}~Kulathumani and {H.}~Zhang and {H.}~Cao and {M.}~Sridharan and {S.}~Kumar and {N.}~Seddon and
              {C.}~Anderson and {T.}~Herman and {N.}~Trivedi and {C.}~Zhang and {M.}~Gouda and {Y.R.}~Choi and
              {M.}~Nesterenko and {R.}~Shah and {S.}~Kulkarni and {M.}~Aramugam and {L.}~Wang and {D.E.}~Culler and
              {P.}~Dutta and {C.}~Sharp and {G.}~Tolle and {M.}~Grimmer and {B.}~Ferriera and {K.}~Parker},
 title     = {ExScal: Elements of an Extreme Scale Wireless Sensor Network},
 booktitle = {The 11$^{th}$ {IEEE} International Conference on Embedded and Real-Time Computing Systems and Applications},
 location  = {Hong Kong, PRC},
 month     = {August},
 year      = {2005},
 pages     = {102--108},
 publisher = {{IEEE} Computer Society Press}
}

@techreport{berkeleyDwarves,
  title={The landscape of parallel computing research: A view from berkeley},
  author={Asanovic, Krste and Bodik, Ras and Catanzaro, Bryan Christopher and Gebis, Joseph James and Husbands, Parry and Keutzer, Kurt and Patterson, David A and Plishker, William Lester and Shalf, John and Williams, Samuel Webb and others},
  year={2006},
  institution={Technical Report UCB/EECS-2006-183, EECS Department, University of California, Berkeley}
}

@inproceedings{darkSilicon,
  title={Dark silicon and the end of multicore scaling},
  author={Esmaeilzadeh, Hadi and Blem, Emily and St Amant, Renee and Sankaralingam, Karthikeyan and Burger, Doug},
  booktitle={Computer Architecture (ISCA), 2011 38th Annual International Symposium on},
  pages={365--376},
  year={2011},
  organization={IEEE}
}

@article{dennard,
  title={Device scaling limits of Si MOSFETs and their application dependencies},
  author={Frank, David J and Dennard, Robert H and Nowak, Edward and Solomon, Paul M and Taur, Yuan and Wong, Hen-Sum Philip},
  journal={Proceedings of the IEEE},
  volume={89},
  number={3},
  pages={259--288},
  year={2001},
  publisher={IEEE}
}

@article{cpuPanel,
  title={Single-threaded vs. multithreaded: Where should we focus?},
  author={Emer, Joel and Hill, Mark D and Patt, Yale N and Yi, Joshua J and Chiou, Derek and Sendag, Resit},
  journal={Micro, IEEE},
  volume={27},
  number={6},
  pages={14--24},
  year={2007},
  publisher={IEEE}
}

@ARTICLE{medfield, 
author={Zahir, R. and Ewert, M. and Seshadri, H.}, 
journal={Micro, IEEE}, 
title={The Medfield Smartphone: Intel Architecture in a Handheld Form Factor}, 
year={2013}, 
month={Nov}, 
volume={33}, 
number={6}, 
pages={38-46}, 
keywords={energy management systems;integrated circuit layout;integrated circuit packaging;low-power electronics;microprocessor chips;smart phones;system-on-chip;IA processor;Intel Atom Z2480 processor;Intel Hi-K process technology;Intel architecture processor;Intel smartphone platform;Medfield smartphone;SoC design;board layout;chip packaging;handheld form factor;hardware power-management technique;size 32 nm;software architecture;software power-management technique;system-on-a-chip design;Androids;Batteries;Humanoid robots;Process control;Smart phones;System-on-chip;Android;Atom;Intel;Medfield;SoC;low-power design;smartphone;system-on-a-chip}, 
doi={10.1109/MM.2013.22}, 
ISSN={0272-1732},}


@article{ilp,
  title={A formal approach to the scheduling problem in high level synthesis},
  author={Hwang, Cheng-Tsung and Lee, J-H and Hsu, Yu-Chin},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={10},
  number={4},
  pages={464--475},
  year={1991},
  publisher={IEEE}
}

@INPROCEEDINGS{ilp2, 
author={Lucke, L.E. and Parhi, K.K.}, 
booktitle={Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993}, 
title={Generalized ILP scheduling and allocation for high-level DSP synthesis}, 
year={1993}, 
month={May}, 
pages={5.4.1-5.4.4}, 
keywords={high level synthesis;dataflow graph;high-level DSP synthesis;integer linear programming formulation;processor allocation formulation;systematic unfolding;time assignment formulation;unfolded schedules;Delay effects;Digital signal processing;Feedback loop;Flow graphs;High level synthesis;Integer linear programming;Iterative algorithms;Processor scheduling;Signal processing;Signal processing algorithms}, 
doi={10.1109/CICC.1993.590480}
}

@inproceedings{ims,
  title={Iterative modulo scheduling: An algorithm for software pipelining loops},
  author={Rau, B Ramakrishna},
  booktitle={Proceedings of the 27th annual international symposium on Microarchitecture},
  pages={63--74},
  year={1994},
  organization={ACM}
}

@article{spark,
 author = {Gupta, Sumit and Gupta, Rajesh Kumar and Dutt, Nikil D. and Nicolau, Alexandru},
 title = {Coordinated Parallelizing Compiler Optimizations and High-level Synthesis},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {October 2004},
 volume = {9},
 number = {4},
 month = oct,
 year = {2004},
 issn = {1084-4309},
 pages = {441--470},
 numpages = {30},
 url = {http://doi.acm.org/10.1145/1027084.1027087},
 doi = {10.1145/1027084.1027087},
 acmid = {1027087},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Code motions, common subexpression elimination, dynamic CSE, embedded systems, high-level synthesis, parallelizing transformations, presynthesis},
} 

@inproceedings{dynamicLoopPipe,
  title={Runtime dependency analysis for loop pipelining in high-level synthesis},
  author={Alle, Mythri and Morvan, Antoine and Derrien, Steven},
  booktitle={Proceedings of the 50th Annual Design Automation Conference},
  pages={51},
  year={2013},
  organization={ACM}
}

@article{throughputPipe,
  title={Resource-Aware Throughput Optimization for High-Level Synthesis},
  author={Li, Peng and Zhang, Peng and Pouchet, Louis-No{\"e}l and Cong, Jason},
  year={2015}
}

@article{vivado,
  title={Vivado design suite},
  author={Feist, Tom},
  journal={White Paper},
  year={2012}
}

@book{c2silicon,
  title={Tlm-driven design and verification methodology},
  author={Bailey, Brian and Balarin, Felice and McNamara, Michael and Mosenson, Guy and Stellfox, Michael and Watanabe, Yosinori},
  year={2010},
  publisher={Lulu Enterprises}
}

@article{handelC,
  title={Handel-C Language Reference Manual},
  author={Bowen, Matthew},
  journal={Embedded Solutions Ltd},
  volume={2},
  year={1998}
}

@incollection{cynthesizer,
  title={High-level SystemC synthesis with forte's cynthesizer},
  author={Meredith, Michael},
  booktitle={High-Level Synthesis},
  pages={75--97},
  year={2008},
  publisher={Springer}
}

@book{impulseC,
  title={Practical fpga programming in c},
  author={Pellerin, David and Thibault, Scott},
  year={2005},
  publisher={Prentice Hall Press}
}

@incollection{catapultC,
  title={Catapult synthesis: a practical introduction to interactive C synthesis},
  author={Bollaert, Thomas},
  booktitle={High-Level Synthesis},
  pages={29--52},
  year={2008},
  publisher={Springer}
}

@inproceedings{galois,
 author = {Pingali, Keshav and Nguyen, Donald and Kulkarni, Milind and Burtscher, Martin and Hassaan, M. Amber and Kaleem, Rashid and Lee, Tsung-Hsien and Lenharth, Andrew and Manevich, Roman and M{\'e}ndez-Lojo, Mario and Prountzos, Dimitrios and Sui, Xin},
 title = {The Tao of Parallelism in Algorithms},
 booktitle = {Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '11},
 year = {2011},
 isbn = {978-1-4503-0663-8},
 location = {San Jose, California, USA},
 pages = {12--25},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/1993498.1993501},
 doi = {10.1145/1993498.1993501},
 acmid = {1993501},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {amorphous data-parallelism, galois system, irregular programs, operator formulation, tao-analysis},
}

@inproceedings{kiwi,
 author = {Singh, Satnam and Greaves, David J.},
 title = {Kiwi: Synthesis of FPGA Circuits from Parallel Programs},
 booktitle = {Proceedings of the 2008 16th International Symposium on Field-Programmable Custom Computing Machines},
 series = {FCCM '08},
 year = {2008},
 isbn = {978-0-7695-3307-0},
 pages = {3--12},
 numpages = {10},
 url = {http://dx.doi.org/10.1109/FCCM.2008.46},
 doi = {10.1109/FCCM.2008.46},
 acmid = {1489169},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {high level synthesis, parallel programming},
}

@INPROCEEDINGS{fcuda, 
author={Papakonstantinou, A. and Gururaj, K. and Stratton, J.A. and Deming Chen and Cong, J. and Hwu, W.-M.W.}, 
booktitle={Application Specific Processors, 2009. SASP '09. IEEE 7th Symposium on}, 
title={FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs}, 
year={2009}, 
month={July}, 
pages={35-42}, 
keywords={application program interfaces;field programmable gate arrays;multiprocessing systems;parallel architectures;CUDA kernel;FPGA programming;Moores law;application program interface;clock frequency;compute unified device architecture;computing industry;field programmable gate array;graphics processing unit;multicore system;multiprocessor system;parallel processing;performance per watt boosting;power dissipation;Clocks;Computer industry;Concurrent computing;Field programmable gate arrays;Frequency;Kernel;Moore's Law;Parallel processing;Power dissipation;Yarn}, 
doi={10.1109/SASP.2009.5226333}
}

@INPROCEEDINGS{alteraOpenCL, 
author={Czajkowski, T.S. and Aydonat, U. and Denisenko, D. and Freeman, J. and Kinsner, M. and Neto, D. and Wong, J. and Yiannacouras, P. and Singh, D.P.}, 
booktitle={Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on}, 
title={From opencl to high-performance hardware on FPGAS}, 
year={2012}, 
month={Aug}, 
pages={531-534}, 
keywords={field programmable gate arrays;logic design;peripheral interfaces;program compilers;Altera Complete Design Suite 12.0;FPGA;OpenCL compilation framework;OpenCL computing paradigm;PCIe interface;Verilog HDL;Windows based machine;high-performance hardware;Computational modeling;Computer architecture;Field programmable gate arrays;Hardware;Hardware design languages;Instruction sets;Kernel}, 
doi={10.1109/FPL.2012.6339272}
}


@inproceedings{openclTutorial,
 author = {Singh, Deshanand P. and Czajkowski, Tomasz S. and Ling, Andrew},
 title = {Harnessing the Power of FPGAs Using Altera's OpenCL Compiler},
 booktitle = {Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '13},
 year = {2013},
 isbn = {978-1-4503-1887-7},
 location = {Monterey, California, USA},
 pages = {5--6},
 numpages = {2},
 url = {http://doi.acm.org/10.1145/2435264.2435268},
 doi = {10.1145/2435264.2435268},
 acmid = {2435268},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGAs, OpenCL},
} 

@INPROCEEDINGS{openclFiltering, 
author={Chen, D. and Singh, D.}, 
booktitle={Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on}, 
title={Invited paper: Using OpenCL to evaluate the efficiency of CPUS, GPUS and FPGAS for information filtering}, 
year={2012}, 
month={Aug}, 
pages={5-12}, 
keywords={computer centres;data structures;document handling;field programmable gate arrays;graphics processing units;hardware-software codesign;information filtering;logic design;open systems;parallel programming;CPU;CPU implementations;FPGA design flow;GPU;GPU implementations;HW-SW codesign;OPENCL;OpenCL;Stratix IV 530 FPGA;abstraction level;complete software ab- straction;computational fabric;cooling costs;data centers;data movement;document filtering algorithm;high level synthesis;information filtering;memory hierarchy;parallel language;portable methods;power costs;power ratios;software-centric approaches;Clocks;Field programmable gate arrays;Graphics processing unit;Instruction sets;Kernel;Parallel processing;Pipelines}, 
doi={10.1109/FPL.2012.6339171}
}

@article{openclReconstruction,
   title={Real-time 3D Reconstruction for FPGAs: A Case Study for Evaluating the Performance, Area, and Programmability Trade-offs of the Altera OpenCL SDK},
   author={Gautier, Quentin and Shearer, Alexandria and Matai, Janarbek and Richmond, Dustin and Meng, Pingfan and Kastner, Ryan},
   year={2014}
}

@INPROCEEDINGS{legupMT, 
author={Jongsok Choi and Brown, S. and Anderson, J.}, 
booktitle={Field-Programmable Technology (FPT), 2013 International Conference on}, 
title={From software threads to parallel hardware in high-level synthesis for FPGAs}, 
year={2013}, 
month={Dec}, 
pages={270-277}, 
keywords={field programmable gate arrays;high level synthesis;multi-threading;multiprocessing systems;parallel processing;pipeline processing;FPGA;HLS tool;OpenMP;Pthreads;area-delay product;automated synthesis;circuit wall-clock time;data parallelism;high-level hardware synthesis;high-level synthesis;mutex;mutual exclusion;parallel code segments;parallel hardware;parallel-operating hardware subcircuits;parallelization scenarios;pipelined hardware thread;software engineer;software parallelization paradigms;software threads;synchronization constructs;task-level parallelism;Field programmable gate arrays;Hardware;Instruction sets;Pipeline processing;Synchronization}, 
doi={10.1109/FPT.2013.6718365}
}

@article{fpgaForMasses,
 author = {Bacon, David F. and Rabbah, Rodric and Shukla, Sunil},
 title = {FPGA Programming for the Masses},
 journal = {Commun. ACM},
 issue_date = {April 2013},
 volume = {56},
 number = {4},
 month = apr,
 year = {2013},
 issn = {0001-0782},
 pages = {56--63},
 numpages = {8},
 url = {http://doi.acm.org.ezproxy.lib.utexas.edu/10.1145/2436256.2436271},
 doi = {10.1145/2436256.2436271},
 acmid = {2436271},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{graphGenCoRAM,
 author = {Nurvitadhi, Eriko and Weisz, Gabriel and Wang, Yu and Hurkat, Skand and Nguyen, Marie and Hoe, James C. and Martínez, José F. and Guestrin, Carlos},
 title = {GraphGen: An FPGA Framework for Vertex-Centric Graph Computation},
 booktitle = {Proceedings of the 2014 IEEE 22Nd International Symposium on Field-Programmable Custom Computing Machines},
 series = {FCCM '14},
 year = {2014},
 isbn = {978-1-4799-5111-6},
 pages = {25--28},
 numpages = {4},
 url = {http://dx.doi.org/10.1109/.13},
 doi = {10.1109/.13},
 acmid = {2650336},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Graph computation, design framework, case studies},
} 

@inproceedings{coram,
 author = {Chung, Eric S. and Hoe, James C. and Mai, Ken},
 title = {CoRAM: An In-fabric Memory Architecture for FPGA-based Computing},
 booktitle = {Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays},
 series = {FPGA '11},
 year = {2011},
 isbn = {978-1-4503-0554-9},
 location = {Monterey, CA, USA},
 pages = {97--106},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1950413.1950435},
 doi = {10.1145/1950413.1950435},
 acmid = {1950435},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {abstraction, fpga, memory, reconfigurable computing},
} 

@INPROCEEDINGS{gpuSSSP, 
author={Davidson, A. and Baxter, S. and Garland, M. and Owens, J.D.}, 
booktitle={Parallel and Distributed Processing Symposium, 2014 IEEE 28th International}, 
title={Work-Efficient Parallel GPU Methods for Single-Source Shortest Paths}, 
year={2014}, 
month={May}, 
pages={349-359}, 
keywords={graph theory;graphics processing units;parallel machines;resource allocation;GPU Bellman-Ford implementation;Near-Far method;bucketing;higher-level graph algorithms;modern massively-parallel machines;organizational overhead;parallel load-balanced graph traversal strategies;parallel workload;parallel-friendly methods;reorganizational schemes;serial methods;single-source shortest paths;work-efficient methods;work-efficient parallel GPU methods;work-saving methods;workfront sweep;Algorithm design and analysis;Arrays;Cities and towns;Graphics processing units;Instruction sets;Parallel processing;Roads;GPU computing;graph traversal;single-source shortest paths;sparse graphs}, 
doi={10.1109/IPDPS.2014.45}, 
ISSN={1530-2075}
}

@ARTICLE{hlsPastPresentFuture, 
author={Cong, J. and Bin Liu and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhiru Zhang}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={High-Level Synthesis for FPGAs: From Prototyping to Deployment}, 
year={2011}, 
month={April}, 
volume={30}, 
number={4}, 
pages={473-491}, 
keywords={field programmable gate arrays;network synthesis;system-on-chip;AutoESL AutoPilot HLS tool;C-to-FPGA synthesis solutions;SoC;Xilinx FPGA;commercial high-level synthesis systems;domain-specific system-level implementation platforms;field-programmable gate array designs;hand-coded design;improved design productivity;platform-based modeling;register transfer level;robust compilation technology;sphere decoder;system-on-chip design complexity;wide language coverage;Algorithm design and analysis;Field programmable gate arrays;Hardware;Optimization;Program processors;System-on-a-chip;Domain-specific design;field-programmable gate array (FPGA);high-level synthesis (HLS);quality of results (QoR)}, 
doi={10.1109/TCAD.2011.2110592}, 
ISSN={0278-0070}
}

@INPROCEEDINGS{hlsCrypto, 
author={Homsirikamol, E. and Gaj, K.}, 
booktitle={ReConFigurable Computing and FPGAs (ReConFig), 2014 International Conference on}, 
title={Can high-level synthesis compete against a hand-written code in the cryptographic domain? A case study}, 
year={2014}, 
month={Dec}, 
pages={1-8}, 
keywords={cryptography;high level synthesis;Xilinx Vivado HLS;advanced encryption standard;clock frequency;cryptographic algorithm;cryptographic domain;cryptographic module;hand-written code;hand-written register-transfer level;high-level synthesis;Clocks;Encryption;Field programmable gate arrays;Hardware;Hardware design languages;Software;AES;Advanced Encryption Standard;Cryptography;FPGA;High-level synthesis}, 
doi={10.1109/ReConFig.2014.7032504}
}

@INPROCEEDINGS{hlsMpeg, 
author={Janneck, J.W. and Miller, I.D. and Parlour, D.B. and Roquier, G. and Wipliez, M. and Raulet, M.}, 
booktitle={Signal Processing Systems, 2008. SiPS 2008. IEEE Workshop on}, 
title={Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study}, 
year={2008}, 
month={Oct}, 
pages={287-292}, 
keywords={data flow computing;decoding;field programmable gate arrays;hardware description languages;high level synthesis;program compilers;video coding;CAL actor language;FPGA;MPEG-4 simple profile decoder;RTL;code generator;dataflow program;hardware synthesis;library-based process;reconfigurable video coding;reference codecs;Buildings;Code standards;Computer aided software engineering;Computer architecture;Decoding;Hardware;Libraries;MPEG 4 Standard;Video codecs;Video coding;CAL;Dataflow;MPEG;Reconfigurable Video Coding;high-level synthesis}, 
doi={10.1109/SIPS.2008.4671777}, 
ISSN={1520-6130}
}

@ARTICLE{hlsProtoDev, 
author={Cong, J. and Bin Liu and Neuendorffer, S. and Noguera, J. and Vissers, K. and Zhiru Zhang}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={High-Level Synthesis for FPGAs: From Prototyping to Deployment}, 
year={2011}, 
month={April}, 
volume={30}, 
number={4}, 
pages={473-491}, 
keywords={field programmable gate arrays;network synthesis;system-on-chip;AutoESL AutoPilot HLS tool;C-to-FPGA synthesis solutions;SoC;Xilinx FPGA;commercial high-level synthesis systems;domain-specific system-level implementation platforms;field-programmable gate array designs;hand-coded design;improved design productivity;platform-based modeling;register transfer level;robust compilation technology;sphere decoder;system-on-chip design complexity;wide language coverage;Algorithm design and analysis;Field programmable gate arrays;Hardware;Optimization;Program processors;System-on-a-chip;Domain-specific design;field-programmable gate array (FPGA);high-level synthesis (HLS);quality of results (QoR)}, 
doi={10.1109/TCAD.2011.2110592}, 
ISSN={0278-0070}
}

@INPROCEEDINGS{vivadoSucks, 
author={Winterstein, F. and Bayliss, S. and Constantinides, G.A.}, 
booktitle={Field-Programmable Technology (FPT), 2013 International Conference on}, 
title={High-level synthesis of dynamic data structures: A case study using Vivado HLS}, 
year={2013}, 
month={Dec}, 
pages={362-365}, 
keywords={data structures;field programmable gate arrays;high level synthesis;learning (artificial intelligence);logic design;C-to-RTL flows;FPGA design cycle;RTL designs;Xilinx Vivado HLS;complex data-dependent control flow;compute-intensive machine learning technique;data-flow centric implementation;design entry;dynamic data structures;dynamic memory allocation;hand-crafted designs;high-level synthesis tool;pointer-based data structures;pointer-linked data structures;recursive tree traversal implementation;register transfer level languages;source code;source-to-source transformations;Algorithm design and analysis;Clustering algorithms;Data structures;Dynamic scheduling;Heuristic algorithms;Pipeline processing;Resource management}, 
doi={10.1109/FPT.2013.6718388}
}

@INPROCEEDINGS{openmp, 
author={Leow, Y.Y. and Ng, C.Y. and Wong, W.F.}, 
booktitle={Field Programmable Technology, 2006. FPT 2006. IEEE International Conference on}, 
title={Generating hardware from OpenMP programs}, 
year={2006}, 
month={Dec}, 
pages={73-80}, 
keywords={field programmable gate arrays;hardware description languages;high level languages;parallel programming;Handel-C;OpenMP;field programmable gate arrays;hardware description languages;hardware generation;high level languages;parallel programming;software programming languages;Collaborative software;Computer languages;Computer science;Field programmable gate arrays;Hardware design languages;Multicore processing;Parallel programming;Productivity;Software debugging;Yarn}, 
doi={10.1109/FPT.2006.270297}
}

@ARTICLE{hicuda, 
author={Han, T.D. and Abdelrahman, T.S.}, 
journal={Parallel and Distributed Systems, IEEE Transactions on}, 
title={hiCUDA: High-Level GPGPU Programming}, 
year={2011}, 
month={Jan}, 
volume={22}, 
number={1}, 
pages={78-90}, 
keywords={computer graphic equipment;coprocessors;program compilers;C-like interface;CUDA programming;compute unified device architecture;graphics processing units;high-level GPGPU programming;high-level directive-based language;prototype compiler;sequential code;Application software;Computer architecture;Computer graphics;Computer interfaces;Memory management;Packaging;Pipelines;Program processors;Programming profession;Prototypes;CUDA;GPGPU;data-parallel programming;directive-based language;source-to-source compiler.}, 
doi={10.1109/TPDS.2010.62}, 
ISSN={1045-9219}
}

@article{pycuda,
 author = {Kl\"{o}ckner, Andreas and Pinto, Nicolas and Lee, Yunsup and Catanzaro, Bryan and Ivanov, Paul and Fasih, Ahmed},
 title = {PyCUDA and PyOpenCL: A Scripting-based Approach to GPU Run-time Code Generation},
 journal = {Parallel Comput.},
 issue_date = {March, 2012},
 volume = {38},
 number = {3},
 month = mar,
 year = {2012},
 issn = {0167-8191},
 pages = {157--174},
 numpages = {18},
 url = {http://dx.doi.org/10.1016/j.parco.2011.09.001},
 doi = {10.1016/j.parco.2011.09.001},
 acmid = {2109321},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {Automated tuning, CUDA, Code generation, GPU, High-level languages, Many-core, Massive parallelism, OpenCL, Single-instruction multiple-data, Software engineering},
} 

@techreport{galoisAlgorithms,
  author = {Keshav Pingali and Milind Kulkarni and Donald Nguyen and Martin Burtscher
	and Mario Mendez-Lojo and Dimitrios Prountzos and Xin Sui and Zifei
	Zhong},
  title = {Amorphous Data-parallelism in Irregular Algorithms},
  institution = {The University of Texas at Austin},
  year = {2009},
  type = {regular tech report},
  number = {TR-09-05},
  tags = {galois},
  url = {ftp://ftp.cs.utexas.edu/pub/techreports/tr09-05.pdf}
}

@inproceedings{galoisPerf,
  author = {Donald Nguyen and Andrew Lenharth and Keshav Pingali},
  title = {A Lightweight Infrastructure for Graph Analytics},
  booktitle = {Proceedings of ACM Symposium on Operating Systems Principles},
  series = {SOSP '13},
  year = {2013},
  tags = {galois},
  isbn = {978-1-4503-2388-8},
  location = {Farminton, Pennsylvania},
  pages = {456--471},
  numpages = {16},
  doi = {10.1145/2517349.2522739},
  acmid = {2522739},
  url = {http://iss.ices.utexas.edu/Publications/Papers/nguyen13.pdf}
}

@article{deltaStepping,
 author = {Meyer, U. and Sanders, P.},
 title = {\&\#x0394;-stepping: A Parallelizable Shortest Path Algorithm},
 journal = {J. Algorithms},
 issue_date = {1 October 2003},
 volume = {49},
 number = {1},
 month = oct,
 year = {2003},
 issn = {0196-6774},
 pages = {114--152},
 numpages = {39},
 url = {http://dx.doi.org/10.1016/S0196-6774(03)00076-2},
 doi = {10.1016/S0196-6774(03)00076-2},
 acmid = {958940},
 publisher = {Academic Press, Inc.},
 address = {Duluth, MN, USA},
} 

@article{bellmanford,
  title={Network Flow Theory.},
  author={Ford, LR},
  year={1956},
  publisher={RAND Corporation}
}

@article{dijkstra,
  title={A generalization of Dijkstra's algorithm},
  author={Knuth, Donald E},
  journal={Information Processing Letters},
  volume={6},
  number={1},
  pages={1--5},
  year={1977},
  publisher={Elsevier}
}

@INPROCEEDINGS{graphgen, 
author={Nurvitadhi, Eriko and Weisz, Gabriel and Wang, Yu and Hurkat, Skand and Nguyen, Marie and Hoe, James C. and Martinez, Jose F. and Guestrin, Carlos}, 
booktitle={Field-Programmable Custom Computing Machines (FCCM), 2014 IEEE 22nd Annual International Symposium on}, 
title={GraphGen: An FPGA Framework for Vertex-Centric Graph Computation}, 
year={2014}, 
month={May}, 
pages={25-28}, 
keywords={Data structures;Field programmable gate arrays;Handwriting recognition;Hardware;Random access memory;Software;Graph computation;case studies;design framework}, 
doi={10.1109/FCCM.2014.15}
}

@inproceedings{ligra,
 author = {Shun, Julian and Blelloch, Guy E.},
 title = {Ligra: A Lightweight Graph Processing Framework for Shared Memory},
 booktitle = {Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP '13},
 year = {2013},
 isbn = {978-1-4503-1922-5},
 location = {Shenzhen, China},
 pages = {135--146},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2442516.2442530},
 doi = {10.1145/2442516.2442530},
 acmid = {2442530},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {graph algorithms, parallel programming, shared memory},
}

@inproceedings{powergraph,
 author = {Gonzalez, Joseph E. and Low, Yucheng and Gu, Haijie and Bickson, Danny and Guestrin, Carlos},
 title = {PowerGraph: Distributed Graph-parallel Computation on Natural Graphs},
 booktitle = {Proceedings of the 10th USENIX Conference on Operating Systems Design and Implementation},
 series = {OSDI'12},
 year = {2012},
 isbn = {978-1-931971-96-6},
 location = {Hollywood, CA, USA},
 pages = {17--30},
 numpages = {14},
 url = {http://dl.acm.org/citation.cfm?id=2387880.2387883},
 acmid = {2387883},
 publisher = {USENIX Association},
 address = {Berkeley, CA, USA},
} 

@article{graphlab,
  author    = {Yucheng Low and
               Joseph E. Gonzalez and
               Aapo Kyrola and
               Danny Bickson and
               Carlos Guestrin and
               Joseph M. Hellerstein},
  title     = {GraphLab: {A} New Framework For Parallel Machine Learning},
  journal   = {CoRR},
  volume    = {abs/1408.2041},
  year      = {2014},
  url       = {http://arxiv.org/abs/1408.2041},
  timestamp = {Fri, 12 Sep 2014 12:44:21 +0200},
  biburl    = {http://dblp.uni-trier.de/rec/bib/journals/corr/LowGKBGH14},
  bibsource = {dblp computer science bibliography, http://dblp.org}
}

@article{thinkLikeVertex,
  title={From think like a vertex to think like a graph},
  author={Tian, Yuanyuan and Balmin, Andrey and Corsten, Severin Andreas and Tatikonda, Shirish and McPherson, John},
  journal={Proceedings of the VLDB Endowment},
  volume={7},
  number={3},
  pages={193--204},
  year={2013}
}

@inproceedings{tmEasy,
 author = {Rossbach, Christopher J. and Hofmann, Owen S. and Witchel, Emmett},
 title = {Is Transactional Programming Actually Easier?},
 booktitle = {Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP '10},
 year = {2010},
 isbn = {978-1-60558-877-3},
 location = {Bangalore, India},
 pages = {47--56},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1693453.1693462},
 doi = {10.1145/1693453.1693462},
 acmid = {1693462},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {optimistic concurrency, synchronization, transactional memory},
} 

@INPROCEEDINGS{llvm, 
author={Lattner, C. and Adve, V.}, 
booktitle={Code Generation and Optimization, 2004. CGO 2004. International Symposium on}, 
title={LLVM: a compilation framework for lifelong program analysis transformation}, 
year={2004}, 
month={March}, 
pages={75-86}, 
keywords={C language;exception handling;optimising compilers;program diagnostics;virtual machines;code representation;compiler framework;compiler performance;compiler transformations;exception handling;language-independent type-system;low level virtual machine;program analysis;program transformation;static single assignment form;typed address arithmetic;Algorithm design and analysis;Application software;Arithmetic;High level languages;Information analysis;Performance analysis;Program processors;Runtime;Software safety;Virtual machining}, 
doi={10.1109/CGO.2004.1281665}
}

@techreport{opencpi,
  title={Open Component Portability Infrastructure (OPENCPI)},
  author={Kulp, James and Siegel, Shepard and Miller, John},
  year={2013},
  institution={DTIC Document}
}

@INPROCEEDINGS{bluespec, 
author={Nikhil, Rishiyur}, 
booktitle={Formal Methods and Models for Co-Design, 2004. MEMOCODE '04. Proceedings. Second ACM and IEEE International Conference on}, 
title={Bluespec System Verilog: efficient, correct RTL from high level specifications}, 
year={2004}, 
month={June}, 
pages={69-70}, 
keywords={application specific integrated circuits;field programmable gate arrays;formal specification;hardware description languages;high level synthesis;integrated circuit design;logic CAD;ASIC design;Bluespec System Verilog;FPGA design;RTL;high level specifications;high-level synthesis;Application specific integrated circuits;Atomic measurements;Field programmable gate arrays;Flow graphs;Hardware;High level synthesis;Logic design;Predictive models;Productivity;Scheduling}, 
doi={10.1109/MEMCOD.2004.1459818}
}

@inproceedings{bluespecMultiCycleRules,
  title={Synthesis from multi-cycle atomic actions as a solution to the timing closure problem},
  author={Karczmarek, Michal and others},
  booktitle={Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design},
  pages={24--31},
  year={2008},
  organization={IEEE Press}
}

@INPROCEEDINGS{gpuWorklist, 
author={Ji Yun Kim and Batten, C.}, 
booktitle={Microarchitecture (MICRO), 2014 47th Annual IEEE/ACM International Symposium on}, 
title={Accelerating Irregular Algorithms on GPGPUs Using Fine-Grain Hardware Worklists}, 
year={2014}, 
month={Dec}, 
pages={75-87}, 
keywords={application program interfaces;benchmark testing;graphics processing units;multiprocessing systems;resource allocation;virtualisation;LonestarGPU benchmark suite;baseline GPGPU;cycle-level simulator;data-driven implementations;fine-grain hardware worklists;general-purpose graphics-processing units;hardware worklist;irregular algorithm acceleration;irregular algorithm implementation;load balancing improvement;marginal area overhead;memory contention;memory-access irregularity;shared worklist software API;virtualization mechanism;work redistribution schemes;work spilling;Benchmark testing;Hardware;Heuristic algorithms;Instruction sets;Kernel;Load management;Optimization},
doi={10.1109/MICRO.2014.24}, 
ISSN={1072-4451}
}

@inproceedings{carbon,
 author = {Kumar, Sanjeev and Hughes, Christopher J. and Nguyen, Anthony},
 title = {Carbon: Architectural Support for Fine-grained Parallelism on Chip Multiprocessors},
 booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
 series = {ISCA '07},
 year = {2007},
 isbn = {978-1-59593-706-3},
 location = {San Diego, California, USA},
 pages = {162--173},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1250662.1250683},
 doi = {10.1145/1250662.1250683},
 acmid = {1250683},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {CMP, architectural support, loop and task parallelism},
} 

@inproceedings{galoisGPU,
  author = {Martin Burtscher and Rupesh Nasre and Keshav Pingali},
  booktitle = {IEEE International Symposium on Workload Characterization (IISWC) },
  title = {A quantitative study of irregular programs on {GPUs}},
  year = {2012},
  pages = {141--151},
  doi = {10.1109/IISWC.2012.6402918},
  tags = {galois},
  url = {http://iss.ices.utexas.edu/Publications/Papers/burtscher12.pdf}
}

@inproceedings{datavstopGPU,
  author = {Nasre, Rupesh and Burtscher, Martin and Pingali, Keshav},
  booktitle = {IEEE 27th International Parallel and Distributed Processing Symposium (IPDPS) },
  title = {Data-Driven Versus Topology-driven Irregular Computations on {GPUs}},
  year = {2013},
  pages = {463-474},
  keywords = {data structures;graphics processing units;parallel processing;topology;GPU threads;complex main data structures;data-driven irregular computation;directed graph;iterated application;multicore implementations;topology-driven irregular computation;undirected graph;Algorithm design and analysis;Graphics processing units;Indexes;Instruction sets;Kernel;Optimization;Synchronization;GPGPU;algorithmic properties;data-driven;irregular algorithms;topology-driven},
  doi = {10.1109/IPDPS.2013.28},
  tags = {galois},
  url = {http://iss.ices.utexas.edu/Publications/Papers/nasre13-ipdps.pdf},
  issn = {1530-2075}
}

@inproceedings{galoisOrdering,
  author = {Hassaan, Muhammad Amber and Burtscher, Martin and Pingali, Keshav},
  title = {Ordered vs unordered: a comparison of parallelism and work-efficiency
  in irregular algorithms},
  booktitle = {Proceedings of the 16th ACM symposium on Principles and practice
  of parallel programming},
  year = {2011},
  series = {PPoPP '11},
  pages = {3--12},
  address = {New York, NY, USA},
  publisher = {ACM},
  acmid = {1941557},
  doi = {http://doi.acm.org/10.1145/1941553.1941557},
  isbn = {978-1-4503-0119-0},
  keywords = {amorphous data-parallelism, discrete-event simulation, galois system,
  minimal spanning tree, multicore processors, parallel breadth first
  search, single-source shortest path},
  location = {San Antonio, TX, USA},
  numpages = {10},
  tags = {galois},
  url = {http://iss.ices.utexas.edu/Publications/Papers/ppopp016s-hassaan.pdf}
}

@inproceedings{galoisVsVertex,
  author = {Donald Nguyen and Andrew Lenharth and Keshav Pingali},
  title = {A Lightweight Infrastructure for Graph Analytics},
  booktitle = {Proceedings of ACM Symposium on Operating Systems Principles},
  series = {SOSP '13},
  year = {2013},
  tags = {galois},
  isbn = {978-1-4503-2388-8},
  location = {Farminton, Pennsylvania},
  pages = {456--471},
  numpages = {16},
  doi = {10.1145/2517349.2522739},
  acmid = {2522739},
  url = {http://iss.ices.utexas.edu/Publications/Papers/nguyen13.pdf}
}

@incollection{openmpScheduling,
  title={Evaluation of OpenMP task scheduling strategies},
  author={Duran, Alejandro and Corbal{\'a}n, Julita and Ayguad{\'e}, Eduard},
  booktitle={OpenMP in a new era of parallelism},
  pages={100--110},
  year={2008},
  publisher={Springer}
}

@inproceedings{cuda,
  title={NVIDIA CUDA software and GPU parallel computing architecture},
  author={Kirk, David and others},
  booktitle={ISMM},
  volume={7},
  pages={103--104},
  year={2007}
}

@article{opencl,
  title={OpenCL: A parallel programming standard for heterogeneous computing systems},
  author={Stone, John E and Gohara, David and Shi, Guochun},
  journal={Computing in science \& engineering},
  volume={12},
  number={1-3},
  pages={66--73},
  year={2010},
  publisher={Institute of Electrical and Electronics Engineers, Inc.,| y USA United States}
}

@misc{galoisWebsite,
  title = {Galois - ISS Group},
  howpublished = {\url{http://iss.ices.utexas.edu/?p=projects/galois}},
  note = {Accessed: 2015-04-12}
}

@article{isonet,
  title={Isonet: Hardware-based job queue management for many-core architectures},
  author={Lee, Junghee and Nicopoulos, Chrysostomos and Lee, Hyung Gyu and Panth, Shreepad and Lim, Sung Kyu and Kim, Jongman},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={21},
  number={6},
  pages={1080--1093},
  year={2013},
  publisher={IEEE}
}

@inproceedings{adm,
  title={Flexible architectural support for fine-grain scheduling},
  author={Sanchez, Daniel and Yoo, Richard M and Kozyrakis, Christos},
  booktitle={ACM Sigplan Notices},
  volume={45},
  number={3},
  pages={311--322},
  year={2010},
  organization={ACM}
}

@book{cilk,
  title={Cilk: An efficient multithreaded runtime system},
  author={Blumofe, Robert D and Joerg, Christopher F and Kuszmaul, Bradley C and Leiserson, Charles E and Randall, Keith H and Zhou, Yuli},
  volume={30},
  number={8},
  year={1995},
  publisher={ACM}
}


@article{rigel,
  title={Rigel: A 1,024-core single-chip accelerator architecture},
  author={Johnson, Daniel R and Johnson, Matthew R and Kelm, John H and Tuohy, William and Lumetta, Steven S and Patel, Sanjay J},
  journal={IEEE Micro},
  volume={31},
  number={4},
  pages={30--41},
  year={2011},
  publisher={Institute of Electrical and Electronics Engineers, Inc., 345 E. 47 th St. NY NY 10017-2394 United States}
}

@inproceedings{tera,
  title={The Tera computer system},
  author={Alverson, Robert and Callahan, David and Cummings, Daniel and Koblenz, Brian and Porterfield, Allan and Smith, Burton},
  booktitle={ACM SIGARCH Computer Architecture News},
  volume={18},
  number={3b},
  pages={1--6},
  year={1990},
  organization={ACM}
}

@article{barneshut,
  title={A hierarchical O (N log N) force-calculation algorithm},
  author={Barnes, Josh and Hut, Piet},
  year={1986},
  publisher={Nature Publishing Group}
}

@book{datamining,
  title={Introduction to data mining},
  author={Tan, Pang-Ning and Steinbach, Michael and Kumar, Vipin and others},
  volume={1},
  year={2006},
  publisher={Pearson Addison Wesley Boston}
}

@inproceedings{communityDiscovery,
  title={Focused community discovery},
  author={Hildrum, Kirsten and Yu, Philip S},
  booktitle={Data Mining, Fifth IEEE International Conference on},
  pages={4--pp},
  year={2005},
  organization={IEEE}
}

@article{dmr,
  title={Parallel Delaunay refinement: Algorithms and analyses},
  author={Spielman, Dan A and Teng, Shang-Hua and Ungor, Alper},
  journal={arXiv preprint cs/0207063},
  year={2002}
}

@book{cormen,
  title={Introduction to algorithms},
  author={Cormen, Thomas H and Leiserson, Charles E and Rivest, Ronald L and Stein, Clifford and others},
  volume={2},
  year={2001},
  publisher={MIT press Cambridge}
}

@article{routerQoS,
  title={Internet QoS: a big picture},
  author={Xiao, Xipeng and Ni, Lionel M},
  journal={Network, IEEE},
  volume={13},
  number={2},
  pages={8--18},
  year={1999},
  publisher={IEEE}
}

@INPROCEEDINGS{router1tbps, 
author={Yamada, M. and Yazaki, T. and Matsuyama, N. and Hayashi, T.}, 
booktitle={Communications Workshops, 2009. ICC Workshops 2009. IEEE International Conference on}, 
title={Power Efficient Approach and Performance Control for Routers}, 
year={2009}, 
month={June}, 
pages={1-5}, 
keywords={application specific integrated circuits;field programmable gate arrays;frequency control;global warming;integrated circuit design;power control;telecommunication control;telecommunication network routing;telecommunication traffic;time-varying systems;ASIC;FPGA;SerDes;dynamic performance control;frequency switching control;global warming;high-speed interface;high-speed memory;network traffic;power consumption;power control;power cutting technology;power-efficient next-generation router design approach;power-saving router design;scalable central architecture;static performance control;traffic monitoring technology;traffic prediction technology;Centralized control;Energy consumption;Field programmable gate arrays;Frequency;IP networks;Internet;Laboratories;Research and development;Telecommunication traffic;Throughput}, 
doi={10.1109/ICCW.2009.5208039}
}

@inproceedings{starT,
 author = {Papadopoulos, G. M. and Boughton, G. A. and Greiner, R. and Beckerle, M. J.},
 title = {*T: Integrated Building Blocks for Parallel Computing},
 booktitle = {Proceedings of the 1993 ACM/IEEE Conference on Supercomputing},
 series = {Supercomputing '93},
 year = {1993},
 isbn = {0-8186-4340-4},
 location = {Portland, Oregon, USA},
 pages = {624--635},
 numpages = {12},
 url = {http://doi.acm.org.ezproxy.lib.utexas.edu/10.1145/169627.169811},
 doi = {10.1145/169627.169811},
 acmid = {169811},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@incollection{starTNG,
  title={StarT-NG: Delivering seamless parallel computing},
  author={Chiou, Derek and Ang, Boon S and Greiner, Robert and Hoe, James C and Beckerle, Michael J and Hicks, James E and Boughton, Andy and others},
  booktitle={EURO-PAR'95 Parallel Processing},
  pages={101--116},
  year={1995},
  publisher={Springer}
}

@inproceedings{starTV,
  title={Message passing support on StarT-Voyager},
  author={Ang, Boon S and Chiou, Derek and Rudolph, Larry and others},
  booktitle={High Performance Computing, 1998. HIPC'98. 5th International Conference On},
  pages={228--237},
  year={1998},
  organization={IEEE}
}
