Protel Design System Design Rule Check
PCB File : D:\Dientu\Hardware\Altium\NhanVe\HighPowerMechaduino\highpower.PcbDoc
Date     : 4/9/2020
Time     : 8:03:18 AM

ERROR : More than 500 violations detected, DRC was stopped

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: GND_L02_P001 In net GND On Bottom Layer
   Polygon named: NONET_L02_P000 On Bottom Layer
   Polygon named: GND_L01_P002 In net GND On Top Layer

WARNING: 1 Net Tie failed verification
   SOIC Component Step1-DRV8432 (68.035mm,72.136mm) on Bottom Layer, SOIC Component Step1-DRV8432 (68.035mm,72.136mm) on Bottom Layer, has isolated copper

Processing Rule : Clearance Constraint (Gap=0.127mm) (IsStitchingVia and InNet('GND')),((IsVia and (Not IsStitchingVia)) Or IsPad)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.508mm) (InNamedPolygon('NONET_L02_P001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.508mm) (InNamedPolygon('NONET_L01_P002')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L01_P002) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P000) on Bottom Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P001) on Bottom Layer 
Rule Violations :3

Processing Rule : Width Constraint (Min=0.203mm) (Max=3mm) (Preferred=1mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Arc (30.353mm,43.815mm) on Top Overlay And Pad RJ1-HM2(30.353mm,43.815mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (61.849mm,50.216mm) on Top Overlay And Pad C32-1(61.874mm,47.65mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.382mm,111.184mm) on Top Overlay And Pad C19-1(75.382mm,113.978mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (75.382mm,111.184mm) on Top Overlay And Pad C19-2(75.382mm,108.39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (74.732mm,107.559mm) (76.057mm,112.184mm) on Top Overlay And Pad C19-2(75.382mm,108.39mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad AS1-2(62.484mm,92.329mm) on Multi-Layer And Track (47.752mm,91.059mm)(66.802mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad AS1-3(59.944mm,92.329mm) on Multi-Layer And Track (47.752mm,91.059mm)(66.802mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad AS1-4(57.404mm,92.329mm) on Multi-Layer And Track (47.752mm,91.059mm)(66.802mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad AS1-5(54.864mm,92.329mm) on Multi-Layer And Track (47.752mm,91.059mm)(66.802mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad AS1-6(52.324mm,92.329mm) on Multi-Layer And Track (47.752mm,91.059mm)(66.802mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad AS1-7(49.784mm,92.329mm) on Multi-Layer And Track (47.752mm,91.059mm)(66.802mm,91.059mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad AS1-C(65.024mm,99.949mm) on Multi-Layer And Track (66.929mm,108.585mm)(66.929mm,96.901mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C10-2(23.368mm,98.044mm) on Top Layer And Track (22.606mm,97.282mm)(22.606mm,98.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(23.368mm,98.044mm) on Top Layer And Track (22.606mm,97.282mm)(25.908mm,97.282mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(23.368mm,98.044mm) on Top Layer And Track (22.606mm,98.806mm)(25.908mm,98.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C10-2(23.368mm,98.044mm) on Top Layer And Track (24.207mm,97.644mm)(24.307mm,97.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C10-2(23.368mm,98.044mm) on Top Layer And Track (24.207mm,98.444mm)(24.307mm,98.444mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-1(33.909mm,91.567mm) on Top Layer And Track (33.147mm,89.027mm)(33.147mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C11-1(33.909mm,91.567mm) on Top Layer And Track (33.147mm,92.329mm)(34.671mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C11-1(33.909mm,91.567mm) on Top Layer And Track (33.509mm,90.628mm)(33.509mm,90.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C11-1(33.909mm,91.567mm) on Top Layer And Track (34.309mm,90.628mm)(34.309mm,90.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-1(33.909mm,91.567mm) on Top Layer And Track (34.671mm,89.027mm)(34.671mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-2(33.909mm,89.789mm) on Top Layer And Track (33.147mm,89.027mm)(33.147mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C11-2(33.909mm,89.789mm) on Top Layer And Track (33.147mm,89.027mm)(34.671mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C11-2(33.909mm,89.789mm) on Top Layer And Track (33.509mm,90.628mm)(33.509mm,90.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C11-2(33.909mm,89.789mm) on Top Layer And Track (34.309mm,90.628mm)(34.309mm,90.728mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-2(33.909mm,89.789mm) on Top Layer And Track (34.671mm,89.027mm)(34.671mm,92.329mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C15-2(35.941mm,110.363mm) on Top Layer And Track (33.401mm,109.601mm)(36.703mm,109.601mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C15-2(35.941mm,110.363mm) on Top Layer And Track (33.401mm,111.125mm)(36.703mm,111.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C15-2(35.941mm,110.363mm) on Top Layer And Track (35.002mm,109.963mm)(35.102mm,109.963mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C15-2(35.941mm,110.363mm) on Top Layer And Track (35.002mm,110.763mm)(35.102mm,110.763mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C15-2(35.941mm,110.363mm) on Top Layer And Track (36.703mm,109.601mm)(36.703mm,111.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C19-1(75.382mm,113.978mm) on Top Layer And Text "+" (75.707mm,113.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(75.382mm,113.978mm) on Top Layer And Track (72.082mm,114.534mm)(75.382mm,114.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(75.382mm,113.978mm) on Top Layer And Track (72.732mm,114.534mm)(75.382mm,114.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-1(75.382mm,113.978mm) on Top Layer And Track (75.382mm,114.534mm)(78.682mm,114.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C19-2(75.382mm,108.39mm) on Top Layer And Track (72.082mm,107.934mm)(75.382mm,107.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad C19-2(75.382mm,108.39mm) on Top Layer And Track (75.382mm,107.934mm)(78.682mm,107.934mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C20-2(82.804mm,63.627mm) on Top Layer And Track (82.042mm,62.865mm)(82.042mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C20-2(82.804mm,63.627mm) on Top Layer And Track (82.042mm,62.865mm)(85.344mm,62.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C20-2(82.804mm,63.627mm) on Top Layer And Track (82.042mm,64.389mm)(85.344mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C20-2(82.804mm,63.627mm) on Top Layer And Track (83.643mm,63.227mm)(83.743mm,63.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C20-2(82.804mm,63.627mm) on Top Layer And Track (83.643mm,64.027mm)(83.743mm,64.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-1(60.325mm,110.236mm) on Top Layer And Track (59.563mm,109.474mm)(59.563mm,110.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C2-1(60.325mm,110.236mm) on Top Layer And Track (59.563mm,109.474mm)(62.865mm,109.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C2-1(60.325mm,110.236mm) on Top Layer And Track (59.563mm,110.998mm)(62.865mm,110.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C2-1(60.325mm,110.236mm) on Top Layer And Track (61.164mm,109.836mm)(61.264mm,109.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C2-1(60.325mm,110.236mm) on Top Layer And Track (61.164mm,110.636mm)(61.264mm,110.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C21-1(94.869mm,67.31mm) on Top Layer And Track (92.329mm,66.548mm)(95.631mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C21-1(94.869mm,67.31mm) on Top Layer And Track (92.329mm,68.072mm)(95.631mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C21-1(94.869mm,67.31mm) on Top Layer And Track (93.93mm,66.91mm)(94.03mm,66.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C21-1(94.869mm,67.31mm) on Top Layer And Track (93.93mm,67.71mm)(94.03mm,67.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C21-1(94.869mm,67.31mm) on Top Layer And Track (95.631mm,66.548mm)(95.631mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C21-2(93.091mm,67.31mm) on Top Layer And Track (92.329mm,66.548mm)(92.329mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C21-2(93.091mm,67.31mm) on Top Layer And Track (92.329mm,66.548mm)(95.631mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C21-2(93.091mm,67.31mm) on Top Layer And Track (92.329mm,68.072mm)(95.631mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C21-2(93.091mm,67.31mm) on Top Layer And Track (93.93mm,66.91mm)(94.03mm,66.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C21-2(93.091mm,67.31mm) on Top Layer And Track (93.93mm,67.71mm)(94.03mm,67.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C2-2(62.103mm,110.236mm) on Top Layer And Track (59.563mm,109.474mm)(62.865mm,109.474mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C2-2(62.103mm,110.236mm) on Top Layer And Track (59.563mm,110.998mm)(62.865mm,110.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C2-2(62.103mm,110.236mm) on Top Layer And Track (61.164mm,109.836mm)(61.264mm,109.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C2-2(62.103mm,110.236mm) on Top Layer And Track (61.164mm,110.636mm)(61.264mm,110.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C2-2(62.103mm,110.236mm) on Top Layer And Track (62.865mm,109.474mm)(62.865mm,110.998mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C23-1(84.316mm,73.66mm) on Top Layer And Track (83.816mm,71.91mm)(83.816mm,72.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C23-1(84.316mm,73.66mm) on Top Layer And Track (83.816mm,74.66mm)(83.816mm,75.41mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C23-2(89.916mm,73.66mm) on Top Layer And Track (90.416mm,70.36mm)(90.416mm,72.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad C23-2(89.916mm,73.66mm) on Top Layer And Track (90.416mm,74.66mm)(90.416mm,76.96mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C24-2(90.17mm,58.293mm) on Top Layer And Track (89.408mm,57.531mm)(89.408mm,59.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C24-2(90.17mm,58.293mm) on Top Layer And Track (89.408mm,57.531mm)(92.71mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C24-2(90.17mm,58.293mm) on Top Layer And Track (89.408mm,59.055mm)(92.71mm,59.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C24-2(90.17mm,58.293mm) on Top Layer And Track (91.009mm,57.893mm)(91.109mm,57.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C24-2(90.17mm,58.293mm) on Top Layer And Track (91.009mm,58.693mm)(91.109mm,58.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C25-2(86.233mm,103.759mm) on Top Layer And Track (83.693mm,102.997mm)(86.995mm,102.997mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C25-2(86.233mm,103.759mm) on Top Layer And Track (83.693mm,104.521mm)(86.995mm,104.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C25-2(86.233mm,103.759mm) on Top Layer And Track (85.294mm,103.359mm)(85.394mm,103.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C25-2(86.233mm,103.759mm) on Top Layer And Track (85.294mm,104.159mm)(85.394mm,104.159mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C25-2(86.233mm,103.759mm) on Top Layer And Track (86.995mm,102.997mm)(86.995mm,104.521mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-1(80.27mm,110.334mm) on Top Layer And Track (79.508mm,109.572mm)(79.508mm,112.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C26-1(80.27mm,110.334mm) on Top Layer And Track (79.508mm,109.572mm)(81.032mm,109.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C26-1(80.27mm,110.334mm) on Top Layer And Track (79.87mm,111.173mm)(79.87mm,111.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C26-1(80.27mm,110.334mm) on Top Layer And Track (80.67mm,111.173mm)(80.67mm,111.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-1(80.27mm,110.334mm) on Top Layer And Track (81.032mm,109.572mm)(81.032mm,112.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-2(80.27mm,112.112mm) on Top Layer And Track (79.508mm,109.572mm)(79.508mm,112.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C26-2(80.27mm,112.112mm) on Top Layer And Track (79.508mm,112.874mm)(81.032mm,112.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C26-2(80.27mm,112.112mm) on Top Layer And Track (79.87mm,111.173mm)(79.87mm,111.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C26-2(80.27mm,112.112mm) on Top Layer And Track (80.67mm,111.173mm)(80.67mm,111.273mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-2(80.27mm,112.112mm) on Top Layer And Track (81.032mm,109.572mm)(81.032mm,112.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C32-1(61.874mm,47.65mm) on Multi-Layer And Track (61.773mm,48.793mm)(61.773mm,49.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C32-1(61.874mm,47.65mm) on Multi-Layer And Track (61.773mm,48.793mm)(61.773mm,49.555mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C43-1(50.8mm,57.531mm) on Bottom Layer And Track (50.038mm,56.769mm)(50.038mm,60.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C43-1(50.8mm,57.531mm) on Bottom Layer And Track (50.038mm,56.769mm)(51.562mm,56.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C43-1(50.8mm,57.531mm) on Bottom Layer And Track (50.4mm,58.37mm)(50.4mm,58.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C43-1(50.8mm,57.531mm) on Bottom Layer And Track (51.2mm,58.37mm)(51.2mm,58.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C43-1(50.8mm,57.531mm) on Bottom Layer And Track (51.562mm,56.769mm)(51.562mm,60.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C43-2(50.8mm,59.309mm) on Bottom Layer And Track (50.038mm,56.769mm)(50.038mm,60.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C43-2(50.8mm,59.309mm) on Bottom Layer And Track (50.038mm,60.071mm)(51.562mm,60.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C43-2(50.8mm,59.309mm) on Bottom Layer And Track (50.4mm,58.37mm)(50.4mm,58.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C43-2(50.8mm,59.309mm) on Bottom Layer And Track (51.2mm,58.37mm)(51.2mm,58.47mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C43-2(50.8mm,59.309mm) on Bottom Layer And Track (51.562mm,56.769mm)(51.562mm,60.071mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C7-1(25.146mm,99.695mm) on Top Layer And Track (22.606mm,100.457mm)(25.908mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C7-1(25.146mm,99.695mm) on Top Layer And Track (22.606mm,98.933mm)(25.908mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C7-1(25.146mm,99.695mm) on Top Layer And Track (24.207mm,100.095mm)(24.307mm,100.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C7-1(25.146mm,99.695mm) on Top Layer And Track (24.207mm,99.295mm)(24.307mm,99.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C7-1(25.146mm,99.695mm) on Top Layer And Track (25.908mm,98.933mm)(25.908mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C7-2(23.368mm,99.695mm) on Top Layer And Track (22.606mm,100.457mm)(25.908mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C7-2(23.368mm,99.695mm) on Top Layer And Track (22.606mm,98.933mm)(22.606mm,100.457mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C7-2(23.368mm,99.695mm) on Top Layer And Track (22.606mm,98.933mm)(25.908mm,98.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C7-2(23.368mm,99.695mm) on Top Layer And Track (24.207mm,100.095mm)(24.307mm,100.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C7-2(23.368mm,99.695mm) on Top Layer And Track (24.207mm,99.295mm)(24.307mm,99.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C8-1(23.368mm,101.6mm) on Top Layer And Track (22.606mm,100.838mm)(22.606mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C8-1(23.368mm,101.6mm) on Top Layer And Track (22.606mm,100.838mm)(25.908mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C8-1(23.368mm,101.6mm) on Top Layer And Track (22.606mm,102.362mm)(25.908mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C8-1(23.368mm,101.6mm) on Top Layer And Track (24.207mm,101.2mm)(24.307mm,101.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C8-1(23.368mm,101.6mm) on Top Layer And Track (24.207mm,102mm)(24.307mm,102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C8-2(25.146mm,101.6mm) on Top Layer And Track (22.606mm,100.838mm)(25.908mm,100.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C8-2(25.146mm,101.6mm) on Top Layer And Track (22.606mm,102.362mm)(25.908mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C8-2(25.146mm,101.6mm) on Top Layer And Track (24.207mm,101.2mm)(24.307mm,101.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C8-2(25.146mm,101.6mm) on Top Layer And Track (24.207mm,102mm)(24.307mm,102mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C8-2(25.146mm,101.6mm) on Top Layer And Track (25.908mm,100.838mm)(25.908mm,102.362mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C9-1(23.368mm,103.251mm) on Top Layer And Track (22.606mm,102.489mm)(22.606mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-1(23.368mm,103.251mm) on Top Layer And Track (22.606mm,102.489mm)(25.908mm,102.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-1(23.368mm,103.251mm) on Top Layer And Track (22.606mm,104.013mm)(25.908mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C9-1(23.368mm,103.251mm) on Top Layer And Track (24.207mm,102.851mm)(24.307mm,102.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C9-1(23.368mm,103.251mm) on Top Layer And Track (24.207mm,103.651mm)(24.307mm,103.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-2(25.146mm,103.251mm) on Top Layer And Track (22.606mm,102.489mm)(25.908mm,102.489mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C9-2(25.146mm,103.251mm) on Top Layer And Track (22.606mm,104.013mm)(25.908mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad C9-2(25.146mm,103.251mm) on Top Layer And Track (24.207mm,102.851mm)(24.307mm,102.851mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C9-2(25.146mm,103.251mm) on Top Layer And Track (24.207mm,103.651mm)(24.307mm,103.651mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad C9-2(25.146mm,103.251mm) on Top Layer And Track (25.908mm,102.489mm)(25.908mm,104.013mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Hole1-1(20.574mm,76.962mm) on Multi-Layer And Text "Stp" (21.463mm,68.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(65.659mm,139.573mm) on Top Layer And Track (65.659mm,138.684mm)(65.659mm,138.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(65.659mm,139.573mm) on Top Layer And Track (65.659mm,138.684mm)(67.945mm,138.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad LED2-2(65.659mm,139.573mm) on Top Layer And Track (65.659mm,140.335mm)(65.659mm,140.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad LED2-2(65.659mm,139.573mm) on Top Layer And Track (65.659mm,140.462mm)(67.945mm,140.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R10-1(20.066mm,56.642mm) on Top Layer And Track (17.526mm,55.88mm)(20.574mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R10-1(20.066mm,56.642mm) on Top Layer And Track (18.542mm,57.404mm)(20.574mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R10-1(20.066mm,56.642mm) on Top Layer And Track (18.669mm,56.134mm)(19.431mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R10-1(20.066mm,56.642mm) on Top Layer And Track (18.669mm,57.15mm)(19.431mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R10-1(20.066mm,56.642mm) on Top Layer And Track (19.431mm,56.134mm)(19.431mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R10-1(20.066mm,56.642mm) on Top Layer And Track (20.574mm,55.88mm)(20.574mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (17.526mm,55.88mm)(17.526mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (17.526mm,55.88mm)(20.574mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (17.526mm,57.404mm)(18.542mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (18.542mm,57.404mm)(20.574mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (18.669mm,56.134mm)(18.669mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (18.669mm,56.134mm)(19.431mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R10-2(18.034mm,56.642mm) on Top Layer And Track (18.669mm,57.15mm)(19.431mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R1-1(62.484mm,89.916mm) on Top Layer And Track (61.722mm,88.392mm)(61.722mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R1-1(62.484mm,89.916mm) on Top Layer And Track (61.722mm,90.424mm)(63.246mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R1-1(62.484mm,89.916mm) on Top Layer And Track (61.976mm,88.519mm)(61.976mm,89.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R1-1(62.484mm,89.916mm) on Top Layer And Track (61.976mm,89.281mm)(62.992mm,89.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R1-1(62.484mm,89.916mm) on Top Layer And Track (62.992mm,88.519mm)(62.992mm,89.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R1-1(62.484mm,89.916mm) on Top Layer And Track (63.246mm,87.376mm)(63.246mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (61.722mm,87.376mm)(61.722mm,88.392mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (61.722mm,87.376mm)(63.246mm,87.376mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (61.722mm,88.392mm)(61.722mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (61.976mm,88.519mm)(61.976mm,89.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (61.976mm,88.519mm)(62.992mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (62.992mm,88.519mm)(62.992mm,89.281mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R1-2(62.484mm,87.884mm) on Top Layer And Track (63.246mm,87.376mm)(63.246mm,90.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R12-1(28.321mm,56.642mm) on Top Layer And Track (27.813mm,55.88mm)(27.813mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R12-1(28.321mm,56.642mm) on Top Layer And Track (27.813mm,55.88mm)(29.845mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R12-1(28.321mm,56.642mm) on Top Layer And Track (27.813mm,57.404mm)(30.861mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R12-1(28.321mm,56.642mm) on Top Layer And Track (28.956mm,56.134mm)(28.956mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R12-1(28.321mm,56.642mm) on Top Layer And Track (28.956mm,56.134mm)(29.718mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R12-1(28.321mm,56.642mm) on Top Layer And Track (28.956mm,57.15mm)(29.718mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (27.813mm,55.88mm)(29.845mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (27.813mm,57.404mm)(30.861mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (28.956mm,56.134mm)(29.718mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (28.956mm,57.15mm)(29.718mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (29.718mm,56.134mm)(29.718mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (29.845mm,55.88mm)(30.861mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R12-2(30.353mm,56.642mm) on Top Layer And Track (30.861mm,55.88mm)(30.861mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (22.606mm,55.88mm)(24.638mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (22.606mm,57.404mm)(25.654mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (23.749mm,56.134mm)(24.511mm,56.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (23.749mm,57.15mm)(24.511mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (24.511mm,56.134mm)(24.511mm,57.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (24.638mm,55.88mm)(25.654mm,55.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R14-2(25.146mm,56.642mm) on Top Layer And Track (25.654mm,55.88mm)(25.654mm,57.404mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R17-1(80.645mm,62.865mm) on Top Layer And Track (79.883mm,61.341mm)(79.883mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R17-1(80.645mm,62.865mm) on Top Layer And Track (79.883mm,63.373mm)(81.407mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R17-1(80.645mm,62.865mm) on Top Layer And Track (80.137mm,61.468mm)(80.137mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R17-1(80.645mm,62.865mm) on Top Layer And Track (80.137mm,62.23mm)(81.153mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R17-1(80.645mm,62.865mm) on Top Layer And Track (81.153mm,61.468mm)(81.153mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R17-1(80.645mm,62.865mm) on Top Layer And Track (81.407mm,60.325mm)(81.407mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (79.883mm,60.325mm)(79.883mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (79.883mm,60.325mm)(81.407mm,60.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (79.883mm,61.341mm)(79.883mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (80.137mm,61.468mm)(80.137mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (80.137mm,61.468mm)(81.153mm,61.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (81.153mm,61.468mm)(81.153mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R17-2(80.645mm,60.833mm) on Top Layer And Track (81.407mm,60.325mm)(81.407mm,63.373mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R18-1(80.645mm,57.15mm) on Top Layer And Track (79.883mm,56.642mm)(79.883mm,59.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R18-1(80.645mm,57.15mm) on Top Layer And Track (79.883mm,56.642mm)(81.407mm,56.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R18-1(80.645mm,57.15mm) on Top Layer And Track (80.137mm,57.785mm)(80.137mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R18-1(80.645mm,57.15mm) on Top Layer And Track (80.137mm,57.785mm)(81.153mm,57.785mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R18-1(80.645mm,57.15mm) on Top Layer And Track (81.153mm,57.785mm)(81.153mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R18-1(80.645mm,57.15mm) on Top Layer And Track (81.407mm,56.642mm)(81.407mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (79.883mm,56.642mm)(79.883mm,59.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (79.883mm,59.69mm)(81.407mm,59.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (80.137mm,57.785mm)(80.137mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (80.137mm,58.547mm)(81.153mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (81.153mm,57.785mm)(81.153mm,58.547mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (81.407mm,56.642mm)(81.407mm,58.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R18-2(80.645mm,59.182mm) on Top Layer And Track (81.407mm,58.674mm)(81.407mm,59.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R19-1(94.107mm,80.772mm) on Top Layer And Track (91.567mm,80.01mm)(94.615mm,80.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R19-1(94.107mm,80.772mm) on Top Layer And Track (92.583mm,81.534mm)(94.615mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R19-1(94.107mm,80.772mm) on Top Layer And Track (92.71mm,80.264mm)(93.472mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R19-1(94.107mm,80.772mm) on Top Layer And Track (92.71mm,81.28mm)(93.472mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R19-1(94.107mm,80.772mm) on Top Layer And Track (93.472mm,80.264mm)(93.472mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R19-1(94.107mm,80.772mm) on Top Layer And Track (94.615mm,80.01mm)(94.615mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (91.567mm,80.01mm)(91.567mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (91.567mm,80.01mm)(94.615mm,80.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (91.567mm,81.534mm)(92.583mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (92.583mm,81.534mm)(94.615mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (92.71mm,80.264mm)(92.71mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (92.71mm,80.264mm)(93.472mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R19-2(92.075mm,80.772mm) on Top Layer And Track (92.71mm,81.28mm)(93.472mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R20-1(90.678mm,80.772mm) on Top Layer And Track (88.138mm,80.01mm)(91.186mm,80.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R20-1(90.678mm,80.772mm) on Top Layer And Track (89.154mm,81.534mm)(91.186mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R20-1(90.678mm,80.772mm) on Top Layer And Track (89.281mm,80.264mm)(90.043mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R20-1(90.678mm,80.772mm) on Top Layer And Track (89.281mm,81.28mm)(90.043mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R20-1(90.678mm,80.772mm) on Top Layer And Track (90.043mm,80.264mm)(90.043mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R20-1(90.678mm,80.772mm) on Top Layer And Track (91.186mm,80.01mm)(91.186mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (88.138mm,80.01mm)(88.138mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (88.138mm,80.01mm)(91.186mm,80.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (88.138mm,81.534mm)(89.154mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (89.154mm,81.534mm)(91.186mm,81.534mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (89.281mm,80.264mm)(89.281mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (89.281mm,80.264mm)(90.043mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R20-2(88.646mm,80.772mm) on Top Layer And Track (89.281mm,81.28mm)(90.043mm,81.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R2-1(60.198mm,90.043mm) on Top Layer And Track (59.436mm,88.519mm)(59.436mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-1(60.198mm,90.043mm) on Top Layer And Track (59.436mm,90.551mm)(60.96mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-1(60.198mm,90.043mm) on Top Layer And Track (59.69mm,88.646mm)(59.69mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-1(60.198mm,90.043mm) on Top Layer And Track (59.69mm,89.408mm)(60.706mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R2-1(60.198mm,90.043mm) on Top Layer And Track (60.706mm,88.646mm)(60.706mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R2-1(60.198mm,90.043mm) on Top Layer And Track (60.96mm,87.503mm)(60.96mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R21-1(55.499mm,81.153mm) on Top Layer And Track (54.991mm,80.391mm)(54.991mm,81.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R21-1(55.499mm,81.153mm) on Top Layer And Track (54.991mm,80.391mm)(57.023mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R21-1(55.499mm,81.153mm) on Top Layer And Track (54.991mm,81.915mm)(58.039mm,81.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R21-1(55.499mm,81.153mm) on Top Layer And Track (56.134mm,80.645mm)(56.134mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R21-1(55.499mm,81.153mm) on Top Layer And Track (56.134mm,80.645mm)(56.896mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R21-1(55.499mm,81.153mm) on Top Layer And Track (56.134mm,81.661mm)(56.896mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (54.991mm,80.391mm)(57.023mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (54.991mm,81.915mm)(58.039mm,81.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (56.134mm,80.645mm)(56.896mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (56.134mm,81.661mm)(56.896mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (56.896mm,80.645mm)(56.896mm,81.661mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (57.023mm,80.391mm)(58.039mm,80.391mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R21-2(57.531mm,81.153mm) on Top Layer And Track (58.039mm,80.391mm)(58.039mm,81.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (59.436mm,87.503mm)(59.436mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (59.436mm,87.503mm)(60.96mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (59.436mm,88.519mm)(59.436mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (59.69mm,88.646mm)(59.69mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (59.69mm,88.646mm)(60.706mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (60.706mm,88.646mm)(60.706mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R2-2(60.198mm,88.011mm) on Top Layer And Track (60.96mm,87.503mm)(60.96mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R22-1(55.499mm,82.931mm) on Top Layer And Track (54.991mm,82.169mm)(54.991mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R22-1(55.499mm,82.931mm) on Top Layer And Track (54.991mm,82.169mm)(57.023mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R22-1(55.499mm,82.931mm) on Top Layer And Track (54.991mm,83.693mm)(58.039mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R22-1(55.499mm,82.931mm) on Top Layer And Track (56.134mm,82.423mm)(56.134mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R22-1(55.499mm,82.931mm) on Top Layer And Track (56.134mm,82.423mm)(56.896mm,82.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R22-1(55.499mm,82.931mm) on Top Layer And Track (56.134mm,83.439mm)(56.896mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (54.991mm,82.169mm)(57.023mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (54.991mm,83.693mm)(58.039mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (56.134mm,82.423mm)(56.896mm,82.423mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (56.134mm,83.439mm)(56.896mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (56.896mm,82.423mm)(56.896mm,83.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (57.023mm,82.169mm)(58.039mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R22-2(57.531mm,82.931mm) on Top Layer And Track (58.039mm,82.169mm)(58.039mm,83.693mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R25-1(61.849mm,75.184mm) on Bottom Layer And Track (61.087mm,74.676mm)(61.087mm,76.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R25-1(61.849mm,75.184mm) on Bottom Layer And Track (61.087mm,74.676mm)(62.611mm,74.676mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R25-1(61.849mm,75.184mm) on Bottom Layer And Track (61.341mm,75.819mm)(61.341mm,76.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R25-1(61.849mm,75.184mm) on Bottom Layer And Track (61.341mm,75.819mm)(62.357mm,75.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R25-1(61.849mm,75.184mm) on Bottom Layer And Track (62.357mm,75.819mm)(62.357mm,76.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R25-1(61.849mm,75.184mm) on Bottom Layer And Track (62.611mm,74.676mm)(62.611mm,77.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (61.087mm,74.676mm)(61.087mm,76.708mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (61.087mm,76.708mm)(61.087mm,77.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (61.087mm,77.724mm)(62.611mm,77.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (61.341mm,75.819mm)(61.341mm,76.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (61.341mm,76.581mm)(62.357mm,76.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (62.357mm,75.819mm)(62.357mm,76.581mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R25-2(61.849mm,77.216mm) on Bottom Layer And Track (62.611mm,74.676mm)(62.611mm,77.724mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R3-1(57.531mm,90.043mm) on Top Layer And Track (56.769mm,88.519mm)(56.769mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-1(57.531mm,90.043mm) on Top Layer And Track (56.769mm,90.551mm)(58.293mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R3-1(57.531mm,90.043mm) on Top Layer And Track (57.023mm,88.646mm)(57.023mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R3-1(57.531mm,90.043mm) on Top Layer And Track (57.023mm,89.408mm)(58.039mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R3-1(57.531mm,90.043mm) on Top Layer And Track (58.039mm,88.646mm)(58.039mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R3-1(57.531mm,90.043mm) on Top Layer And Track (58.293mm,87.503mm)(58.293mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (56.769mm,87.503mm)(56.769mm,88.519mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (56.769mm,87.503mm)(58.293mm,87.503mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (56.769mm,88.519mm)(56.769mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (57.023mm,88.646mm)(57.023mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (57.023mm,88.646mm)(58.039mm,88.646mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (58.039mm,88.646mm)(58.039mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R3-2(57.531mm,88.011mm) on Top Layer And Track (58.293mm,87.503mm)(58.293mm,90.551mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R5-1(68.072mm,136.398mm) on Top Layer And Track (65.532mm,135.636mm)(68.58mm,135.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R5-1(68.072mm,136.398mm) on Top Layer And Track (66.548mm,137.16mm)(68.58mm,137.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R5-1(68.072mm,136.398mm) on Top Layer And Track (66.675mm,135.89mm)(67.437mm,135.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R5-1(68.072mm,136.398mm) on Top Layer And Track (66.675mm,136.906mm)(67.437mm,136.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R5-1(68.072mm,136.398mm) on Top Layer And Track (67.437mm,135.89mm)(67.437mm,136.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-1(68.072mm,136.398mm) on Top Layer And Track (68.58mm,135.636mm)(68.58mm,137.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (65.532mm,135.636mm)(65.532mm,137.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (65.532mm,135.636mm)(68.58mm,135.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (65.532mm,137.16mm)(66.548mm,137.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (66.548mm,137.16mm)(68.58mm,137.16mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (66.675mm,135.89mm)(66.675mm,136.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (66.675mm,135.89mm)(67.437mm,135.89mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R5-2(66.04mm,136.398mm) on Top Layer And Track (66.675mm,136.906mm)(67.437mm,136.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R6-1(39.878mm,121.666mm) on Top Layer And Track (37.338mm,120.904mm)(40.386mm,120.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R6-1(39.878mm,121.666mm) on Top Layer And Track (38.354mm,122.428mm)(40.386mm,122.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R6-1(39.878mm,121.666mm) on Top Layer And Track (38.481mm,121.158mm)(39.243mm,121.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R6-1(39.878mm,121.666mm) on Top Layer And Track (38.481mm,122.174mm)(39.243mm,122.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R6-1(39.878mm,121.666mm) on Top Layer And Track (39.243mm,121.158mm)(39.243mm,122.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-1(39.878mm,121.666mm) on Top Layer And Track (40.386mm,120.904mm)(40.386mm,122.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (37.338mm,120.904mm)(37.338mm,122.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (37.338mm,120.904mm)(40.386mm,120.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (37.338mm,122.428mm)(38.354mm,122.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (38.354mm,122.428mm)(40.386mm,122.428mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (38.481mm,121.158mm)(38.481mm,122.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (38.481mm,121.158mm)(39.243mm,121.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R6-2(37.846mm,121.666mm) on Top Layer And Track (38.481mm,122.174mm)(39.243mm,122.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R7-1(37.929mm,82.721mm) on Top Layer And Track (35.595mm,83.978mm)(37.75mm,81.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R7-1(37.929mm,82.721mm) on Top Layer And Track (36.582mm,83.349mm)(37.121mm,82.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R7-1(37.929mm,82.721mm) on Top Layer And Track (37.121mm,82.81mm)(37.84mm,83.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R7-1(37.929mm,82.721mm) on Top Layer And Track (37.301mm,84.068mm)(37.84mm,83.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R7-1(37.929mm,82.721mm) on Top Layer And Track (37.391mm,84.337mm)(38.827mm,82.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-1(37.929mm,82.721mm) on Top Layer And Track (37.75mm,81.823mm)(38.827mm,82.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (35.595mm,83.978mm)(36.672mm,85.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (35.595mm,83.978mm)(37.75mm,81.823mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (36.582mm,83.349mm)(37.121mm,82.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (36.582mm,83.349mm)(37.301mm,84.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (36.672mm,85.055mm)(37.391mm,84.337mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (37.301mm,84.068mm)(37.84mm,83.529mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R7-2(36.493mm,84.157mm) on Top Layer And Track (37.391mm,84.337mm)(38.827mm,82.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R8-1(35.516mm,85.007mm) on Top Layer And Track (33.182mm,86.264mm)(35.337mm,84.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R8-1(35.516mm,85.007mm) on Top Layer And Track (34.169mm,85.635mm)(34.708mm,85.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-1(35.516mm,85.007mm) on Top Layer And Track (34.708mm,85.096mm)(35.427mm,85.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R8-1(35.516mm,85.007mm) on Top Layer And Track (34.888mm,86.354mm)(35.427mm,85.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R8-1(35.516mm,85.007mm) on Top Layer And Track (34.978mm,86.623mm)(36.414mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-1(35.516mm,85.007mm) on Top Layer And Track (35.337mm,84.109mm)(36.414mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (33.182mm,86.264mm)(34.259mm,87.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (33.182mm,86.264mm)(35.337mm,84.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (34.169mm,85.635mm)(34.708mm,85.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (34.169mm,85.635mm)(34.888mm,86.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (34.259mm,87.341mm)(34.978mm,86.623mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (34.888mm,86.354mm)(35.427mm,85.815mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R8-2(34.08mm,86.443mm) on Top Layer And Track (34.978mm,86.623mm)(36.414mm,85.186mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R9-1(33.147mm,62.865mm) on Top Layer And Track (32.385mm,62.357mm)(32.385mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-1(33.147mm,62.865mm) on Top Layer And Track (32.385mm,62.357mm)(33.909mm,62.357mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R9-1(33.147mm,62.865mm) on Top Layer And Track (32.639mm,63.5mm)(32.639mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R9-1(33.147mm,62.865mm) on Top Layer And Track (32.639mm,63.5mm)(33.655mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R9-1(33.147mm,62.865mm) on Top Layer And Track (33.655mm,63.5mm)(33.655mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R9-1(33.147mm,62.865mm) on Top Layer And Track (33.909mm,62.357mm)(33.909mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (32.385mm,62.357mm)(32.385mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.058mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (32.385mm,65.405mm)(33.909mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.058mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (32.639mm,63.5mm)(32.639mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (32.639mm,64.262mm)(33.655mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.189mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (33.655mm,63.5mm)(33.655mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.189mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.188mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (33.909mm,62.357mm)(33.909mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.188mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad R9-2(33.147mm,64.897mm) on Top Layer And Track (33.909mm,64.389mm)(33.909mm,65.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad Reset-2(31.313mm,121.92mm) on Top Layer And Track (30.632mm,120.066mm)(30.632mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad Reset-2(31.313mm,121.92mm) on Top Layer And Track (30.632mm,122.631mm)(30.632mm,123.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad RJ1-HM3(16.763mm,40.765mm) on Multi-Layer And Track (15.875mm,37.211mm)(15.875mm,52.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Step1-13(64.785mm,72.136mm) on Bottom Layer And Track (54.446mm,70.866mm)(70.575mm,70.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad Step1-14(65.435mm,72.136mm) on Bottom Layer And Track (54.446mm,70.866mm)(70.575mm,70.866mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad Step1-34(58.285mm,58.928mm) on Bottom Layer And Track (54.446mm,60.325mm)(70.575mm,60.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mm < 0.254mm) Between Pad Step1-36(56.985mm,58.928mm) on Bottom Layer And Track (54.446mm,60.325mm)(70.575mm,60.325mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.197mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-1(65.984mm,84.455mm) on Top Layer And Track (65.303mm,82.601mm)(65.303mm,83.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-1(65.984mm,84.455mm) on Top Layer And Track (65.303mm,85.166mm)(65.303mm,86.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-2(58.984mm,84.455mm) on Top Layer And Track (59.665mm,82.601mm)(59.665mm,83.744mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad SW3-2(58.984mm,84.455mm) on Top Layer And Track (59.665mm,85.166mm)(59.665mm,86.309mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-1(83.552mm,107.971mm) on Top Layer And Track (82.502mm,109.471mm)(89.202mm,109.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-2(85.852mm,107.971mm) on Top Layer And Track (82.502mm,109.471mm)(89.202mm,109.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U2-3(88.152mm,107.971mm) on Top Layer And Track (82.502mm,109.471mm)(89.202mm,109.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.254mm < 0.254mm) Between Pad US1-1(48.091mm,124.067mm) on Top Layer And Pad US1-1(48.641mm,123.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.254mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-1(48.091mm,124.067mm) on Top Layer And Track (45.991mm,123.217mm)(48.291mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-1(48.091mm,124.067mm) on Top Layer And Track (48.291mm,122.317mm)(48.291mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-2(47.141mm,124.067mm) on Top Layer And Track (45.991mm,123.217mm)(48.291mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-3(46.191mm,124.067mm) on Top Layer And Track (45.991mm,122.317mm)(45.991mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-3(46.191mm,124.067mm) on Top Layer And Track (45.991mm,123.217mm)(48.291mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-4(48.091mm,121.467mm) on Top Layer And Track (45.991mm,122.317mm)(48.291mm,122.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-4(48.091mm,121.467mm) on Top Layer And Track (48.291mm,122.317mm)(48.291mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-5(47.141mm,121.467mm) on Top Layer And Track (45.991mm,122.317mm)(48.291mm,122.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-6(46.191mm,121.467mm) on Top Layer And Track (45.991mm,122.317mm)(45.991mm,123.217mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad US1-6(46.191mm,121.467mm) on Top Layer And Track (45.991mm,122.317mm)(48.291mm,122.317mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad X1-2(26.162mm,105.537mm) on Multi-Layer And Track (27.305mm,104.775mm)(27.305mm,108.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
Rule Violations :388

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNetClass('PWM'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1mm) (InNetClass('SPI'))
Rule Violations :0

Processing Rule : Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero'))
   Violation between Room Definition: Between Component J4-8492121 (51.105mm,133.007mm) on Top Layer And Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) 
   Violation between Room Definition: Between Component U1-ATSAMD21G18A-AU (35.183mm,100.321mm) on Top Layer And Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SIP Component SWD-JP4 (14.986mm,110.236mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And Small Component X1-32.768khz (23.622mm,105.537mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C10-0.1uF (24.257mm,98.044mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C11-0.1uF (33.909mm,90.678mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C13-22pF (28.067mm,106.426mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C14-0.1uF (41.783mm,106.553mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C15-0.1uF (35.052mm,110.363mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C16-22pF (21.59mm,106.426mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C17-1uF (35.052mm,108.585mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C18-0.1uF (44.069mm,122.555mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C7-0.1uF (24.257mm,99.695mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C8-4.7uF (24.257mm,101.6mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component C9-0.1uF (24.257mm,103.251mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component F1-600R@100Mhz (24.765mm,95.062mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component R6-10K (38.862mm,121.666mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component R7-5.1K (37.211mm,83.439mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component R8-10K (34.798mm,85.725mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SMT Small Component Reset-SW (27.813mm,121.92mm) on Top Layer 
   Violation between Room Definition: Between Room ArduinoZero (Bounding Region = (177.546mm, 29.845mm, 297.942mm, 43.815mm) (InComponentClass('ArduinoZero')) And SOIC Component US1-USBLC (47.141mm,124.067mm) on Top Layer 
Rule Violations :21

Processing Rule : Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power'))
   Violation between Room Definition: Between Component U2-LM1117-3.3V (85.852mm,110.871mm) on Top Layer And Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And Small Component 12VDC-JP1 (78.146mm,72.515mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And Small Component 3.3VDC-JP1 (75.311mm,119.634mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And Small Component 5VUSB-JP1 (93.726mm,98.298mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And Small Component C3-JP2 (84.455mm,95.885mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C19-100uF (75.382mm,111.184mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C20-CN (83.693mm,63.627mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C21-CN (93.98mm,67.31mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C22-10uF (87.884mm,52.07mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C23-10uF (87.116mm,73.66mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C24-CN (91.059mm,58.293mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C25-CN (85.344mm,103.759mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component C26-CN (80.27mm,111.223mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component D1-RB160M-60 (64.262mm,39.751mm) on Bottom Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component D2-Diode (52.451mm,123.952mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component D3-Diode (83.058mm,67.056mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component D4-Diode (90.932mm,60.706mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component L1-56uH (89.535mm,64.135mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component Q1-Fet P (88.646mm,98.171mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component R16-1K (55.118mm,123.698mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component R17-68K (80.645mm,61.849mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component R18-5.1K (80.645mm,58.166mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component R19-22K (93.091mm,80.772mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SMT Small Component R20-22K (89.662mm,80.772mm) on Top Layer 
   Violation between Room Definition: Between Room Power (Bounding Region = (0.127mm, 0.254mm, 50.927mm, 25.654mm) (InComponentClass('Power')) And SOIC Component MCP1-MCP16331 (85.03mm,59.436mm) on Top Layer 
Rule Violations :25

Processing Rule : Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces'))
   Violation between Room Definition: Between Component RJ1-RJ45 (20.193mm,50.165mm) on Top Layer And Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces')) 
   Violation between Room Definition: Between Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces')) And Small Component Dir-JP1 (28.575mm,66.929mm) on Top Layer 
   Violation between Room Definition: Between Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces')) And Small Component ENB-JP1 (24.765mm,66.929mm) on Top Layer 
   Violation between Room Definition: Between Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces')) And Small Component Power-JP2 (33.274mm,59.436mm) on Top Layer 
   Violation between Room Definition: Between Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces')) And Small Component Stp-JP1 (21.082mm,66.929mm) on Top Layer 
   Violation between Room Definition: Between Room Interfaces (Bounding Region = (15.113mm, 36.703mm, 33.655mm, 64.643mm) (InComponentClass('Interfaces')) And SMT Small Component R9-R (33.147mm,63.881mm) on Top Layer 
Rule Violations :6

Processing Rule : Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main'))
   Violation between Room Definition: Between Component AS1-AS5047D (65.024mm,92.329mm) on Bottom Layer And Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SIP Component Analog-JP4 (17.907mm,87.376mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SIP Component Pin-JP4 (45.339mm,99.949mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SIP Component Serial-JP4 (40.513mm,116.586mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Hole1-Hole pad (20.574mm,76.962mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Hole2-Hole pad (34.544mm,137.541mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Hole3-Hole pad (93.472mm,122.936mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Hole4-Hole pad (76.2mm,81.915mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Hole5-Hole pad (37mm,40.513mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Hole6-Hole pad (87.002mm,39.953mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component J1-KF2 (58.997mm,43.679mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component J2-KF2 (43.307mm,44.069mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component J3-KF2 (75.692mm,43.307mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component MISO-JP1 (74.041mm,101.219mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component MOSI-JP1 (74.041mm,104.267mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component PWM_A-JP1 (49.53mm,81.28mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component PWM_B-JP1 (42.672mm,83.947mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component PWM_C-JP1 (74.041mm,94.869mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component PWM_D-JP1 (74.041mm,91.821mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component SCK-JP1 (74.041mm,98.044mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Vref12-JP1 (28.067mm,88.519mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And Small Component Vref34-JP1 (30.988mm,88.519mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component C2-CN (61.214mm,110.236mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component LED1-LED (71.628mm,139.573mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component LED2-LED (67.945mm,139.573mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component R1-0R (62.484mm,88.9mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component R2-0R (60.198mm,89.027mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component R3-0R (57.531mm,89.027mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component R4-1K (72.898mm,136.398mm) on Top Layer 
   Violation between Room Definition: Between Room Main (Bounding Region = (178.816mm, 81.407mm, 215.773mm, 96.647mm) (InComponentClass('Main')) And SMT Small Component R5-1K (67.056mm,136.398mm) on Top Layer 
Rule Violations :30

Processing Rule : Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor'))
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SIP Component C27-JP4 (38.354mm,79.375mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And Small Component C32-CN-ALU-DIP (61.849mm,50.165mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C28-0.1uF (67.564mm,55.118mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C29-0.1uF (64.008mm,55.118mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C30-0.1uF (57.15mm,55.118mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C31-0.1uF (60.579mm,55.118mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C33-10nF (67.437mm,52.578mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C34-0.1uF (53.086mm,59.563mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C35-0.1uF (63.881mm,76.2mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C36-0.1uF (52.832mm,68.707mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C37-0.1uF (72.136mm,68.453mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C38-0.1uF (72.136mm,58.928mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C39-10uF (46.101mm,74.676mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C40-1uF (67.945mm,76.708mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C41-1uF (74.168mm,57.531mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C42-1uF (69.596mm,76.708mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C43-1uF (50.8mm,58.42mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component C44-1uF (55.118mm,74.803mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component R21-R (56.515mm,81.153mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component R22-R (56.515mm,82.931mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component R23-3.3R (67.465mm,47.727mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component R24-R (62.611mm,78.994mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component R25-R (61.849mm,76.2mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component R27-R (62.611mm,80.518mm) on Bottom Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component SW2-SW (62.484mm,80.01mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SMT Small Component SW3-SW (62.484mm,84.455mm) on Top Layer 
   Violation between Room Definition: Between Room Motor (Bounding Region = (0mm, 0mm, 7.366mm, 25.4mm) (InComponentClass('Motor')) And SOIC Component Step1-DRV8432 (68.035mm,72.136mm) on Bottom Layer 
Rule Violations :27

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02