<!DOCTYPE html >
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1909" style="overflow: hidden; position: relative; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	-webkit-transform-origin: top left;
	-moz-transform-origin: top left;
	-o-transform-origin: top left;
	-ms-transform-origin: top left;
	-webkit-transform: scale(0.25);
	-moz-transform: scale(0.25);
	-o-transform: scale(0.25);
	-ms-transform: scale(0.25);
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1909{left:69px;top:1124px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1909{left:649px;top:49px;letter-spacing:-0.3px;word-spacing:0.1px;}
#t3_1909{left:778px;top:1124px;letter-spacing:0.1px;word-spacing:-0.4px;}
#t4_1909{left:823px;top:1124px;letter-spacing:0.1px;}
#t5_1909{left:70px;top:101px;letter-spacing:-0.5px;word-spacing:0.5px;}
#t6_1909{left:70px;top:122px;letter-spacing:-0.2px;word-spacing:0.3px;}
#t7_1909{left:70px;top:144px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t8_1909{left:360px;top:469px;word-spacing:0.2px;}
#t9_1909{left:70px;top:579px;letter-spacing:-0.1px;}
#ta_1909{left:70px;top:602px;word-spacing:-1.9px;}
#tb_1909{left:70px;top:619px;letter-spacing:-0.1px;word-spacing:-3.1px;}
#tc_1909{left:70px;top:636px;word-spacing:-1.9px;}
#td_1909{left:70px;top:659px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#te_1909{left:70px;top:681px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#tf_1909{left:70px;top:704px;letter-spacing:-0.1px;word-spacing:-2.8px;}
#tg_1909{left:70px;top:721px;letter-spacing:-0.1px;word-spacing:-2.1px;}
#th_1909{left:70px;top:744px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#ti_1909{left:70px;top:767px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#tj_1909{left:70px;top:790px;word-spacing:-1.9px;}
#tk_1909{left:70px;top:813px;word-spacing:-1.9px;}
#tl_1909{left:70px;top:836px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tm_1909{left:70px;top:859px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tn_1909{left:70px;top:882px;letter-spacing:-0.1px;word-spacing:-1.8px;}
#to_1909{left:70px;top:904px;letter-spacing:-0.1px;word-spacing:-1.9px;}
#tp_1909{left:70px;top:940px;letter-spacing:-0.2px;}
#tq_1909{left:70px;top:963px;}
#tr_1909{left:70px;top:981px;}
#ts_1909{left:70px;top:999px;}
#tt_1909{left:70px;top:1018px;}
#tu_1909{left:70px;top:1036px;}
#tv_1909{left:70px;top:1053px;}
#tw_1909{left:70px;top:1069px;}
#tx_1909{left:79px;top:168px;letter-spacing:-0.2px;}
#ty_1909{left:79px;top:183px;letter-spacing:-0.1px;}
#tz_1909{left:308px;top:168px;}
#t10_1909{left:308px;top:183px;letter-spacing:0.2px;}
#t11_1909{left:351px;top:168px;letter-spacing:-0.1px;}
#t12_1909{left:351px;top:183px;letter-spacing:-0.1px;word-spacing:-2px;}
#t13_1909{left:351px;top:199px;letter-spacing:-0.1px;}
#t14_1909{left:426px;top:168px;}
#t15_1909{left:426px;top:183px;letter-spacing:-0.5px;}
#t16_1909{left:426px;top:199px;}
#t17_1909{left:510px;top:168px;letter-spacing:-0.1px;}
#t18_1909{left:79px;top:218px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t19_1909{left:79px;top:235px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1a_1909{left:308px;top:218px;letter-spacing:-0.1px;}
#t1b_1909{left:351px;top:218px;letter-spacing:-0.1px;}
#t1c_1909{left:426px;top:218px;letter-spacing:-0.4px;}
#t1d_1909{left:510px;top:218px;letter-spacing:-0.2px;word-spacing:-0.9px;}
#t1e_1909{left:510px;top:235px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#t1f_1909{left:510px;top:252px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1g_1909{left:79px;top:272px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1h_1909{left:79px;top:289px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1i_1909{left:308px;top:272px;letter-spacing:-0.1px;}
#t1j_1909{left:351px;top:272px;letter-spacing:-0.1px;}
#t1k_1909{left:426px;top:272px;letter-spacing:-0.4px;}
#t1l_1909{left:510px;top:272px;letter-spacing:-0.2px;word-spacing:-0.9px;}
#t1m_1909{left:510px;top:289px;letter-spacing:-0.1px;word-spacing:-1.7px;}
#t1n_1909{left:510px;top:306px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1o_1909{left:79px;top:325px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1p_1909{left:79px;top:342px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1q_1909{left:308px;top:325px;letter-spacing:-0.1px;}
#t1r_1909{left:351px;top:325px;letter-spacing:-0.1px;}
#t1s_1909{left:426px;top:325px;letter-spacing:-0.4px;}
#t1t_1909{left:510px;top:325px;letter-spacing:-0.2px;word-spacing:-0.9px;}
#t1u_1909{left:510px;top:342px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t1v_1909{left:510px;top:359px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1w_1909{left:79px;top:379px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t1x_1909{left:79px;top:396px;letter-spacing:-0.3px;word-spacing:0.4px;}
#t1y_1909{left:308px;top:379px;letter-spacing:-0.1px;}
#t1z_1909{left:351px;top:379px;letter-spacing:-0.1px;}
#t20_1909{left:426px;top:379px;letter-spacing:-0.4px;}
#t21_1909{left:510px;top:379px;letter-spacing:-0.2px;word-spacing:-0.9px;}
#t22_1909{left:510px;top:396px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t23_1909{left:510px;top:413px;letter-spacing:-0.1px;}
#t24_1909{left:103px;top:500px;}
#t25_1909{left:227px;top:500px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t26_1909{left:398px;top:500px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t27_1909{left:566px;top:500px;letter-spacing:-0.2px;word-spacing:0.1px;}
#t28_1909{left:736px;top:500px;letter-spacing:-0.2px;word-spacing:0.2px;}
#t29_1909{left:109px;top:524px;}
#t2a_1909{left:189px;top:524px;letter-spacing:-0.1px;word-spacing:0.1px;}
#t2b_1909{left:185px;top:541px;letter-spacing:-0.3px;word-spacing:0.3px;}
#t2c_1909{left:419px;top:524px;letter-spacing:-0.2px;}
#t2d_1909{left:588px;top:524px;letter-spacing:0.2px;}
#t2e_1909{left:758px;top:524px;letter-spacing:-0.2px;}

.s1_1909{
	FONT-SIZE: 48.8px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s2_1909{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(8,96,168);
}

.s3_1909{
	FONT-SIZE: 73.3px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s4_1909{
	FONT-SIZE: 60.9px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s5_1909{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(8,96,168);
}

.s6_1909{
	FONT-SIZE: 55px;
	FONT-FAMILY: Verdana_9zn;
	color: rgb(0,0,0);
}

.s7_1909{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntel_2koi;
	color: rgb(0,0,0);
}

.s8_1909{
	FONT-SIZE: 55px;
	FONT-FAMILY: NeoSansIntelMedium_2kog;
	color: rgb(0,0,0);
}

</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1909" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_2kog;
	src: url("fonts/NeoSansIntelMedium_2kog.woff") format("woff");
}

@font-face {
	font-family: Verdana_9zn;
	src: url("fonts/Verdana_9zn.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_2koi;
	src: url("fonts/NeoSansIntel_2koi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1909Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1909" style="-webkit-user-select: none;"><object width="935" height="1210" data="1909/1909.svg" type="image/svg+xml" id="pdf1909" style="width:935px; height:1210px; background-color:white; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div id="t1_1909" class="t s1_1909">VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch Packed SP/DP Data Values with </div>
<div id="t2_1909" class="t s2_1909">INSTRUCTION SET REFERENCE, V-Z</div>
<div id="t3_1909" class="t s1_1909">Vol. 2C</div>
<div id="t4_1909" class="t s1_1909">5-553</div>
<div id="t5_1909" class="t s3_1909">VSCATTERPF1DPS/VSCATTERPF1QPS/VSCATTERPF1DPD/VSCATTERPF1QPD—Sparse Prefetch </div>
<div id="t6_1909" class="t s3_1909">Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T1 Hint with Intent </div>
<div id="t7_1909" class="t s3_1909">to Write</div>
<div id="t8_1909" class="t s4_1909">Instruction Operand Encoding</div>
<div id="t9_1909" class="t s5_1909">Description</div>
<div id="ta_1909" class="t s6_1909">The instruction conditionally prefetches up to sixteen 32-bit or eight 64-bit integer byte data elements. The </div>
<div id="tb_1909" class="t s6_1909">elements are specified via the VSIB (i.e., the index register is an zmm, holding packed indices). Elements will only </div>
<div id="tc_1909" class="t s6_1909">be prefetched if their corresponding mask bit is one. </div>
<div id="td_1909" class="t s6_1909">cache lines will be brought into exclusive state (RFO) specified by a locality hint (T1):</div>
<div id="te_1909" class="t s6_1909">• T1 (temporal data)—prefetch data into the second level cache.</div>
<div id="tf_1909" class="t s6_1909">[PS data] For dword indices, the instruction will prefetch sixteen memory locations. For qword indices, the instruc-</div>
<div id="tg_1909" class="t s6_1909">tion will prefetch eight values.</div>
<div id="th_1909" class="t s6_1909">[PD data] For dword and qword indices, the instruction will prefetch eight memory locations. </div>
<div id="ti_1909" class="t s6_1909">Note that:</div>
<div id="tj_1909" class="t s6_1909">(1) The prefetches may happen in any order (or not at all). The instruction is a hint.</div>
<div id="tk_1909" class="t s6_1909">(2) The mask is left unchanged.</div>
<div id="tl_1909" class="t s6_1909">(3) Not valid with 16-bit effective addresses. Will deliver a #UD fault.</div>
<div id="tm_1909" class="t s6_1909">(4) No FP nor memory faults may be produced by this instruction.</div>
<div id="tn_1909" class="t s6_1909">(5) Prefetches do not handle cache line splits</div>
<div id="to_1909" class="t s6_1909">(6) A #UD is signaled if the memory operand is encoded without the SIB byte.</div>
<div id="tp_1909" class="t s5_1909">Operation</div>
<div id="tq_1909" class="t s7_1909">BASE_ADDR stands for the memory operand base address (a GPR); may not exist</div>
<div id="tr_1909" class="t s7_1909">VINDEX stands for the memory operand vector of indices (a vector register)</div>
<div id="ts_1909" class="t s7_1909">SCALE stands for the memory operand scalar (1, 2, 4 or 8)</div>
<div id="tt_1909" class="t s7_1909">DISP is the optional 1, 2 or 4 byte displacement</div>
<div id="tu_1909" class="t s7_1909">PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request </div>
<div id="tv_1909" class="t s7_1909">for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a </div>
<div id="tw_1909" class="t s7_1909">hint for the processor and may be skipped depending on implementation.</div>
<div id="tx_1909" class="t s8_1909">Opcode/</div>
<div id="ty_1909" class="t s8_1909">Instruction</div>
<div id="tz_1909" class="t s8_1909">Op/</div>
<div id="t10_1909" class="t s8_1909">En</div>
<div id="t11_1909" class="t s8_1909">64/32 </div>
<div id="t12_1909" class="t s8_1909">bit Mode </div>
<div id="t13_1909" class="t s8_1909">Support</div>
<div id="t14_1909" class="t s8_1909">CPUID </div>
<div id="t15_1909" class="t s8_1909">Feature </div>
<div id="t16_1909" class="t s8_1909">Flag</div>
<div id="t17_1909" class="t s8_1909">Description</div>
<div id="t18_1909" class="t s7_1909">EVEX.512.66.0F38.W0 C6 /6 /vsib </div>
<div id="t19_1909" class="t s7_1909">VSCATTERPF1DPS vm32z {k1}</div>
<div id="t1a_1909" class="t s7_1909">T1S</div>
<div id="t1b_1909" class="t s7_1909">V/V</div>
<div id="t1c_1909" class="t s7_1909">AVX512PF</div>
<div id="t1d_1909" class="t s7_1909">Using signed dword indices, prefetch sparse byte memory </div>
<div id="t1e_1909" class="t s7_1909">locations containing single-precision data using writemask </div>
<div id="t1f_1909" class="t s7_1909">k1 and T1 hint with intent to write.</div>
<div id="t1g_1909" class="t s7_1909">EVEX.512.66.0F38.W0 C7 /6 /vsib</div>
<div id="t1h_1909" class="t s7_1909">VSCATTERPF1QPS vm64z {k1}</div>
<div id="t1i_1909" class="t s7_1909">T1S</div>
<div id="t1j_1909" class="t s7_1909">V/V</div>
<div id="t1k_1909" class="t s7_1909">AVX512PF</div>
<div id="t1l_1909" class="t s7_1909">Using signed qword indices, prefetch sparse byte memory </div>
<div id="t1m_1909" class="t s7_1909">locations containing single-precision data using writemask </div>
<div id="t1n_1909" class="t s7_1909">k1 and T1 hint with intent to write.</div>
<div id="t1o_1909" class="t s7_1909">EVEX.512.66.0F38.W1 C6 /6 /vsib </div>
<div id="t1p_1909" class="t s7_1909">VSCATTERPF1DPD vm32y {k1}</div>
<div id="t1q_1909" class="t s7_1909">T1S</div>
<div id="t1r_1909" class="t s7_1909">V/V</div>
<div id="t1s_1909" class="t s7_1909">AVX512PF</div>
<div id="t1t_1909" class="t s7_1909">Using signed dword indices, prefetch sparse byte memory </div>
<div id="t1u_1909" class="t s7_1909">locations containing double-precision data using </div>
<div id="t1v_1909" class="t s7_1909">writemask k1 and T1 hint with intent to write.</div>
<div id="t1w_1909" class="t s7_1909">EVEX.512.66.0F38.W1 C7 /6 /vsib</div>
<div id="t1x_1909" class="t s7_1909">VSCATTERPF1QPD vm64z {k1}</div>
<div id="t1y_1909" class="t s7_1909">T1S</div>
<div id="t1z_1909" class="t s7_1909">V/V</div>
<div id="t20_1909" class="t s7_1909">AVX512PF</div>
<div id="t21_1909" class="t s7_1909">Using signed qword indices, prefetch sparse byte memory </div>
<div id="t22_1909" class="t s7_1909">locations containing double-precision data using </div>
<div id="t23_1909" class="t s7_1909">writemask k1 and T1 hint with intent to write.</div>
<div id="t24_1909" class="t s7_1909">Op/En</div>
<div id="t25_1909" class="t s7_1909">Operand 1</div>
<div id="t26_1909" class="t s7_1909">Operand 2</div>
<div id="t27_1909" class="t s7_1909">Operand 3</div>
<div id="t28_1909" class="t s7_1909">Operand 4</div>
<div id="t29_1909" class="t s7_1909">T1S</div>
<div id="t2a_1909" class="t s7_1909">BaseReg (R): VSIB:base,</div>
<div id="t2b_1909" class="t s7_1909">VectorReg(R): VSIB:index</div>
<div id="t2c_1909" class="t s7_1909">NA</div>
<div id="t2d_1909" class="t s7_1909">NA</div>
<div id="t2e_1909" class="t s7_1909">NA</div>

<!-- End text definitions -->


</div>
</body>
</html>
