#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jul  7 09:25:33 2024
# Process ID: 3552
# Current directory: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado
# Command line: vivado
# Log file: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/vivado.log
# Journal file: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/vivado.jou
# Running On        :ax
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :Intel(R) Core(TM) i5-8300H CPU @ 2.30GHz
# CPU Frequency     :3922.208 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :8185 MB
# Swap memory       :16383 MB
# Total Virtual     :24569 MB
# Available Virtual :23466 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ax/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project lab4_exercise /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ax/Xilinx/Vivado/2024.1/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 7919.586 ; gain = 251.016 ; free physical = 2871 ; free virtual = 21468
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/counter_tb.v w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/counter_tb.v
update_compile_order -fileset sim_1
set_property top counter_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -top counter -part xc7a35tcpg236-1 -lint 
Command: synth_design -top counter -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5147
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 8662.559 ; gain = 386.770 ; free physical = 1407 ; free virtual = 20378
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8755.793 ; gain = 480.004 ; free physical = 1294 ; free virtual = 20268
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 09:37:31 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8767.668 ; gain = 491.879 ; free physical = 1293 ; free virtual = 20267
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8767.676 ; gain = 491.887 ; free physical = 1289 ; free virtual = 20269
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2296.723; main = 1844.677; forked = 452.046
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9808.945; main = 8767.672; forked = 1041.273
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: counter
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 8990.949 ; gain = 134.844 ; free physical = 1062 ; free virtual = 20063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9073.918 ; gain = 217.812 ; free physical = 962 ; free virtual = 19963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9082.824 ; gain = 226.719 ; free physical = 958 ; free virtual = 19959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9082.824 ; gain = 226.719 ; free physical = 958 ; free virtual = 19959
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9082.832 ; gain = 0.000 ; free physical = 958 ; free virtual = 19959
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9168.566 ; gain = 0.000 ; free physical = 1236 ; free virtual = 20251
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 9224.457 ; gain = 368.352 ; free physical = 1152 ; free virtual = 20203
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 9224.457 ; gain = 456.781 ; free physical = 1152 ; free virtual = 20203
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2377.393; main = 2377.393; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9222.461; main = 9222.461; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'counter_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'counter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj counter_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.counter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_tb_behav -key {Behavioral:sim_1:Functional:counter_tb} -tclbatch {counter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source counter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 9276.691 ; gain = 52.234 ; free physical = 1009 ; free virtual = 20167
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/constrs_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc w ]
add_files -fileset constrs_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 743 ; free virtual = 19859
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 724 ; free virtual = 19841
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 09:51:10 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 720 ; free virtual = 19836
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 720 ; free virtual = 19837
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 718 ; free virtual = 19835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 718 ; free virtual = 19835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 718 ; free virtual = 19835
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9562.980 ; gain = 0.000 ; free physical = 718 ; free virtual = 19835
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9608.727 ; gain = 0.000 ; free physical = 1007 ; free virtual = 20125
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9630.727 ; gain = 67.746 ; free physical = 991 ; free virtual = 20127
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9630.727 ; gain = 67.746 ; free physical = 991 ; free virtual = 20127
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2463.126; main = 2463.126; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 9630.730; main = 9630.730; forked = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 09:51:53 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 09:51:53 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv
update_compile_order -fileset sources_1
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/tmux.v w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/tmux.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv
update_compile_order -fileset sources_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 10463.184 ; gain = 0.000 ; free physical = 1714 ; free virtual = 19743
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10465.176 ; gain = 1.992 ; free physical = 1671 ; free virtual = 19701
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 10:37:06 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10482.988 ; gain = 19.805 ; free physical = 1673 ; free virtual = 19704
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10482.996 ; gain = 19.812 ; free physical = 1667 ; free virtual = 19704
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2404.763; main = 2403.638; forked = 1.125
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10508.777; main = 10482.992; forked = 25.785
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 10482.996 ; gain = 0.000 ; free physical = 1676 ; free virtual = 19703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10482.996 ; gain = 0.000 ; free physical = 1674 ; free virtual = 19701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10485.957 ; gain = 2.961 ; free physical = 1674 ; free virtual = 19701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10485.957 ; gain = 2.961 ; free physical = 1674 ; free virtual = 19701
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10485.965 ; gain = 0.000 ; free physical = 1674 ; free virtual = 19701
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10551.676 ; gain = 0.000 ; free physical = 1968 ; free virtual = 19995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10577.684 ; gain = 94.688 ; free physical = 1931 ; free virtual = 19986
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 10577.684 ; gain = 94.688 ; free physical = 1931 ; free virtual = 19986
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2579.256; main = 2579.256; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 10577.688; main = 10577.688; forked = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/top.dcp to /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 10:37:52 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 10:37:52 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 11:09:33 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 11:09:33 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv w ]
add_files /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv w ]
add_files -fileset sim_1 /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv
update_compile_order -fileset sim_1
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 12021.168 ; gain = 10.004 ; free physical = 304 ; free virtual = 18682
---------------------------------------------------------------------------------
Clean up Linter database...
ERROR: [Synth 8-1707] block comment was not closed [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:93]
INFO: [Synth 8-9084] Verilog file '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv' ignored due to errors
ERROR: [Synth 8-439] module 'top' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12021.168 ; gain = 10.004 ; free physical = 302 ; free virtual = 18680
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 12021.168 ; gain = 10.004 ; free physical = 599 ; free virtual = 18978
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2105.698; main = 2105.698; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12021.164; main = 12021.164; forked = 0.000
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12021.195 ; gain = 0.000 ; free physical = 560 ; free virtual = 18944
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12021.195 ; gain = 0.000 ; free physical = 555 ; free virtual = 18939
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:05:21 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 7            | 0        |
| INFER-2 | WARNING  | 2            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_state_reg. 
RTL Name 'next_state_reg', Hierarchy 'Next_state', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv', Line 32.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'Next_state', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDA_reg. 
RTL Name 'LDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDB_reg. 
RTL Name 'LDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 33.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDC_reg. 
RTL Name 'LDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 32.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDA_reg. 
RTL Name 'RDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDB_reg. 
RTL Name 'RDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 36.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDC_reg. 
RTL Name 'RDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 37.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 30.
INFO: [Synth 37-85] Total of 9 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12021.195 ; gain = 0.000 ; free physical = 561 ; free virtual = 18945
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12021.195 ; gain = 0.000 ; free physical = 555 ; free virtual = 18945
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2115.187; main = 2115.187; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12019.164; main = 12019.164; forked = 0.000
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12052.309 ; gain = 7.996 ; free physical = 248 ; free virtual = 18456
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12052.309 ; gain = 7.996 ; free physical = 245 ; free virtual = 18454
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:07:00 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 7            | 0        |
| INFER-2 | WARNING  | 1            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for next_state_reg. 
RTL Name 'next_state_reg', Hierarchy 'Next_state', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv', Line 32.
WARNING: [Synth 37-75] [INFER-2]Case statement items not fully specified and does not have a default item. 
Hierarchy 'Next_state', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDA_reg. 
RTL Name 'LDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDB_reg. 
RTL Name 'LDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 33.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDC_reg. 
RTL Name 'LDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 32.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDA_reg. 
RTL Name 'RDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDB_reg. 
RTL Name 'RDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 36.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDC_reg. 
RTL Name 'RDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 37.
INFO: [Synth 37-85] Total of 8 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12052.309 ; gain = 7.996 ; free physical = 233 ; free virtual = 18442
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12052.316 ; gain = 8.004 ; free physical = 239 ; free virtual = 18448
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2420.949; main = 1962.159; forked = 458.790
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13093.586; main = 12052.312; forked = 1041.273
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12078.316 ; gain = 9.965 ; free physical = 373 ; free virtual = 18464
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12078.316 ; gain = 9.965 ; free physical = 369 ; free virtual = 18461
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:07:56 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 6            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDA_reg. 
RTL Name 'LDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDB_reg. 
RTL Name 'LDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 33.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDC_reg. 
RTL Name 'LDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 32.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDA_reg. 
RTL Name 'RDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDB_reg. 
RTL Name 'RDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 36.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDC_reg. 
RTL Name 'RDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 37.
INFO: [Synth 37-85] Total of 6 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12078.316 ; gain = 9.965 ; free physical = 357 ; free virtual = 18449
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12078.324 ; gain = 9.973 ; free physical = 363 ; free virtual = 18456
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2404.208; main = 1945.089; forked = 459.119
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13119.594; main = 12078.320; forked = 1041.273
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12094.324 ; gain = 7.996 ; free physical = 298 ; free virtual = 18400
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12094.324 ; gain = 7.996 ; free physical = 298 ; free virtual = 18400
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:09:57 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 6            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDA_reg. 
RTL Name 'LDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDB_reg. 
RTL Name 'LDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 33.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDC_reg. 
RTL Name 'LDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 32.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDA_reg. 
RTL Name 'RDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDB_reg. 
RTL Name 'RDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 36.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDC_reg. 
RTL Name 'RDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 37.
INFO: [Synth 37-85] Total of 6 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12094.324 ; gain = 7.996 ; free physical = 296 ; free virtual = 18399
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12094.332 ; gain = 8.004 ; free physical = 296 ; free virtual = 18399
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2404.826; main = 1946.128; forked = 458.698
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13135.598; main = 12094.328; forked = 1041.270
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 12123.328 ; gain = 10.000 ; free physical = 288 ; free virtual = 18396
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12123.328 ; gain = 10.000 ; free physical = 287 ; free virtual = 18396
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:11:48 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+
| INFER-1 | WARNING  | 6            | 0        |
+---------+----------+--------------+----------+


WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDA_reg. 
RTL Name 'LDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 34.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDB_reg. 
RTL Name 'LDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 33.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for LDC_reg. 
RTL Name 'LDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 32.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDA_reg. 
RTL Name 'RDA_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 35.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDB_reg. 
RTL Name 'RDB_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 36.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for RDC_reg. 
RTL Name 'RDC_reg', Hierarchy 'out_logic', File '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv', Line 37.
INFO: [Synth 37-85] Total of 6 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12123.328 ; gain = 10.000 ; free physical = 283 ; free virtual = 18392
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 12123.336 ; gain = 20.004 ; free physical = 283 ; free virtual = 18392
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2406.206; main = 1946.942; forked = 459.264
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13164.605; main = 12123.332; forked = 1041.273
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 269 ; free virtual = 18159
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 263 ; free virtual = 18154
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:20:41 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 260 ; free virtual = 18150
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 258 ; free virtual = 18150
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2341.178; main = 1882.641; forked = 458.537
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13199.609; main = 12158.340; forked = 1041.270
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 242 ; free virtual = 18130
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 18127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 18127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 18127
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12158.344 ; gain = 0.000 ; free physical = 239 ; free virtual = 18127
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12228.883 ; gain = 0.000 ; free physical = 533 ; free virtual = 18421
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 12239.883 ; gain = 81.539 ; free physical = 501 ; free virtual = 18408
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 12239.883 ; gain = 81.539 ; free physical = 501 ; free virtual = 18408
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2055.384; main = 2055.384; forked = 0.000
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12239.887; main = 12239.887; forked = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 12298.840 ; gain = 58.957 ; free physical = 545 ; free virtual = 18455
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12318.707 ; gain = 19.867 ; free physical = 521 ; free virtual = 18424
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12326.711 ; gain = 8.004 ; free physical = 489 ; free virtual = 18458
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12500.789 ; gain = 0.000 ; free physical = 291 ; free virtual = 18078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12545.934 ; gain = 45.145 ; free physical = 198 ; free virtual = 17986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12563.746 ; gain = 62.957 ; free physical = 198 ; free virtual = 17986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12563.746 ; gain = 62.957 ; free physical = 198 ; free virtual = 17986
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12573.746 ; gain = 0.000 ; free physical = 482 ; free virtual = 18284
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 12583.746 ; gain = 82.957 ; free physical = 380 ; free virtual = 18181
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'next_state' might have multiple concurrent drivers [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12622.559 ; gain = 38.812 ; free physical = 430 ; free virtual = 18239
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12631.562 ; gain = 8.004 ; free physical = 482 ; free virtual = 18290
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12649.566 ; gain = 18.004 ; free physical = 445 ; free virtual = 18267
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 12657.570 ; gain = 8.004 ; free physical = 136 ; free virtual = 17845
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12657.570 ; gain = 8.004 ; free physical = 209 ; free virtual = 17839
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:42:09 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12666.477 ; gain = 16.910 ; free physical = 199 ; free virtual = 17829
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 12666.484 ; gain = 16.918 ; free physical = 193 ; free virtual = 17829
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2413.702; main = 1948.814; forked = 464.888
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13807.637; main = 12666.480; forked = 1141.156
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12676.477 ; gain = 0.000 ; free physical = 241 ; free virtual = 17924
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12676.477 ; gain = 0.000 ; free physical = 182 ; free virtual = 17865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12676.477 ; gain = 0.000 ; free physical = 182 ; free virtual = 17865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12676.477 ; gain = 0.000 ; free physical = 182 ; free virtual = 17865
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12676.484 ; gain = 0.000 ; free physical = 182 ; free virtual = 17865
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12676.484 ; gain = 0.000 ; free physical = 468 ; free virtual = 18152
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 12694.480 ; gain = 18.004 ; free physical = 360 ; free virtual = 18063
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 12694.480 ; gain = 18.004 ; free physical = 360 ; free virtual = 18063
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2178.290; main = 2171.867; forked = 6.423
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 12794.371; main = 12694.484; forked = 99.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12694.480 ; gain = 0.000 ; free physical = 368 ; free virtual = 18078
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12694.488 ; gain = 0.000 ; free physical = 209 ; free virtual = 17802
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12694.488 ; gain = 0.000 ; free physical = 205 ; free virtual = 17798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12694.488 ; gain = 0.000 ; free physical = 204 ; free virtual = 17797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12694.488 ; gain = 0.000 ; free physical = 204 ; free virtual = 17797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12694.488 ; gain = 0.000 ; free physical = 531 ; free virtual = 18138
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 12694.488 ; gain = 0.000 ; free physical = 521 ; free virtual = 18118
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 12:44:11 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 12:44:11 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.srcs/utils_1/imports/synth_1/top.dcp with file /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 12:47:21 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 12:47:21 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -top top -part xc7a35tcpg236-1 -lint 
Command: synth_design -top top -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12796.656 ; gain = 9.992 ; free physical = 1869 ; free virtual = 17410
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (1#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (2#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (3#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (5#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (6#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (7#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12796.656 ; gain = 9.992 ; free physical = 1859 ; free virtual = 17402
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Jul  7 12:50:20 2024
| Host         : ax running 64-bit Ubuntu 22.04.3 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12796.656 ; gain = 9.992 ; free physical = 1854 ; free virtual = 17397
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12796.664 ; gain = 10.000 ; free physical = 1855 ; free virtual = 17403
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2355.007; main = 1895.858; forked = 459.148
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13837.934; main = 12796.660; forked = 1041.273
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12796.664 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17400
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12796.664 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12796.664 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12796.664 ; gain = 0.000 ; free physical = 1857 ; free virtual = 17401
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12809.656 ; gain = 0.000 ; free physical = 2207 ; free virtual = 17776
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 12829.656 ; gain = 32.992 ; free physical = 2227 ; free virtual = 17791
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 12:50:40 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12829.664 ; gain = 0.000 ; free physical = 1862 ; free virtual = 17399
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12829.664 ; gain = 0.000 ; free physical = 1860 ; free virtual = 17397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12829.664 ; gain = 0.000 ; free physical = 1860 ; free virtual = 17397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12829.664 ; gain = 0.000 ; free physical = 1860 ; free virtual = 17397
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12843.656 ; gain = 0.000 ; free physical = 2208 ; free virtual = 17764
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 12863.656 ; gain = 33.992 ; free physical = 2227 ; free virtual = 17777
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'next_state' on this module [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv:40]
ERROR: [VRFC 10-8530] module 'counter(width=1)' is ignored due to previous errors [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 12863.656 ; gain = 0.000 ; free physical = 2225 ; free virtual = 17818
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 12:52:59 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 12863.656 ; gain = 0.000 ; free physical = 1928 ; free virtual = 17513
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Next_state' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Next_state' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv:23]
INFO: [Synth 8-6157] synthesizing module 'out_logic' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'out_logic' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_dim' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led50' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led50' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led75' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6157] synthesizing module 'counter__parameterized0' [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
	Parameter width bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter__parameterized0' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led75' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'led_dim' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12863.656 ; gain = 0.000 ; free physical = 1925 ; free virtual = 17510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12863.656 ; gain = 0.000 ; free physical = 1925 ; free virtual = 17510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12863.656 ; gain = 0.000 ; free physical = 1925 ; free virtual = 17510
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12863.656 ; gain = 0.000 ; free physical = 2211 ; free virtual = 17808
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Finished Parsing XDC File [/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/constr/top.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 12883.656 ; gain = 20.000 ; free physical = 2194 ; free virtual = 17805
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 12:55:30 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 12942.484 ; gain = 58.828 ; free physical = 2053 ; free virtual = 17765
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 12:59:06 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstrean/synth_1/runme.log
[Sun Jul  7 12:59:06 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstrean/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstrean/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstrean/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/ax/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/Next_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Next_state
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/clk_div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led50.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led75.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led75
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/led_dim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_dim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/out_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module out_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/vsrc/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/sim/top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/ax/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.out_logic
Compiling module xil_defaultlib.counter(width=1)
Compiling module xil_defaultlib.led50
Compiling module xil_defaultlib.counter(width=2)
Compiling module xil_defaultlib.led75
Compiling module xil_defaultlib.led_dim
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/lab4_exercise.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12962.484 ; gain = 11.992 ; free physical = 2228 ; free virtual = 17764
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 13:03:15 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 13:03:15 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 13:05:52 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 13:05:52 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Jul  7 13:08:35 2024] Launched synth_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/synth_1/runme.log
[Sun Jul  7 13:08:35 2024] Launched impl_1...
Run output will be captured here: /home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.1
  **** Build date : May 22 2024 at 19:19:01
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.1.0
  ****** Build date   : Apr 27 2024-09:40:49
    **** Build number : 2024.1.1714182049
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACB220A
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ax/Desktop/my_work/DDAC/labs/lab4/vivado/lab4_exercise/bitstream/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul  7 13:11:05 2024...
