---
title:  "D Latch"
excerpt: "Sequential Logic D Latch"

categories:
  - Sequential
tags:
  - [FPGA, Verilog, Logic, Sequential]

toc: true
toc_sticky: true
 
date: 2022-05-13
last_modified_at: 2022-05-13
---

![DFF1](/images/2022-01-26-D_FLIPFLOP/logic3.png)

# Truth Table

| &nbsp; &nbsp; clk &nbsp; &nbsp; | &nbsp; &nbsp; D &nbsp; &nbsp; | &nbsp; &nbsp; Q<sub>n+1</sub> &nbsp; &nbsp; |
|:---:|:---:|:---:|:---:|:---:|:---:|
|  X  |  X  |  0  |
|  0  |  X  |  Q<sub>n</sub>  |
|  1  |  0  |  0  |
|  1  |  1  |  1  |

---

# Logic

D Latch
![DLatch](/images/2022-05-13-D_LATCH/logic.png)

---

## Dataflow modeling

```verilog
module D_LATCH(
    q,
    q_,
    clk,
    pre_n,
    clr_n,
    d
    );
    
    output q;
    output q_;
    input en;
    input d;
    
    assign q = ~(q_ & ~(d & en));
    assign q_ = ~(q & ~(~(d & d) & en));
endmodule
```

## Behavioral modeling

```verilog
module D_Latch(
    q,
    q_,
    clk,
    pre_n,
    clr_n,
    d
    );
	
    output reg q;
    output q_;
    input en;
    input d;

    assign q_ = ~q;
    
	always@(en)
	begin
		q <= d;
	end
endmodule
```


---

# Simulation Source

```verilog
module Tb_D_Latch();
    reg en;
    reg D;
    wire Q;
    
    D_Latch sim_D(.q(Q), .en(en), .d(D));
    
    initial
    begin
        en = 1'b0;
        D = 1'b0;
    end
    
    initial
    begin
        main;
    end
    
    task main;
        fork
            en_gen;
            data;
        join
    endtask
    
    task en_gen;
        forever #20 en = ~en;
    endtask
    
    task data;
        forever #25 D = ~D;
    endtask
endmodule
```
---

# Simulation data

