<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1495' type='bool llvm::SelectionDAG::SignBitIsZero(llvm::SDValue Op, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='1493'>/// Return true if the sign bit of Op is known to be zero.
  /// We use this predicate to simplify operations downstream.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3625' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner9visitSDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3625' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner9visitSDIVEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3865' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitREMEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='3865' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitREMEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4169' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitIMINMAXEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='4170' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitIMINMAXEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='7457' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitSRAEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='7762' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitABSEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='9493' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitSIGN_EXTENDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12696' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15visitSINT_TO_FPEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12757' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner15visitUINT_TO_FPEPN4llvm6SDNodeE'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2266' ll='2269' type='bool llvm::SelectionDAG::SignBitIsZero(llvm::SDValue Op, unsigned int Depth = 0) const'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2264'>/// SignBitIsZero - Return true if the sign bit of Op is known to be zero.  We
/// use this predicate to simplify operations downstream.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1063' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel15isDSOffsetLegalEN4llvm7SDValueEjj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1430' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectMUBUFScratchOffenEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1678' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18SelectMOVRELOffsetEN4llvm7SDValueERS2_S3_'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2463' u='c' c='_ZL6getCmpRN4llvm12SelectionDAGENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='2463' u='c' c='_ZL6getCmpRN4llvm12SelectionDAGENS_7SDValueES2_NS_3ISD8CondCodeERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='4400' u='c' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20106' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20106' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='36602' u='c' c='_ZL18canReduceVMulWidthPN4llvm6SDNodeERNS_12SelectionDAGER10ShrinkMode'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41787' u='c' c='_ZL20combineGatherScatterPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='41914' u='c' c='_ZL15combineUIntToFPPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
