{"Guihai Yan": [0, ["Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1145/1815961.1816025", 12, "isca", 2010]], "Shang Wang": [0.0013271984935272485, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Colin Blundell": [0, ["RETCON: transactional repair without replay", ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"], "https://doi.org/10.1145/1815961.1815995", 12, "isca", 2010]], "Sarah Bird": [0, ["A case for FAME: FPGA architecture model execution", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12, "isca", 2010]], "Mithuna Thottethodi": [0, ["SieveStore: a highly-selective, ensemble-level disk cache for cost-performance", ["Timothy Pritchett", "Mithuna Thottethodi"], "https://doi.org/10.1145/1815961.1815982", 12, "isca", 2010]], "Tolga Soyata": [0, ["Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing", ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"], "https://doi.org/10.1145/1815961.1816012", 12, "isca", 2010]], "Brandon Lucia": [0, ["Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "https://doi.org/10.1145/1815961.1815987", 12, "isca", 2010], ["ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations", ["Brandon Lucia", "Luis Ceze", "Karin Strauss"], "https://doi.org/10.1145/1815961.1815988", 12, "isca", 2010]], "Norman P. Jouppi": [0, ["Rethinking DRAM design and organization for energy-constrained multi-cores", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12, "isca", 2010]], "Ruirui C. Huang": [0, ["IVEC: off-chip memory integrity protection for both security and reliability", ["Ruirui C. Huang", "G. Edward Suh"], "https://doi.org/10.1145/1815961.1816015", 12, "isca", 2010]], "Xiaowei Li": [0, ["Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1145/1815961.1816025", 12, "isca", 2010]], "Rajeev Balasubramonian": [0, ["Rethinking DRAM design and organization for energy-constrained multi-cores", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12, "isca", 2010]], "Wei Wu": [0.00018742437532637268, ["Reducing cache power with low-cost, multi-bit error-correcting codes", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11, "isca", 2010]], "Vilas Sridharan": [0, ["Using hardware vulnerability factors to enhance AVF analysis", ["Vilas Sridharan", "David R. Kaeli"], "https://doi.org/10.1145/1815961.1816023", 12, "isca", 2010]], "Al Davis": [0, ["Rethinking DRAM design and organization for energy-constrained multi-cores", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12, "isca", 2010]], "Moinuddin K. Qureshi": [0, ["Morphable memory system: a robust architecture for exploiting multi-level phase change memories", ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Montano", "John P. Karidis"], "https://doi.org/10.1145/1815961.1815981", 10, "isca", 2010]], "Hui Wu": [0.3193846419453621, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Chen Sun": [0.0011174077517352998, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010]], "Benjamin C. Lee": [4.366597204352729e-05, ["Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815967", 11, "isca", 2010], ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010], ["Web search using mobile cores: quantifying and mitigating the price of efficiency", ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "https://doi.org/10.1145/1815961.1816002", 12, "isca", 2010]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping", ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1815961.1816014", 12, "isca", 2010]], "Stephen Richardson": [0, ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Xiaochen Guo": [0, ["Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing", ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"], "https://doi.org/10.1145/1815961.1816012", 12, "isca", 2010]], "Sanjay J. Patel": [0, ["Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815967", 11, "isca", 2010], ["Cohesion: a hybrid memory model for accelerators", ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1145/1815961.1816019", 12, "isca", 2010]], "Krste Asanovic": [0, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010], ["A case for FAME: FPGA architecture model execution", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12, "isca", 2010]], "Scott Beamer": [0, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010]], "Srinivas Chennupaty": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Rebecca Berman": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Jose Gonzalez": [0, ["Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors", ["Enric Herrero", "Jose Gonzalez", "Ramon Canal"], "https://doi.org/10.1145/1815961.1816018", 10, "isca", 2010]], "Dinesh Somasekhar": [0, ["Reducing cache power with low-cost, multi-bit error-correcting codes", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11, "isca", 2010]], "John P. Karidis": [0, ["Morphable memory system: a robust architecture for exploiting multi-level phase change memories", ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Montano", "John P. Karidis"], "https://doi.org/10.1145/1815961.1815981", 10, "isca", 2010]], "Chris Wilkerson": [0, ["Reducing cache power with low-cost, multi-bit error-correcting codes", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11, "isca", 2010]], "Berkehan Ciftcioglu": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Dan Gibson": [0, ["Forwardflow: a scalable core for power-constrained CMPs", ["Dan Gibson", "David A. Wood"], "https://doi.org/10.1145/1815961.1815966", 12, "isca", 2010]], "Chita R. Das": [0, ["A\u00e9rgia: exploiting packet latency slack in on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1815961.1815976", 11, "isca", 2010]], "Per Hammarlund": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Megan Wachs": [0, ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Doug Burger": [0, ["Use ECP, not ECC, for hard failures in resistive memories", ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "https://doi.org/10.1145/1815961.1815980", 12, "isca", 2010]], "Dennis Abts": [0, ["Energy proportional datacenter networks", ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "https://doi.org/10.1145/1815961.1816004", 10, "isca", 2010]], "Jennifer Rexford": [0, ["NoHype: virtualized cloud infrastructure without the virtualization", ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "https://doi.org/10.1145/1815961.1816010", 12, "isca", 2010]], "Thomas Moscibroda": [0, ["A\u00e9rgia: exploiting packet latency slack in on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1815961.1815976", 11, "isca", 2010]], "Weiwu Hu": [0, ["LReplay: a pending period based deterministic replay scheme", ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "https://doi.org/10.1145/1815961.1815985", 11, "isca", 2010]], "Arun Raghavan": [0, ["RETCON: transactional repair without replay", ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"], "https://doi.org/10.1145/1815961.1815995", 12, "isca", 2010]], "Pranay Koka": [0, ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12, "isca", 2010]], "Hyesoon Kim": [0.997093603014946, ["An integrated GPU power and performance model", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1815961.1815998", 10, "isca", 2010]], "Sandhya Dwarkadas": [0, ["Sentry: light-weight auxiliary memory access control", ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "https://doi.org/10.1145/1815961.1816016", 12, "isca", 2010]], "Engin Ipek": [0, ["Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing", ["Xiaochen Guo", "Engin Ipek", "Tolga Soyata"], "https://doi.org/10.1145/1815961.1816012", 12, "isca", 2010]], "Jeffrey Stuecheli": [0, ["The virtual write queue: coordinating DRAM and last-level cache policies", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1145/1815961.1815972", 11, "isca", 2010]], "Khubaib": [0, ["Data marshaling for multi-core architectures", ["M. Aater Suleman", "Onur Mutlu", "Jose A. Joao", "Khubaib", "Yale N. Patt"], "https://doi.org/10.1145/1815961.1816020", 10, "isca", 2010]], "Daniel R. Johnson": [0, ["Cohesion: a hybrid memory model for accelerators", ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1145/1815961.1816019", 12, "isca", 2010]], "Changkyu Kim": [0.9941879659891129, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Olivier Temam": [0, ["The rebirth of neural networks", ["Olivier Temam"], "https://doi.org/10.1145/1815961.1816008", 0, "isca", 2010]], "Shuguang Feng": [0, ["Necromancer: enhancing system throughput by animating dead cores", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1145/1815961.1816024", 12, "isca", 2010]], "Aamer Jaleel": [0, ["High performance cache replacement using re-reference interval prediction (RRIP)", ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1815961.1815971", 12, "isca", 2010]], "Aqeel Mahesri": [0, ["Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815967", 11, "isca", 2010]], "Karthikeyan Sankaralingam": [0, ["Relax: an architectural framework for software recovery of hardware faults", ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/1815961.1816026", 12, "isca", 2010]], "Yale N. Patt": [0, ["Data marshaling for multi-core architectures", ["M. Aater Suleman", "Onur Mutlu", "Jose A. Joao", "Khubaib", "Yale N. Patt"], "https://doi.org/10.1145/1815961.1816020", 10, "isca", 2010]], "Ruiyang Wu": [0.00783080281689763, ["LReplay: a pending period based deterministic replay scheme", ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "https://doi.org/10.1145/1815961.1815985", 11, "isca", 2010]], "Srimat T. Chakradhar": [0, ["A dynamically configurable coprocessor for convolutional neural networks", ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "https://doi.org/10.1145/1815961.1815993", 11, "isca", 2010]], "Anthony D. Nguyen": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Srihari Cadambi": [0, ["A dynamically configurable coprocessor for convolutional neural networks", ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "https://doi.org/10.1145/1815961.1815993", 11, "isca", 2010]], "T. N. Vijaykumar": [0, ["Timetraveler: exploiting acyclic races for optimizing memory race recording", ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"], "https://doi.org/10.1145/1815961.1815986", 12, "isca", 2010]], "Ronald G. Dreslinski": [0, ["Evolution of thread-level parallelism in desktop applications", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Krisztian Flautner"], "https://doi.org/10.1145/1815961.1816000", 12, "isca", 2010]], "Alok Garg": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Joel S. Emer": [0, ["High performance cache replacement using re-reference interval prediction (RRIP)", ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1815961.1815971", 12, "isca", 2010]], "Luis Alfonso Lastras-Montano": [0, ["Morphable memory system: a robust architecture for exploiting multi-level phase change memories", ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Montano", "John P. Karidis"], "https://doi.org/10.1145/1815961.1815981", 10, "isca", 2010]], "Nadathur Satish": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Rehan Hameed": [0, ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Jatin Chhugani": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Vladimir Stojanovic": [0, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010]], "Yinhe Han": [0.005291704321280122, ["Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1145/1815961.1816025", 12, "isca", 2010]], "Herb Schwetman": [0, ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12, "isca", 2010]], "Christopher Batten": [0, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010]], "Niladrish Chatterjee": [0, ["Rethinking DRAM design and organization for energy-constrained multi-cores", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12, "isca", 2010]], "Yasuko Watanabe": [0, ["WiDGET: Wisconsin decoupled grid execution tiles", ["Yasuko Watanabe", "John D. Davis", "David A. Wood"], "https://doi.org/10.1145/1815961.1815965", 12, "isca", 2010]], "Nak Hee Seong": [0, ["Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping", ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1815961.1816014", 12, "isca", 2010]], "Venkata Jakkula": [0, ["A dynamically configurable coprocessor for convolutional neural networks", ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "https://doi.org/10.1145/1815961.1815993", 11, "isca", 2010]], "Henry Cook": [0, ["A case for FAME: FPGA architecture model execution", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12, "isca", 2010]], "Mikhail Smelyanskiy": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Ronak Singhal": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Philip M. Wells": [0, ["Energy proportional datacenter networks", ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "https://doi.org/10.1145/1815961.1816004", 10, "isca", 2010]], "Michele Franceschini": [0, ["Morphable memory system: a robust architecture for exploiting multi-level phase change memories", ["Moinuddin K. Qureshi", "Michele Franceschini", "Luis Alfonso Lastras-Montano", "John P. Karidis"], "https://doi.org/10.1145/1815961.1815981", 10, "isca", 2010]], "David Daly": [0, ["The virtual write queue: coordinating DRAM and last-level cache policies", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1145/1815961.1815972", 11, "isca", 2010]], "Marc de Kruijf": [0, ["Relax: an architectural framework for software recovery of hardware faults", ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/1815961.1816026", 12, "isca", 2010]], "Hans-Juergen Boehm": [0, ["Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "https://doi.org/10.1145/1815961.1815987", 12, "isca", 2010]], "Christos Kozyrakis": [0, ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Tianshi Chen": [0, ["LReplay: a pending period based deterministic replay scheme", ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "https://doi.org/10.1145/1815961.1815985", 11, "isca", 2010]], "Zhangxi Tan": [0, ["A case for FAME: FPGA architecture model execution", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12, "isca", 2010]], "Ron Ho": [0, ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12, "isca", 2010]], "Thomas W. Barr": [0, ["Translation caching: skip, don't walk (the page table)", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/1815961.1815970", 12, "isca", 2010]], "Peter Klausler": [0, ["Energy proportional datacenter networks", ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "https://doi.org/10.1145/1815961.1816004", 10, "isca", 2010]], "Shih-Lien Lu": [0, ["Reducing cache power with low-cost, multi-bit error-correcting codes", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11, "isca", 2010]], "Zeshan Chishti": [0, ["Reducing cache power with low-cost, multi-bit error-correcting codes", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11, "isca", 2010]], "Ashok V. Krishnamoorthy": [0, ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12, "isca", 2010]], "Jianyun Hu": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Steven S. Lumetta": [0, ["Cohesion: a hybrid memory model for accelerators", ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1145/1815961.1816019", 12, "isca", 2010]], "Enric Herrero": [0, ["Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors", ["Enric Herrero", "Jose Gonzalez", "Ramon Canal"], "https://doi.org/10.1145/1815961.1816018", 10, "isca", 2010]], "Daehyun Kim": [0.9972383975982666, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Scott A. Mahlke": [0, ["Necromancer: enhancing system throughput by animating dead cores", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1145/1815961.1816024", 12, "isca", 2010]], "Xiaoyao Liang": [0, ["Leveraging the core-level complementary effects of PVT variations to reduce timing emergencies in multi-core processors", ["Guihai Yan", "Xiaoyao Liang", "Yinhe Han", "Xiaowei Li"], "https://doi.org/10.1145/1815961.1816025", 12, "isca", 2010]], "Sunpyo Hong": [0.9980526715517044, ["An integrated GPU power and performance model", ["Sunpyo Hong", "Hyesoon Kim"], "https://doi.org/10.1145/1815961.1815998", 10, "isca", 2010]], "David R. Kaeli": [0, ["Using hardware vulnerability factors to enhance AVF analysis", ["Vilas Sridharan", "David R. Kaeli"], "https://doi.org/10.1145/1815961.1816023", 12, "isca", 2010]], "Aniruddha N. Udipi": [0, ["Rethinking DRAM design and organization for energy-constrained multi-cores", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12, "isca", 2010]], "Charles P. Thacker": [0, ["Improving the future by examining the past", ["Charles P. Thacker"], "https://doi.org/10.1145/1815961.1816006", 0, "isca", 2010]], "John H. Kelm": [0, ["Cohesion: a hybrid memory model for accelerators", ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1145/1815961.1816019", 12, "isca", 2010]], "Timothy Pritchett": [0, ["SieveStore: a highly-selective, ensemble-level disk cache for cost-performance", ["Timothy Pritchett", "Mithuna Thottethodi"], "https://doi.org/10.1145/1815961.1815982", 12, "isca", 2010]], "Yong-Jin Kwon": [0.5, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010]], "Wajahat Qadeer": [0, ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Haicheng Wu": [0.00016471853086841293, ["Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications", ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "https://doi.org/10.1145/1815961.1815996", 10, "isca", 2010]], "Mark Horowitz": [0, ["Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815967", 11, "isca", 2010], ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Dong Hyuk Woo": [0.9880758374929428, ["Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping", ["Nak Hee Seong", "Dong Hyuk Woo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1815961.1816014", 12, "isca", 2010]], "Manish Jain": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Jakub Szefer": [0, ["NoHype: virtualized cloud infrastructure without the virtualization", ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "https://doi.org/10.1145/1815961.1816010", 12, "isca", 2010]], "David A. Patterson": [0, ["A case for FAME: FPGA architecture model execution", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12, "isca", 2010]], "Michael Deisher": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Reetuparna Das": [0, ["A\u00e9rgia: exploiting packet latency slack in on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1815961.1815976", 11, "isca", 2010]], "Faraz Ahmad": [0, ["Timetraveler: exploiting acyclic races for optimizing memory race recording", ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"], "https://doi.org/10.1145/1815961.1815986", 12, "isca", 2010]], "Alan L. Cox": [0, ["Translation caching: skip, don't walk (the page table)", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/1815961.1815970", 12, "isca", 2010]], "William J. Dally": [0, ["Moving the needle, computer architecture research in academe and industry", ["William J. Dally"], "https://doi.org/10.1145/1815961.1815963", 0, "isca", 2010]], "G. Edward Suh": [4.7297046487648764e-11, ["IVEC: off-chip memory integrity protection for both security and reliability", ["Ruirui C. Huang", "G. Edward Suh"], "https://doi.org/10.1145/1815961.1816015", 12, "isca", 2010]], "Milo M. K. Martin": [0, ["RETCON: transactional repair without replay", ["Colin Blundell", "Arun Raghavan", "Milo M. K. Martin"], "https://doi.org/10.1145/1815961.1815995", 12, "isca", 2010]], "John D. Davis": [0, ["WiDGET: Wisconsin decoupled grid execution tiles", ["Yasuko Watanabe", "John D. Davis", "David A. Wood"], "https://doi.org/10.1145/1815961.1815965", 12, "isca", 2010]], "Ramon Canal": [0, ["Elastic cooperative caching: an autonomous dynamically adaptive memory hierarchy for chip multiprocessors", ["Enric Herrero", "Jose Gonzalez", "Ramon Canal"], "https://doi.org/10.1145/1815961.1816018", 10, "isca", 2010]], "Lizy K. John": [0, ["The virtual write queue: coordinating DRAM and last-level cache policies", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1145/1815961.1815972", 11, "isca", 2010]], "Michael C. Huang": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Pradeep Dubey": [0, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Peng Liu": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Arrvindh Shriraman": [0, ["Sentry: light-weight auxiliary memory access control", ["Arrvindh Shriraman", "Sandhya Dwarkadas"], "https://doi.org/10.1145/1815961.1816016", 12, "isca", 2010]], "Eric Keller": [0, ["NoHype: virtualized cloud infrastructure without the virtualization", ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "https://doi.org/10.1145/1815961.1816010", 12, "isca", 2010]], "Duncan Moore": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Stijn Eyerman": [0, ["Modeling critical sections in Amdahl's law and its implications for multicore design", ["Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1145/1815961.1816011", 9, "isca", 2010]], "Jing Xue": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Hillery C. Hunter": [0, ["The virtual write queue: coordinating DRAM and last-level cache policies", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1145/1815961.1815972", 11, "isca", 2010]], "Alex Solomatnikov": [0, ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Shantanu Gupta": [0, ["Necromancer: enhancing system throughput by animating dead cores", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1145/1815961.1816024", 12, "isca", 2010]], "Eby G. Friedman": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Michael O. McCracken": [0, ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12, "isca", 2010]], "Hong Liu": [0, ["Energy proportional datacenter networks", ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "https://doi.org/10.1145/1815961.1816004", 10, "isca", 2010]], "Karin Strauss": [0, ["Use ECP, not ECC, for hard failures in resistive memories", ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "https://doi.org/10.1145/1815961.1815980", 12, "isca", 2010], ["Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "https://doi.org/10.1145/1815961.1815987", 12, "isca", 2010], ["ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations", ["Brandon Lucia", "Luis Ceze", "Karin Strauss"], "https://doi.org/10.1145/1815961.1815988", 12, "isca", 2010]], "Onur Mutlu": [0, ["A\u00e9rgia: exploiting packet latency slack in on-chip networks", ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "https://doi.org/10.1145/1815961.1815976", 11, "isca", 2010], ["Data marshaling for multi-core architectures", ["M. Aater Suleman", "Onur Mutlu", "Jose A. Joao", "Khubaib", "Yale N. Patt"], "https://doi.org/10.1145/1815961.1816020", 10, "isca", 2010]], "Lieven Eeckhout": [0, ["Modeling critical sections in Amdahl's law and its implications for multicore design", ["Stijn Eyerman", "Lieven Eeckhout"], "https://doi.org/10.1145/1815961.1816011", 9, "isca", 2010]], "Janghaeng Lee": [0.9999387562274933, ["Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications", ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "https://doi.org/10.1145/1815961.1815996", 10, "isca", 2010]], "Kevin Skadron": [0, ["Dynamic warp subdivision for integrated branch and memory divergence tolerance", ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"], "https://doi.org/10.1145/1815961.1815992", 12, "isca", 2010]], "Yunji Chen": [0, ["LReplay: a pending period based deterministic replay scheme", ["Yunji Chen", "Weiwu Hu", "Tianshi Chen", "Ruiyang Wu"], "https://doi.org/10.1145/1815961.1815985", 11, "isca", 2010]], "Gabriel H. Loh": [0, ["Use ECP, not ECC, for hard failures in resistive memories", ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "https://doi.org/10.1145/1815961.1815980", 12, "isca", 2010]], "Jose A. Joao": [0, ["Data marshaling for multi-core architectures", ["M. Aater Suleman", "Onur Mutlu", "Jose A. Joao", "Khubaib", "Yale N. Patt"], "https://doi.org/10.1145/1815961.1816020", 10, "isca", 2010]], "Stuart E. Schechter": [0, ["Use ECP, not ECC, for hard failures in resistive memories", ["Stuart E. Schechter", "Gabriel H. Loh", "Karin Strauss", "Doug Burger"], "https://doi.org/10.1145/1815961.1815980", 12, "isca", 2010]], "M. Aater Suleman": [0, ["Data marshaling for multi-core architectures", ["M. Aater Suleman", "Onur Mutlu", "Jose A. Joao", "Khubaib", "Yale N. Patt"], "https://doi.org/10.1145/1815961.1816020", 10, "isca", 2010]], "Amin Ansari": [0, ["Necromancer: enhancing system throughput by animating dead cores", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "https://doi.org/10.1145/1815961.1816024", 12, "isca", 2010]], "David A. Wood": [0, ["WiDGET: Wisconsin decoupled grid execution tiles", ["Yasuko Watanabe", "John D. Davis", "David A. Wood"], "https://doi.org/10.1145/1815961.1815965", 12, "isca", 2010], ["Forwardflow: a scalable core for power-constrained CMPs", ["Dan Gibson", "David A. Wood"], "https://doi.org/10.1145/1815961.1815966", 12, "isca", 2010]], "Ioannis Savidis": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Dimitris Kaseridis": [0, ["The virtual write queue: coordinating DRAM and last-level cache policies", ["Jeffrey Stuecheli", "Dimitris Kaseridis", "David Daly", "Hillery C. Hunter", "Lizy K. John"], "https://doi.org/10.1145/1815961.1815972", 11, "isca", 2010]], "Vijayaraghavan Soundararajan": [0, ["The impact of management operations on the virtualized datacenter", ["Vijayaraghavan Soundararajan", "Jennifer M. Anderson"], "https://doi.org/10.1145/1815961.1816003", 12, "isca", 2010]], "Gwendolyn Voskuilen": [0, ["Timetraveler: exploiting acyclic races for optimizing memory race recording", ["Gwendolyn Voskuilen", "Faraz Ahmad", "T. N. Vijaykumar"], "https://doi.org/10.1145/1815961.1815986", 12, "isca", 2010]], "David Tarjan": [0, ["Dynamic warp subdivision for integrated branch and memory divergence tolerance", ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"], "https://doi.org/10.1145/1815961.1815992", 12, "isca", 2010]], "William Tuohy": [0, ["Cohesion: a hybrid memory model for accelerators", ["John H. Kelm", "Daniel R. Johnson", "William Tuohy", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1145/1815961.1816019", 12, "isca", 2010]], "Madhumitha Ravichandran": [0, ["Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications", ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "https://doi.org/10.1145/1815961.1815996", 10, "isca", 2010]], "Kevin B. Theobald": [0, ["High performance cache replacement using re-reference interval prediction (RRIP)", ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1815961.1815971", 12, "isca", 2010]], "Luis Ceze": [0, ["Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "https://doi.org/10.1145/1815961.1815987", 12, "isca", 2010], ["ColorSafe: architectural support for debugging and dynamically avoiding multi-variable atomicity violations", ["Brandon Lucia", "Luis Ceze", "Karin Strauss"], "https://doi.org/10.1145/1815961.1815988", 12, "isca", 2010]], "Krisztian Flautner": [0, ["Evolution of thread-level parallelism in desktop applications", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Krisztian Flautner"], "https://doi.org/10.1145/1815961.1816000", 12, "isca", 2010]], "Nathan Clark": [0, ["Thread tailor: dynamically weaving threads together for efficient, adaptive parallel applications", ["Janghaeng Lee", "Haicheng Wu", "Madhumitha Ravichandran", "Nathan Clark"], "https://doi.org/10.1145/1815961.1815996", 10, "isca", 2010]], "Xuezhe Zheng": [0, ["Silicon-photonic network architectures for scalable, power-efficient multi-chip systems", ["Pranay Koka", "Michael O. McCracken", "Herb Schwetman", "Xuezhe Zheng", "Ron Ho", "Ashok V. Krishnamoorthy"], "https://doi.org/10.1145/1815961.1815977", 12, "isca", 2010]], "Trevor N. Mudge": [0, ["Evolution of thread-level parallelism in desktop applications", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Krisztian Flautner"], "https://doi.org/10.1145/1815961.1816000", 12, "isca", 2010]], "Simon C. Steely Jr.": [0, ["High performance cache replacement using re-reference interval prediction (RRIP)", ["Aamer Jaleel", "Kevin B. Theobald", "Simon C. Steely Jr.", "Joel S. Emer"], "https://doi.org/10.1145/1815961.1815971", 12, "isca", 2010]], "Vijay Janapa Reddi": [0, ["Web search using mobile cores: quantifying and mitigating the price of efficiency", ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "https://doi.org/10.1145/1815961.1816002", 12, "isca", 2010]], "Trishul M. Chilimbi": [0, ["Web search using mobile cores: quantifying and mitigating the price of efficiency", ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "https://doi.org/10.1145/1815961.1816002", 12, "isca", 2010]], "Ruby B. Lee": [5.768341138079336e-09, ["NoHype: virtualized cloud infrastructure without the virtualization", ["Eric Keller", "Jakub Szefer", "Jennifer Rexford", "Ruby B. Lee"], "https://doi.org/10.1145/1815961.1816010", 12, "isca", 2010]], "Shaz Qadeer": [0, ["Conflict exceptions: simplifying concurrent language semantics with precise hardware exceptions for data-races", ["Brandon Lucia", "Luis Ceze", "Karin Strauss", "Shaz Qadeer", "Hans-Juergen Boehm"], "https://doi.org/10.1145/1815961.1815987", 12, "isca", 2010]], "Murugan Sankaradass": [0, ["A dynamically configurable coprocessor for convolutional neural networks", ["Srimat T. Chakradhar", "Murugan Sankaradass", "Venkata Jakkula", "Srihari Cadambi"], "https://doi.org/10.1145/1815961.1815993", 11, "isca", 2010]], "Victor W. Lee": [6.625428721276916e-12, ["Debunking the 100X GPU vs. CPU myth: an evaluation of throughput computing on CPU and GPU", ["Victor W. Lee", "Changkyu Kim", "Jatin Chhugani", "Michael Deisher", "Daehyun Kim", "Anthony D. Nguyen", "Nadathur Satish", "Mikhail Smelyanskiy", "Srinivas Chennupaty", "Per Hammarlund", "Ronak Singhal", "Pradeep Dubey"], "https://doi.org/10.1145/1815961.1816021", 10, "isca", 2010]], "Alaa R. Alameldeen": [0, ["Reducing cache power with low-cost, multi-bit error-correcting codes", ["Chris Wilkerson", "Alaa R. Alameldeen", "Zeshan Chishti", "Wei Wu", "Dinesh Somasekhar", "Shih-Lien Lu"], "https://doi.org/10.1145/1815961.1815973", 11, "isca", 2010]], "Scott Rixner": [0, ["Translation caching: skip, don't walk (the page table)", ["Thomas W. Barr", "Alan L. Cox", "Scott Rixner"], "https://doi.org/10.1145/1815961.1815970", 12, "isca", 2010]], "Ajay Joshi": [0, ["Re-architecting DRAM memory systems with monolithically integrated silicon photonics", ["Scott Beamer", "Chen Sun", "Yong-Jin Kwon", "Ajay Joshi", "Christopher Batten", "Vladimir Stojanovic", "Krste Asanovic"], "https://doi.org/10.1145/1815961.1815978", 12, "isca", 2010]], "Geoffrey Blake": [0, ["Evolution of thread-level parallelism in desktop applications", ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge", "Krisztian Flautner"], "https://doi.org/10.1145/1815961.1816000", 12, "isca", 2010]], "Kushagra Vaid": [0, ["Web search using mobile cores: quantifying and mitigating the price of efficiency", ["Vijay Janapa Reddi", "Benjamin C. Lee", "Trishul M. Chilimbi", "Kushagra Vaid"], "https://doi.org/10.1145/1815961.1816002", 12, "isca", 2010]], "Omid Azizi": [0, ["Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis", ["Omid Azizi", "Aqeel Mahesri", "Benjamin C. Lee", "Sanjay J. Patel", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815967", 11, "isca", 2010], ["Understanding sources of inefficiency in general-purpose chips", ["Rehan Hameed", "Wajahat Qadeer", "Megan Wachs", "Omid Azizi", "Alex Solomatnikov", "Benjamin C. Lee", "Stephen Richardson", "Christos Kozyrakis", "Mark Horowitz"], "https://doi.org/10.1145/1815961.1815968", 11, "isca", 2010]], "Mary Jane Irwin": [0, ["Shared caches in multicores: the good, the bad, and the ugly", ["Mary Jane Irwin"], "https://doi.org/10.1145/1815961.1815990", 0, "isca", 2010]], "Gary Wicks": [0, ["An intra-chip free-space optical interconnect", ["Jing Xue", "Alok Garg", "Berkehan Ciftcioglu", "Jianyun Hu", "Shang Wang", "Ioannis Savidis", "Manish Jain", "Rebecca Berman", "Peng Liu", "Michael C. Huang", "Hui Wu", "Eby G. Friedman", "Gary Wicks", "Duncan Moore"], "https://doi.org/10.1145/1815961.1815975", 12, "isca", 2010]], "Naveen Muralimanohar": [0, ["Rethinking DRAM design and organization for energy-constrained multi-cores", ["Aniruddha N. Udipi", "Naveen Muralimanohar", "Niladrish Chatterjee", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "https://doi.org/10.1145/1815961.1815983", 12, "isca", 2010]], "Andrew Waterman": [0, ["A case for FAME: FPGA architecture model execution", ["Zhangxi Tan", "Andrew Waterman", "Henry Cook", "Sarah Bird", "Krste Asanovic", "David A. Patterson"], "https://doi.org/10.1145/1815961.1815999", 12, "isca", 2010]], "Shuou Nomura": [0, ["Relax: an architectural framework for software recovery of hardware faults", ["Marc de Kruijf", "Shuou Nomura", "Karthikeyan Sankaralingam"], "https://doi.org/10.1145/1815961.1816026", 12, "isca", 2010]], "Michael R. Marty": [0, ["Energy proportional datacenter networks", ["Dennis Abts", "Michael R. Marty", "Philip M. Wells", "Peter Klausler", "Hong Liu"], "https://doi.org/10.1145/1815961.1816004", 10, "isca", 2010]], "Jiayuan Meng": [0, ["Dynamic warp subdivision for integrated branch and memory divergence tolerance", ["Jiayuan Meng", "David Tarjan", "Kevin Skadron"], "https://doi.org/10.1145/1815961.1815992", 12, "isca", 2010]], "Jennifer M. Anderson": [0, ["The impact of management operations on the virtualized datacenter", ["Vijayaraghavan Soundararajan", "Jennifer M. Anderson"], "https://doi.org/10.1145/1815961.1816003", 12, "isca", 2010]]}