/*
 * Copyright (C) 2013 Sensity Systems, Inc.
 *
 * CONFIDENTIAL AND PROPRIETARY.
 */

/dts-v1/;

#include "imx6dl.dtsi"

/ {
	model = "Sensity Systems Medianode";
	compatible = "sensity,medianode", "fsl,imx6dl";

	aliases {
		mxcfb0 = &mxcfb1;
	};

	memory {
		reg = <0x10000000 0x40000000>;
	};

	pwm-floods {
		compatible = "pwm-leds";

		flood0 {
			label = "medianode::flood0";
			pwms = <&pwm1 0 20000>;	/*  50KHz cycle  */
			max-brightness = <255>;
		};
		flood1 {
			label = "medianode::flood1";
			pwms = <&pwm2 0 20000>;	/*  50KHz cycle  */
			max-brightness = <255>;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	/*
	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		mode_str ="LDB-XGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
	*/

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";

		pcie1_fixed_3v3: pcie1-fixed-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "pcie1-fixed-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio3 19 0>;
			enable-active-high;
			regulator-always-on;
		};

		pcie2_fixed_3v3: pcie2-fixed-3v3 {
			compatible = "regulator-fixed";
			regulator-name = "pcie2-fixed-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio1 27 0>;
			enable-active-high;
			regulator-always-on;
		};
	};

	rfkill_slot1: rfkill-slot1 {
		compatible = "rfkill-gpio";
		rfkill-name = "pcie-slot1";
		rfkill-type = <5>;
		gpios = <&gpio4 14 0>;
		gpio-names = "shutdown";
		enable-quirk;
	};

	rfkill_slot2: rfkill-slot2 {
		compatible = "rfkill-gpio";
		rfkill-name = "pcie-slot2";
		rfkill-type = <5>;
		gpios = <&gpio3 31 0>;
		gpio-names = "shutdown";
	};
};

/*  Use native chipselects for all SPI channels.  */
&ecspi1 {
	/*  All signals go out on connector J23.  */
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <0>;		// <&gpio4 9 0>;	/*  KEY_ROW1  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1_mn>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <12000000>;
		reg = <0>;
	};
};

&ecspi2 {
	/*  All signals go out on connector J23.  */
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <0>;		// <&gpio2 26 0>;	/*  EIM_RW  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2_mn>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <12000000>;
		reg = <0>;
	};
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>;	/*  DISP0_DAT03  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3_mn>;
	status = "okay";

	spi_uart: sc16is7x2@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "nxp,sc16is7x2";
		spi-max-frequency = <4000000>;
		reg = <0>;
		uartclk = <1843200>;
		rst_gpio = <&gpio6 16 1>;
		uart_base = <0>;
		gpio_base = <224>;	/*  <&gpio7 0 0> ?  */
		interrupt-parent = <&gpio1>;
		interrupts = <0 2>;
	};

//	/*  Entry for basic bus testing.  */
//	spidev@0 {
//		compatible = "spidev";
//		spi-max-frequency = <12000000>;
//		reg = <0>;
//	};
};

&ecspi4 {
	/*  All signals go out on connector J23.  */
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <0>;		// <&gpio3 20 0>;	/*  EIM_D20  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4_mn>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <12000000>;
		reg = <0>;
	};
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec_2>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default" , "recovery";
	pinctrl-0 = <&pinctrl_i2c1_2>;	/*  "CSI DATA" pins.  */
	pinctrl-1 = <&pinctrl_i2c1_2_recovery>;
	sda-gpio = <&gpio5 26 0>;
	scl-gpio = <&gpio5 27 0>;
	status = "okay";

	/*  Toshiba MIPI bridge 0 on parallel interface: CPLBTX->CPLBRX(MIPI-Rx Parallel-Tx) */
	tc_mipi_bridge_0: tc_mipi_bridge@0e {
		compatible = "toshiba,tc_mipi_bridge";
		reg = <0x0e>;
		tc_mipi_bridge = <0>;
	};

	mma8451@1c {
		compatible = "fsl,mma8451";
		reg = <0x1c>;
		position = <1>;
		//vdd-supply = <&reg_sensor>;
		//vddio-supply = <&reg_sensor>;
	};

	/*  LTC3676 PMIC.  (Appears on schematic as LTM3676IUJ.)  */
	ltc3676@3c {
		compatible = "ltc,3676";
		reg = <0x3c>;
	};

	/*  SE95 temperature sensor.  */
	se95@48 {
		compatible = "nxp,se95";
		reg = <0x48>;
	};

	eeprom@50 {
		compatible = "atmel,24c512";
		reg = <0x50>;
		pagesize = <128>;
	};

	/*  ISL1220 RTC  */
	isl1220@6f {
		compatible = "isl,1220", "isl,1208", "isl,12022";
		reg = <0x6f>;
	};

	/*  PI7C9X2G303EL PCIe switch  */
};

&i2c2 {
	/*  All signals go out on connector J23.  */
	clock-frequency = <100000>;
	pinctrl-names = "default", "recovery";
	pinctrl-0 = <&pinctrl_i2c2_2>;	/*  "KEY COL/ROW" pins.  */
	pinctrl-1 = <&pinctrl_i2c2_2_recovery>;
	scl-gpio = <&gpio4 12 0>;
	sda-gpio = <&gpio4 13 0>;
	status = "okay";

	/* PCA9546 I2C multiplexer */
	i2cmux@70 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "nxp,pca9546";
		reg = <0x70>;
	        i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <0>;
		};
		i2c@1 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <1>;
		};
		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <2>;
		};
		i2c@3 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "nxp,pca954x-bus";
			reg = <3>;
		};
	};

	/* PCA9557 I/O expander */
	io_expander@18 {
		compatible = "nxp,pca9557";
		gpio-controller;
		#gpio-cells = <2>;
		gpio_base = <248>;	/* /sys/kernel/debug/gpio */
		reg = <0x18>;
	};

	/*  Toshiba MIPI bridge 1 on MIPI interface/channel: Parallel-Rx MIPI-Tx */
	tc_mipi_bridge_1: tc_mipi_bridge@0e {
		compatible = "toshiba,tc_mipi_bridge";
		reg = <0x0e>;
		tc_mipi_bridge = <1>;
	};

	/* MAX9271 serializer */
	max9271@40 {
		compatible = "maxim,max9271";
		reg = <0x40>;
	};

	/* MAX9272 deserializer */
	max9272@48 {
		compatible = "maxim,max9272";
		reg = <0x48>;
	};

	/* Drive HDMI via I2C */
	mxc_hdmi_i2c@50 {
		compatible = "fsl,mxc_hdmi_i2c";
		reg = <0x50>;
	};

	/* Aptina 0100 camera sensor */
	ap0100_m034@5d {
		compatible = "aptina,ap0100_m034";
		reg = <0x5d>;
	};

	/* Camera driver on parallel interface */
	ssmn_parallel@7e {
		compatible = "sensity,ssmn_parallel";
		reg = <0x7e>; /* A dummy I2C slave address */
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_2_mn>;
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		gpr = <&gpr>;
	};

	/* Camera driver on MIPI interface */
	ssmn_mipi@7f {
		compatible = "sensity,ssmn_mipi";
		reg = <0x7f>; /* A dummy I2C slave address */
		clocks = <&clks 201>;
		clock-names = "csi_mclk";
		csi_id = <1>;
		mclk = <24000000>;
		mclk_source = <0>;
		gpr = <&gpr>;
	};
};

&i2c3 {
	/*  All signals go out on mini PCIe bus connectors.  */
	clock-frequency = <400000>;
	pinctrl-names = "default", "recovery";
	pinctrl-0 = <&pinctrl_i2c3_2>;	/*  "GPIO[36]" pins.  */
	pinctrl-1 = <&pinctrl_i2c3_2_recovery>;
	status = "okay";
	scl-gpio = <&gpio1 3 0>;
	sda-gpio = <&gpio1 6 0>;

};

&i2c4 {
	/*
	 * All signals go out on connectors J19 external sensor bus
	 * and J24 audio pod.
	 */
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4_1>;	/*  "ENET TX" pins.  */
	status = "okay";

};

&usdhc3 {
	/*  FIXME: Reconfigure for 100MHz operation.  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3_2>;
	cd-gpios = <&gpio6 11 0>;
	no-1-8-v;
	status = "okay";
};

&usdhc4 {
	/*  FIXME: Reconfigure for 100MHz operation.  */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4_1>;
	no-1-8-v;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_4>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 0>;
	status = "okay";
};

&pcie {
	reset-gpio = <&gpio7 12 0>;
	wake-up-gpio = <&gpio1 5 0>;	/*, <&gpio1 7 0>;  */
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_2>;	/*  DISP0_DAT8  */
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2_1>;	/*  DISP0_DAT9  */
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1_1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2_1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3_2>;	/*  EIM_D{24,25}  */
	status = "okay";
};

&usbh1 {
	//vbus-supply = <&reg_usb_h1_vbus>;
	status = "okay";
};

&usbotg {
	//vbus-supply = <&reg_usb_otg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg_2>;
	disable-over-current;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_mn>;

	i2c1 {
		pinctrl_i2c1_2_recovery: i2c1grp-2-recovery {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 0x4001b8b1
			>;
		};
	};
	i2c2 {
		pinctrl_i2c2_2_recovery: i2c2grp-2-recovery {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x4001b8b1
			>;
		};
	};
	i2c3 {
		pinctrl_i2c3_2_recovery: i2c3grp-2-recovery {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x4001b8b1
				MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x4001b8b1
			>;
		};
	};

	ecspi1 {
		pinctrl_ecspi1_mn: ecspi1grp-mn {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	0x100b1
				MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	0x100b1
				MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	0x100b1
				MX6QDL_PAD_GPIO_19__ECSPI1_RDY		0x100b0
				MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0		0x100b0
			>;
		};
	};

	ecspi2 {
		pinctrl_ecspi2_mn: ecspi2grp-mn {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	0x1b0b1
				MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	0x1b0b1
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK		0x1b0b1
				MX6QDL_PAD_EIM_A25__ECSPI2_RDY		0x1b0b0
				MX6QDL_PAD_EIM_RW__ECSPI2_SS0		0x1b0b0
			>;
		};
	};

	ecspi3 {
		pinctrl_ecspi3_mn: ecspi3grp-mn {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x400100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x100b1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1a090
				/*  This should probably be somewhere else.  */
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x1a090
			>;
		};
	};

	ecspi4 {
		pinctrl_ecspi4_mn: ecspi4grp-mn {
			fsl,pins = <
				MX6QDL_PAD_EIM_D22__ECSPI4_MISO		0x100b1
				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI		0x100b1
				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK		0x100b1
				MX6QDL_PAD_EIM_D20__ECSPI4_SS0		0x100b0
			>;
		};
	};

	enet {
		/*
		 * Same as pinctrl_enet_1, but with no mapping for ENET_REF_CLK
		 * or ENET_TX_EN; add mapping for ENET_CRS_DV -> GPIO1_25
		 */
		pinctrl_enet_4: enetgrp-4 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC         0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25    0x1b0b0
			>;
		};
	};

	pwm1 {
		pinctrl_pwm1_2: pwm1grp-2 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT	0x1b0b1
			>;
		};

		pinctrl_pwm1_3: pwm1grp-3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__PWM1_OUT	0x1b0b1
			>;
		};
	};

	pwm2 {
		pinctrl_pwm2_1: pwm2grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT	0x1b0b1
			>;
		};

		pinctrl_pwm2_2: pwm2grp-2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__PWM2_OUT	0x1b0b1
			>;
		};

		pinctrl_pwm2_3: pwm2grp-3 {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__PWM2_OUT	0x1b0b1
			>;
		};
	};

	uart3 {
		pinctrl_uart3_2: uart3grp-2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
			>;
		};
	};
#define SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW 0x400100b1
#define SION_HYS_PKDIS_ODEN_100MHZ_40Z_FSLEW 0x400108b1
#define HYS_PU100K_ODDIS_100MHZ_40Z_FSLEW     0x0001b0b1
	/*  Why did I do this?  */
	hog {
		pinctrl_hog_mn: hoggrp-mn {
			fsl,pins = <
				/*  SPI DUART IRQ line.  */
				MX6QDL_PAD_GPIO_0__GPIO1_IO00	0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12   SION_HYS_PKDIS_ODEN_100MHZ_40Z_FSLEW   /*204 pcie reset-gpio*/
				MX6QDL_PAD_EIM_D19__GPIO3_IO19   SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 83 pcie1 power-on-gpio*/
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 27 pcie2 power-on-gpio*/
				MX6QDL_PAD_GPIO_5__GPIO1_IO05         HYS_PU100K_ODDIS_100MHZ_40Z_FSLEW /*  5 pcie1 wake-up-gpio*/
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14  SION_HYS_PKDIS_ODEN_100MHZ_40Z_FSLEW   /*110 pcie1 disable-gpio*/
				MX6QDL_PAD_GPIO_7__GPIO1_IO07         HYS_PU100K_ODDIS_100MHZ_40Z_FSLEW /*  7 pcie2 wake-up-gpio*/
				MX6QDL_PAD_EIM_D31__GPIO3_IO31   SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 95 pcie2 disable-gpio*/
				MX6QDL_PAD_EIM_D30__GPIO3_IO30	 SION_HYS_PKDIS_ODDIS_100MHZ_40Z_FSLEW  /* 94 light control*/
			>;
		};
	};

	ipu1_2 { /* parallel camera , no data enable*/
		pinctrl_ipu1_2_mn: ipu1grp-2mn {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12    0x80000000
				MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13    0x80000000
				MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14    0x80000000
				MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15    0x80000000
				MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16    0x80000000
				MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17    0x80000000
				MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18    0x80000000
				MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19    0x80000000
				MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK   0x80000000
				MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC      0x80000000
				MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC     0x80000000
			>;
		};
	};
//---
//	hog {
//		pinctrl_hog_2: hoggrp-2 {
//			fsl,pins = <
//				/* MAX17135 */
//				MX6QDL_PAD_EIM_A17__GPIO2_IO21 0x80000000
//				MX6QDL_PAD_EIM_D17__GPIO3_IO17 0x80000000
//				MX6QDL_PAD_EIM_D20__GPIO3_IO20 0x80000000
//				MX6QDL_PAD_EIM_A18__GPIO2_IO20 0x80000000
//				MX6QDL_PAD_EIM_OE__GPIO2_IO25 0x80000000
//				/* elan touch */
//				MX6QDL_PAD_EIM_A20__GPIO2_IO18 0x80000000
//				MX6QDL_PAD_EIM_DA8__GPIO3_IO08 0x80000000
//				MX6QDL_PAD_EIM_D28__GPIO3_IO28 0x170b0
//			>;
//		};
//	};
};

&mipi_csi {
	status = "okay";
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <0>;
	lanes = <2>;
};
