Analysis & Synthesis report for sdram_ov7670_vga
Wed Mar 25 13:55:06 2015
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read
 11. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write
 12. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r
 13. State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r
 14. State Machine - |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 19. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated
 20. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p
 21. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p
 22. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram
 23. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp
 24. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp
 25. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp
 26. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11
 27. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp
 28. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11
 29. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 30. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated
 31. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p
 32. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p
 33. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram
 34. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp
 35. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3
 36. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp
 37. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp
 38. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 39. Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4
 40. Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component
 41. Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config
 42. Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config
 43. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001
 44. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 45. Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 46. Partition Dependent Files
 47. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
 48. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
 49. Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"
 50. Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"
 51. Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller"
 52. Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config"
 53. Port Connectivity Checks: "system_ctrl:u_system_ctrl"
 54. Elapsed Time Per Partition
 55. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 25 13:55:06 2015          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; sdram_ov7670_vga                               ;
; Top-level Entity Name              ; sdram_ov7670_vga                               ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                                      ; sdram_ov7670_vga   ; sdram_ov7670_vga   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Synchronization Register Chain Length                                      ; 2                  ; 3                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                                                    ;
+---------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; ../src/sdram_ov7670_vga.v                         ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v                         ;
; ../src/system_ctrl.v                              ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v                              ;
; ../src/sdram_vga_ip/sdram_vga_top.v               ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v               ;
; ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v        ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v        ;
; ../src/sdram_vga_ip/sdram_ip/rdfifo.v             ; yes             ; User Wizard-Generated File        ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v             ;
; ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v      ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v      ;
; ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v    ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v    ;
; ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v          ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v          ;
; ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v         ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_para.v         ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_para.v         ;
; ../src/sdram_vga_ip/sdram_ip/sdram_top.v          ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v          ;
; ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v      ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v      ;
; ../src/sdram_vga_ip/sdram_ip/wrfifo.v             ; yes             ; User Wizard-Generated File        ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v             ;
; ../src/sdram_vga_ip/lcd_ip/lcd_driver.v           ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v           ;
; ../src/sdram_vga_ip/lcd_ip/lcd_para.v             ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_para.v             ;
; ../src/sdram_vga_ip/lcd_ip/lcd_top.v              ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v              ;
; ../src/cmos_i2c_ov7670/CMOS_Capture.v             ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/CMOS_Capture.v             ;
; ../src/cmos_i2c_ov7670/I2C_AV_Config.v            ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v            ;
; ../src/cmos_i2c_ov7670/I2C_Controller.v           ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v           ;
; ../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v ; yes             ; User Verilog HDL File             ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v ;
; sdram_pll.v                                       ; yes             ; Auto-Found Wizard-Generated File  ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v                                ;
; altpll.tdf                                        ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf                                                                       ;
; aglobal110.inc                                    ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc                                                                   ;
; stratix_pll.inc                                   ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                  ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                ;
; db/sdram_pll_altpll.v                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v                      ;
; dcfifo.tdf                                        ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                       ;
; lpm_counter.inc                                   ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                  ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                  ;
; altdpram.inc                                      ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                                                                     ;
; a_graycounter.inc                                 ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                ;
; a_fefifo.inc                                      ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                     ;
; a_gray2bin.inc                                    ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                   ;
; dffpipe.inc                                       ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc                                                                      ;
; alt_sync_fifo.inc                                 ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                ;
; lpm_compare.inc                                   ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                  ;
; altsyncram_fifo.inc                               ; yes             ; Megafunction                      ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                              ;
; db/dcfifo_4en1.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf                         ;
; db/a_gray2bin_6ib.tdf                             ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_gray2bin_6ib.tdf                      ;
; db/a_graycounter_577.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_577.tdf                   ;
; db/a_graycounter_1lc.tdf                          ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_1lc.tdf                   ;
; db/altsyncram_mf51.tdf                            ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/altsyncram_mf51.tdf                     ;
; db/dffpipe_oe9.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_oe9.tdf                         ;
; db/alt_synch_pipe_ud8.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_ud8.tdf                  ;
; db/dffpipe_pe9.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_pe9.tdf                         ;
; db/cmpr_b66.tdf                                   ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/cmpr_b66.tdf                            ;
; db/mux_j28.tdf                                    ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/mux_j28.tdf                             ;
; db/dcfifo_nen1.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf                         ;
; db/alt_synch_pipe_d98.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_d98.tdf                  ;
; db/alt_synch_pipe_vd8.tdf                         ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_vd8.tdf                  ;
; db/dffpipe_qe9.tdf                                ; yes             ; Auto-Generated Megafunction       ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_qe9.tdf                         ;
+---------------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                             ; IP Include File                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                           ; E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v                    ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Partition Status Summary                               ;
+----------------+-------------+-------------------------+
; Partition Name ; Synthesized ; Reason                  ;
+----------------+-------------+-------------------------+
; Top            ; yes         ; Dependent files changed ;
+----------------+-------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                   ;
+-----------+---------------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name                 ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+---------------------------+-------------------+----------+----------------------------------+----------------------------------+
; |         ; ../src/sdram_ov7670_vga.v ; Project Directory ; Checksum ; 78d337c129f0267dc1ca6df6937e7b69 ; 6d1e9a52f66636902f7e5fb425f27ae5 ;
+-----------+---------------------------+-------------------+----------+----------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                             ; Library Name ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_ov7670_vga                                           ; 998 (1)           ; 475 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga                                                                                                                                                                                                               ; work         ;
;    |CMOS_Capture:u_CMOS_Capture|                            ; 21 (21)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture                                                                                                                                                                                   ; work         ;
;    |I2C_AV_Config:u_I2C_AV_Config|                          ; 416 (46)          ; 48 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config                                                                                                                                                                                 ; work         ;
;       |I2C_Controller:u_I2C_Controller|                     ; 134 (134)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller                                                                                                                                                 ; work         ;
;       |I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config| ; 236 (236)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config                                                                                                                             ; work         ;
;    |sdram_vga_top:u_sdram_vga_top|                          ; 525 (0)           ; 369 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ; work         ;
;       |lcd_top:u_lcd_top|                                   ; 63 (0)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ; work         ;
;          |lcd_driver:u_lcd_driver|                          ; 63 (63)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ; work         ;
;       |sdbank_switch:u_sdbank_switch|                       ; 13 (13)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch                                                                                                                                                   ; work         ;
;       |sdram_2fifo_top:u_sdram_2fifo_top|                   ; 449 (0)           ; 331 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ; work         ;
;          |dcfifo_ctrl:u_dcfifo_ctrl|                        ; 264 (61)          ; 221 (41)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ; work         ;
;             |rdfifo:u_rdfifo|                               ; 99 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                    ; 99 (0)            ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_nen1:auto_generated|              ; 99 (16)           ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated                                                  ; work         ;
;                      |a_gray2bin_6ib:wrptr_g_gray2bin|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ; work         ;
;                      |a_gray2bin_6ib:ws_dgrp_gray2bin|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_vd8:ws_dgrp|           ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                       ; work         ;
;                         |dffpipe_qe9:dffpipe4|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4  ; work         ;
;                      |altsyncram_mf51:fifo_ram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram                         ; work         ;
;                      |dffpipe_oe9:ws_brp|                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp                               ; work         ;
;                      |dffpipe_oe9:ws_bwp|                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;             |wrfifo:u_wrfifo|                               ; 104 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ; work         ;
;                |dcfifo:dcfifo_component|                    ; 104 (0)           ; 90 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ; work         ;
;                   |dcfifo_4en1:auto_generated|              ; 104 (18)          ; 90 (34)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated                                                  ; work         ;
;                      |a_gray2bin_6ib:rdptr_g_gray2bin|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; work         ;
;                      |a_gray2bin_6ib:rs_dgwp_gray2bin|      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; work         ;
;                      |a_graycounter_1lc:wrptr_g1p|          ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; work         ;
;                      |a_graycounter_577:rdptr_g1p|          ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p                      ; work         ;
;                      |alt_synch_pipe_ud8:rs_dgwp|           ; 0 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp                       ; work         ;
;                         |dffpipe_pe9:dffpipe11|             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ; work         ;
;                      |altsyncram_mf51:fifo_ram|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram                         ; work         ;
;                      |dffpipe_oe9:rs_brp|                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp                               ; work         ;
;                      |dffpipe_oe9:rs_bwp|                   ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp                               ; work         ;
;                      |mux_j28:rdemp_eq_comp_lsb_mux|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ; work         ;
;                      |mux_j28:rdemp_eq_comp_msb_mux|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ; work         ;
;                      |mux_j28:wrfull_eq_comp_lsb_mux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ; work         ;
;                      |mux_j28:wrfull_eq_comp_msb_mux|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ; work         ;
;          |sdram_top:u_sdramtop|                             ; 185 (0)           ; 110 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ; work         ;
;             |sdram_cmd:module_002|                          ; 73 (73)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ; work         ;
;             |sdram_ctrl:module_001|                         ; 109 (109)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ; work         ;
;             |sdram_wr_data:module_003|                      ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ; work         ;
;    |system_ctrl:u_system_ctrl|                              ; 35 (7)            ; 25 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl                                                                                                                                                                                     ; work         ;
;       |sdram_pll:u_sdram_pll|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                       ; work         ;
;             |sdram_pll_altpll:auto_generated|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated                                                                                                       ; work         ;
;       |system_delay:u_system_delay|                         ; 28 (28)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_ov7670_vga|system_ctrl:u_system_ctrl|system_delay:u_system_delay                                                                                                                                                         ; work         ;
+-------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read ;
+----------------+----------------+----------------+----------------+----------------+---------------------+
; Name           ; state_read.011 ; state_read.010 ; state_read.001 ; state_read.000 ; state_read.100      ;
+----------------+----------------+----------------+----------------+----------------+---------------------+
; state_read.000 ; 0              ; 0              ; 0              ; 0              ; 0                   ;
; state_read.001 ; 0              ; 0              ; 1              ; 1              ; 0                   ;
; state_read.010 ; 0              ; 1              ; 0              ; 1              ; 0                   ;
; state_read.011 ; 1              ; 0              ; 0              ; 1              ; 0                   ;
; state_read.100 ; 0              ; 0              ; 0              ; 1              ; 1                   ;
+----------------+----------------+----------------+----------------+----------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_write.011 ; state_write.010 ; state_write.001 ; state_write.000 ; state_write.100 ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_write.000 ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_write.001 ; 0               ; 0               ; 1               ; 1               ; 0               ;
; state_write.010 ; 0               ; 1               ; 0               ; 1               ; 0               ;
; state_write.011 ; 1               ; 0               ; 0               ; 1               ; 0               ;
; state_write.100 ; 0               ; 0               ; 0               ; 1               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; work_state_r.1011 ; work_state_r.1010 ; work_state_r.1001 ; work_state_r.1000 ; work_state_r.0111 ; work_state_r.0110 ; work_state_r.0101 ; work_state_r.0100 ; work_state_r.0011 ; work_state_r.0010 ; work_state_r.0001 ; work_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; work_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; work_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; work_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; work_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; work_state_r.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r                                                                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; init_state_r.1001 ; init_state_r.1000 ; init_state_r.0111 ; init_state_r.0110 ; init_state_r.0101 ; init_state_r.0100 ; init_state_r.0011 ; init_state_r.0010 ; init_state_r.0001 ; init_state_r.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; init_state_r.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; init_state_r.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; init_state_r.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; init_state_r.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0110 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.0111 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; init_state_r.1001 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |sdram_ov7670_vga|I2C_AV_Config:u_I2C_AV_Config|mSetup_ST ;
+--------------+--------------+--------------+------------------------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01                 ;
+--------------+--------------+--------------+------------------------------+
; mSetup_ST.00 ; 0            ; 0            ; 0                            ;
; mSetup_ST.01 ; 1            ; 0            ; 1                            ;
; mSetup_ST.10 ; 1            ; 1            ; 0                            ;
+--------------+--------------+--------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; system_ctrl:u_system_ctrl|rst_nr1                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                ;
; system_ctrl:u_system_ctrl|rst_nr2                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|pll_lock_sync                                                                      ; Stuck at VCC due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9] ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7] ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[0..6]                                                                               ; Merged with sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7] ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|wr_bank[0]                                    ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[1]                                                                                                                     ; Merged with sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|rd_bank[0]                                    ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[7]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~2                                                                                                                   ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~3                                                                                                                   ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~2                                                                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~3                                                                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8                                                                  ; Lost fanout                                                                                                           ;
; sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                               ; Stuck at GND due to stuck port data_in                                                                                ;
; Total Number of Removed Registers = 38                                                                                                                                                     ;                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+-----------------------------------+---------------------------+----------------------------------------+
; Register name                     ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------------------------+---------------------------+----------------------------------------+
; system_ctrl:u_system_ctrl|rst_nr1 ; Stuck at VCC              ; system_ctrl:u_system_ctrl|rst_nr2      ;
;                                   ; due to stuck port data_in ;                                        ;
+-----------------------------------+---------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                  ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |sdram_ov7670_vga|CMOS_Capture:u_CMOS_Capture|Pre_CMOS_iDATA[7]                                                                             ;                            ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]  ;                            ;
; 20:1               ; 5 bits    ; 65 LEs        ; 20 LEs               ; 45 LEs                 ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5] ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]   ;                            ;
; 34:1               ; 7 bits    ; 154 LEs       ; 56 LEs               ; 98 LEs                 ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3] ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |sdram_ov7670_vga|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp|dffpipe_pe9:dffpipe11 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                           ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                                                            ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                                                        ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                      ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                              ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                                                                                         ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp|dffpipe_oe9:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                                                      ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                                                       ;
+-----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                                   ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                                ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sdram_pll ; Untyped                                                ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                                ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                                ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                                ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                                ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                                ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                                ;
; LOCK_HIGH                     ; 1                           ; Untyped                                                ;
; LOCK_LOW                      ; 1                           ; Untyped                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                                ;
; SKIP_VCO                      ; OFF                         ; Untyped                                                ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                                ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                                ;
; BANDWIDTH                     ; 0                           ; Untyped                                                ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                                ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                                ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                                ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                                ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                                ;
; CLK3_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK2_MULTIPLY_BY              ; 2                           ; Signed Integer                                         ;
; CLK1_MULTIPLY_BY              ; 1                           ; Signed Integer                                         ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                                         ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                                ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                                ;
; CLK3_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK2_DIVIDE_BY                ; 1                           ; Signed Integer                                         ;
; CLK1_DIVIDE_BY                ; 2                           ; Signed Integer                                         ;
; CLK0_DIVIDE_BY                ; 50                          ; Signed Integer                                         ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                                ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                                ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                                ;
; CLK3_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK2_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                                ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                                ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                                ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                                ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                                ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                                ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                                ;
; VCO_MIN                       ; 0                           ; Untyped                                                ;
; VCO_MAX                       ; 0                           ; Untyped                                                ;
; VCO_CENTER                    ; 0                           ; Untyped                                                ;
; PFD_MIN                       ; 0                           ; Untyped                                                ;
; PFD_MAX                       ; 0                           ; Untyped                                                ;
; M_INITIAL                     ; 0                           ; Untyped                                                ;
; M                             ; 0                           ; Untyped                                                ;
; N                             ; 1                           ; Untyped                                                ;
; M2                            ; 1                           ; Untyped                                                ;
; N2                            ; 1                           ; Untyped                                                ;
; SS                            ; 1                           ; Untyped                                                ;
; C0_HIGH                       ; 0                           ; Untyped                                                ;
; C1_HIGH                       ; 0                           ; Untyped                                                ;
; C2_HIGH                       ; 0                           ; Untyped                                                ;
; C3_HIGH                       ; 0                           ; Untyped                                                ;
; C4_HIGH                       ; 0                           ; Untyped                                                ;
; C5_HIGH                       ; 0                           ; Untyped                                                ;
; C6_HIGH                       ; 0                           ; Untyped                                                ;
; C7_HIGH                       ; 0                           ; Untyped                                                ;
; C8_HIGH                       ; 0                           ; Untyped                                                ;
; C9_HIGH                       ; 0                           ; Untyped                                                ;
; C0_LOW                        ; 0                           ; Untyped                                                ;
; C1_LOW                        ; 0                           ; Untyped                                                ;
; C2_LOW                        ; 0                           ; Untyped                                                ;
; C3_LOW                        ; 0                           ; Untyped                                                ;
; C4_LOW                        ; 0                           ; Untyped                                                ;
; C5_LOW                        ; 0                           ; Untyped                                                ;
; C6_LOW                        ; 0                           ; Untyped                                                ;
; C7_LOW                        ; 0                           ; Untyped                                                ;
; C8_LOW                        ; 0                           ; Untyped                                                ;
; C9_LOW                        ; 0                           ; Untyped                                                ;
; C0_INITIAL                    ; 0                           ; Untyped                                                ;
; C1_INITIAL                    ; 0                           ; Untyped                                                ;
; C2_INITIAL                    ; 0                           ; Untyped                                                ;
; C3_INITIAL                    ; 0                           ; Untyped                                                ;
; C4_INITIAL                    ; 0                           ; Untyped                                                ;
; C5_INITIAL                    ; 0                           ; Untyped                                                ;
; C6_INITIAL                    ; 0                           ; Untyped                                                ;
; C7_INITIAL                    ; 0                           ; Untyped                                                ;
; C8_INITIAL                    ; 0                           ; Untyped                                                ;
; C9_INITIAL                    ; 0                           ; Untyped                                                ;
; C0_MODE                       ; BYPASS                      ; Untyped                                                ;
; C1_MODE                       ; BYPASS                      ; Untyped                                                ;
; C2_MODE                       ; BYPASS                      ; Untyped                                                ;
; C3_MODE                       ; BYPASS                      ; Untyped                                                ;
; C4_MODE                       ; BYPASS                      ; Untyped                                                ;
; C5_MODE                       ; BYPASS                      ; Untyped                                                ;
; C6_MODE                       ; BYPASS                      ; Untyped                                                ;
; C7_MODE                       ; BYPASS                      ; Untyped                                                ;
; C8_MODE                       ; BYPASS                      ; Untyped                                                ;
; C9_MODE                       ; BYPASS                      ; Untyped                                                ;
; C0_PH                         ; 0                           ; Untyped                                                ;
; C1_PH                         ; 0                           ; Untyped                                                ;
; C2_PH                         ; 0                           ; Untyped                                                ;
; C3_PH                         ; 0                           ; Untyped                                                ;
; C4_PH                         ; 0                           ; Untyped                                                ;
; C5_PH                         ; 0                           ; Untyped                                                ;
; C6_PH                         ; 0                           ; Untyped                                                ;
; C7_PH                         ; 0                           ; Untyped                                                ;
; C8_PH                         ; 0                           ; Untyped                                                ;
; C9_PH                         ; 0                           ; Untyped                                                ;
; L0_HIGH                       ; 1                           ; Untyped                                                ;
; L1_HIGH                       ; 1                           ; Untyped                                                ;
; G0_HIGH                       ; 1                           ; Untyped                                                ;
; G1_HIGH                       ; 1                           ; Untyped                                                ;
; G2_HIGH                       ; 1                           ; Untyped                                                ;
; G3_HIGH                       ; 1                           ; Untyped                                                ;
; E0_HIGH                       ; 1                           ; Untyped                                                ;
; E1_HIGH                       ; 1                           ; Untyped                                                ;
; E2_HIGH                       ; 1                           ; Untyped                                                ;
; E3_HIGH                       ; 1                           ; Untyped                                                ;
; L0_LOW                        ; 1                           ; Untyped                                                ;
; L1_LOW                        ; 1                           ; Untyped                                                ;
; G0_LOW                        ; 1                           ; Untyped                                                ;
; G1_LOW                        ; 1                           ; Untyped                                                ;
; G2_LOW                        ; 1                           ; Untyped                                                ;
; G3_LOW                        ; 1                           ; Untyped                                                ;
; E0_LOW                        ; 1                           ; Untyped                                                ;
; E1_LOW                        ; 1                           ; Untyped                                                ;
; E2_LOW                        ; 1                           ; Untyped                                                ;
; E3_LOW                        ; 1                           ; Untyped                                                ;
; L0_INITIAL                    ; 1                           ; Untyped                                                ;
; L1_INITIAL                    ; 1                           ; Untyped                                                ;
; G0_INITIAL                    ; 1                           ; Untyped                                                ;
; G1_INITIAL                    ; 1                           ; Untyped                                                ;
; G2_INITIAL                    ; 1                           ; Untyped                                                ;
; G3_INITIAL                    ; 1                           ; Untyped                                                ;
; E0_INITIAL                    ; 1                           ; Untyped                                                ;
; E1_INITIAL                    ; 1                           ; Untyped                                                ;
; E2_INITIAL                    ; 1                           ; Untyped                                                ;
; E3_INITIAL                    ; 1                           ; Untyped                                                ;
; L0_MODE                       ; BYPASS                      ; Untyped                                                ;
; L1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G0_MODE                       ; BYPASS                      ; Untyped                                                ;
; G1_MODE                       ; BYPASS                      ; Untyped                                                ;
; G2_MODE                       ; BYPASS                      ; Untyped                                                ;
; G3_MODE                       ; BYPASS                      ; Untyped                                                ;
; E0_MODE                       ; BYPASS                      ; Untyped                                                ;
; E1_MODE                       ; BYPASS                      ; Untyped                                                ;
; E2_MODE                       ; BYPASS                      ; Untyped                                                ;
; E3_MODE                       ; BYPASS                      ; Untyped                                                ;
; L0_PH                         ; 0                           ; Untyped                                                ;
; L1_PH                         ; 0                           ; Untyped                                                ;
; G0_PH                         ; 0                           ; Untyped                                                ;
; G1_PH                         ; 0                           ; Untyped                                                ;
; G2_PH                         ; 0                           ; Untyped                                                ;
; G3_PH                         ; 0                           ; Untyped                                                ;
; E0_PH                         ; 0                           ; Untyped                                                ;
; E1_PH                         ; 0                           ; Untyped                                                ;
; E2_PH                         ; 0                           ; Untyped                                                ;
; E3_PH                         ; 0                           ; Untyped                                                ;
; M_PH                          ; 0                           ; Untyped                                                ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                                ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                                ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                                ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                                ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                                ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                                ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                                ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                                ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                                ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                                ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                                ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                                ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                                ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                                ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                                ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                                ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                                ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                                ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK2                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK3                     ; PORT_USED                   ; Untyped                                                ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                                ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ARESET                   ; PORT_USED                   ; Untyped                                                ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_LOCKED                   ; PORT_USED                   ; Untyped                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                                ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                                ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                                ;
; CBXI_PARAMETER                ; sdram_pll_altpll            ; Untyped                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                                ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                                ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                         ;
+-------------------------------+-----------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; LUT_SIZE       ; 171      ; Signed Integer                                 ;
; CLK_Freq       ; 25000000 ; Signed Integer                                 ;
; I2C_Freq       ; 10000    ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Read_DATA      ; 0     ; Signed Integer                                                                                        ;
; SET_OV7670     ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001 ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                       ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 000000100 ; Unsigned Binary                                                                                                            ;
; TRFC_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TMRD_CLK       ; 000000110 ; Unsigned Binary                                                                                                            ;
; TRCD_CLK       ; 000000010 ; Unsigned Binary                                                                                                            ;
; TCL_CLK        ; 000000011 ; Unsigned Binary                                                                                                            ;
; TDAL_CLK       ; 000000011 ; Unsigned Binary                                                                                                            ;
+----------------+-----------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_4en1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                        ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                                                        ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                                                        ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                               ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                               ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                                                        ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_nen1  ; Untyped                                                                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                           ;
+---------------------------------------------------+--------------------+---------+----------------------------------+
; File                                              ; Location           ; Library ; Checksum                         ;
+---------------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc              ; Quartus II Install ; work    ; 5a44f50e786a1d286adceb22796b9f   ;
; libraries/megafunctions/a_gray2bin.inc            ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a2f89c3e13e   ;
; libraries/megafunctions/a_graycounter.inc         ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec505aa8  ;
; libraries/megafunctions/aglobal110.inc            ; Quartus II Install ; work    ; f560f9a992734abc3e37886b3957a26a ;
; libraries/megafunctions/alt_sync_fifo.inc         ; Quartus II Install ; work    ; a019bef5b1e7379dfab915daa2a6c4   ;
; libraries/megafunctions/altdpram.inc              ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a2630  ;
; libraries/megafunctions/altpll.tdf                ; Quartus II Install ; work    ; 1432cd46f66d9cd9c995c4e7995ff8   ;
; libraries/megafunctions/altsyncram_fifo.inc       ; Quartus II Install ; work    ; 4b2b21790828dd59a04a16f08af58b   ;
; libraries/megafunctions/cycloneii_pll.inc         ; Quartus II Install ; work    ; c2ee779f89b3bc181df753ea85b3ef   ;
; libraries/megafunctions/dcfifo.tdf                ; Quartus II Install ; work    ; 63db2bff6fa3272536c12695625572   ;
; libraries/megafunctions/dffpipe.inc               ; Quartus II Install ; work    ; 5471cd80ee441dd293deca0963c9aa0  ;
; libraries/megafunctions/lpm_add_sub.inc           ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc           ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb11566  ;
; libraries/megafunctions/lpm_counter.inc           ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/stratix_pll.inc           ; Quartus II Install ; work    ; a9a94c5be18105f7ae8c218a67ec9f7  ;
; libraries/megafunctions/stratixii_pll.inc         ; Quartus II Install ; work    ; 6797ab505ed70f1a221e4a213e16a6   ;
; db/a_gray2bin_6ib.tdf                             ; Project Directory  ; work    ; e3555323234122937b0b8266197c749  ;
; db/a_graycounter_1lc.tdf                          ; Project Directory  ; work    ; 8322f6ddc490cc39a3987f461acab28  ;
; db/a_graycounter_577.tdf                          ; Project Directory  ; work    ; d72bc4d9fb2621b9c8ff12c2e86a95ab ;
; db/alt_synch_pipe_d98.tdf                         ; Project Directory  ; work    ; bbe2a1ccbd05dc771217ad51955976   ;
; db/alt_synch_pipe_ud8.tdf                         ; Project Directory  ; work    ; 6f8233f28bdfbe3054186257200c0    ;
; db/alt_synch_pipe_vd8.tdf                         ; Project Directory  ; work    ; cac0cde884eec13faab61c8b5090befa ;
; db/altsyncram_mf51.tdf                            ; Project Directory  ; work    ; 59c74f66d7beb0dbae3caf4ac548fc   ;
; db/cmpr_b66.tdf                                   ; Project Directory  ; work    ; f69fcd814a7fb5a6b140fb15a8532e3a ;
; db/dcfifo_4en1.tdf                                ; Project Directory  ; work    ; ec3643c9c8983a7a395a82d67bec9c3  ;
; db/dcfifo_nen1.tdf                                ; Project Directory  ; work    ; e510c92fd607e68b25a9e526262638e  ;
; db/dffpipe_oe9.tdf                                ; Project Directory  ; work    ; 82a42ceaa029e9d6a8b6e9114214ac   ;
; db/dffpipe_pe9.tdf                                ; Project Directory  ; work    ; 3e2d5688191594cca733faa1ccc4fac  ;
; db/dffpipe_qe9.tdf                                ; Project Directory  ; work    ; 104de84f3566eacf4cb26d1ecc23d518 ;
; db/mux_j28.tdf                                    ; Project Directory  ; work    ; f7787d5459744e5ddf90d1ad9f447f71 ;
; db/sdram_pll_altpll.v                             ; Project Directory  ; work    ; e546644efc59727d29e4e48bd79f7a   ;
; sdram_pll.v                                       ; Project Directory  ; work    ; 54f1bca886e7bcdb4d83b85db466     ;
; ../src/cmos_i2c_ov7670/CMOS_Capture.v             ; Project Directory  ; work    ; ad862c5dbee95ac5f6f76f44dd12ae   ;
; ../src/cmos_i2c_ov7670/I2C_AV_Config.v            ; Project Directory  ; work    ; 8a7e5a371b64956f710888a52f847f2  ;
; ../src/cmos_i2c_ov7670/I2C_Controller.v           ; Project Directory  ; work    ; d37e5944fd6f417d5dc054f37df78565 ;
; ../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v ; Project Directory  ; work    ; 8bf6b621cabf656a31eb24c36b9ae8   ;
; ../src/sdram_ov7670_vga.v                         ; Project Directory  ; work    ; 6d1e9a52f66636902f7e5fb425f27ae5 ;
; ../src/sdram_vga_ip/lcd_ip/lcd_driver.v           ; Project Directory  ; work    ; ec67c21dc79375eca3faa612d90b65b  ;
; ../src/sdram_vga_ip/lcd_ip/lcd_para.v             ; Project Directory  ; work    ; a54958cb31efc3e7f11d465eeddced4c ;
; ../src/sdram_vga_ip/lcd_ip/lcd_top.v              ; Project Directory  ; work    ; 66928ef27dc7b394734f162dd50a027  ;
; ../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v        ; Project Directory  ; work    ; 53c0ecd6db1182493afb1a4682c23f57 ;
; ../src/sdram_vga_ip/sdram_ip/rdfifo.v             ; Project Directory  ; work    ; 3c43dd4970f31f769e9a622711bcbf10 ;
; ../src/sdram_vga_ip/sdram_ip/sdbank_switch.v      ; Project Directory  ; work    ; cdf4521fe85542d87c482630b26ccd3c ;
; ../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v    ; Project Directory  ; work    ; 8243f5604d8203fbfc532184a65917   ;
; ../src/sdram_vga_ip/sdram_ip/sdram_cmd.v          ; Project Directory  ; work    ; 999e77146d8350ab02847169620a2    ;
; ../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v         ; Project Directory  ; work    ; aa2190ee8df65fbcd2a645bee437b051 ;
; ../src/sdram_vga_ip/sdram_ip/sdram_para.v         ; Project Directory  ; work    ; 2f82488118417d575628e779a627cb   ;
; ../src/sdram_vga_ip/sdram_ip/sdram_top.v          ; Project Directory  ; work    ; a853c58861c2aedc5385764ecdfc68c6 ;
; ../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v      ; Project Directory  ; work    ; 1fbdc20d0fa96f1b854b19bb979dd94  ;
; ../src/sdram_vga_ip/sdram_ip/wrfifo.v             ; Project Directory  ; work    ; c8ba1c4dcb49b13b633b581201ce6a8  ;
; ../src/sdram_vga_ip/sdram_vga_top.v               ; Project Directory  ; work    ; e5f68c9b8962d891f31d54d15d198813 ;
; ../src/system_ctrl.v                              ; Project Directory  ; work    ; 769699316fdcae96d121396b3cefe2e  ;
+---------------------------------------------------+--------------------+---------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; lcd_en   ; Output ; Info     ; Explicitly unconnected                                                              ;
; lcd_xpos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lcd_ypos ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top" ;
+---------------------+-------+----------+----------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                            ;
+---------------------+-------+----------+----------------------------------------------------+
; wr_length[7..0]     ; Input ; Info     ; Stuck at GND                                       ;
; wr_length[8]        ; Input ; Info     ; Stuck at VCC                                       ;
; rd_length[7..0]     ; Input ; Info     ; Stuck at GND                                       ;
; rd_length[8]        ; Input ; Info     ; Stuck at VCC                                       ;
; wr_addr[19..0]      ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[13..12] ; Input ; Info     ; Stuck at VCC                                       ;
; wr_max_addr[17..16] ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[11..0]  ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[19]     ; Input ; Info     ; Stuck at GND                                       ;
; wr_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                       ;
; wr_max_addr[15]     ; Input ; Info     ; Stuck at VCC                                       ;
; wr_max_addr[14]     ; Input ; Info     ; Stuck at GND                                       ;
; rd_addr[19..0]      ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[13..12] ; Input ; Info     ; Stuck at VCC                                       ;
; rd_max_addr[17..16] ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[11..0]  ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[19]     ; Input ; Info     ; Stuck at GND                                       ;
; rd_max_addr[18]     ; Input ; Info     ; Stuck at VCC                                       ;
; rd_max_addr[15]     ; Input ; Info     ; Stuck at VCC                                       ;
; rd_max_addr[14]     ; Input ; Info     ; Stuck at GND                                       ;
+---------------------+-------+----------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_vga_top:u_sdram_vga_top"                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_addr ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; lcd_dclk   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_sync   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; lcd_blank  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:u_CMOS_Capture"    ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; CMOS_RST_N    ; Output ; Info     ; Explicitly unconnected ;
; CMOS_PWDN     ; Output ; Info     ; Explicitly unconnected ;
; CMOS_FPS_DATA ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller" ;
+-------------------+-------+----------+----------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                            ;
+-------------------+-------+----------+----------------------------------------------------+
; I2C_WDATA[21..18] ; Input ; Info     ; Stuck at GND                                       ;
; I2C_WDATA[23]     ; Input ; Info     ; Stuck at GND                                       ;
; I2C_WDATA[22]     ; Input ; Info     ; Stuck at VCC                                       ;
; I2C_WDATA[17]     ; Input ; Info     ; Stuck at VCC                                       ;
; I2C_WDATA[16]     ; Input ; Info     ; Stuck at GND                                       ;
+-------------------+-------+----------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u_I2C_AV_Config"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_RDATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LUT_INDEX ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "system_ctrl:u_system_ctrl" ;
+-------+-------+----------+----------------------------+
; Port  ; Type  ; Severity ; Details                    ;
+-------+-------+----------+----------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC               ;
+-------+-------+----------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 25 13:54:55 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga
Info: Parallel compilation is enabled and will use up to 2 processors
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v
    Info: Found entity 1: sdram_ov7670_vga
Info: Found 2 design units, including 2 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v
    Info: Found entity 1: system_ctrl
    Info: Found entity 2: system_delay
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v
    Info: Found entity 1: key_down_scan
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/alpha_control.v
    Info: Found entity 1: alpha_control
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v
    Info: Found entity 1: Seg7_lut
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v
    Info: Found entity 1: sdram_vga_top
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v
    Info: Found entity 1: dcfifo_ctrl
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v
    Info: Found entity 1: rdfifo
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v
    Info: Found entity 1: sdbank_switch
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v
    Info: Found entity 1: sdram_2fifo_top
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v
    Info: Found entity 1: sdram_cmd
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v
    Info: Found entity 1: sdram_ctrl
Info: Found 0 design units, including 0 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_para.v
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v
    Info: Found entity 1: sdram_top
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v
    Info: Found entity 1: sdram_wr_data
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v
    Info: Found entity 1: wrfifo
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/vip_rom.v
    Info: Found entity 1: vip_rom
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/osd_rom.v
    Info: Found entity 1: osd_rom
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v
    Info: Found entity 1: lcd_display
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v
    Info: Found entity 1: lcd_driver
Info: Found 0 design units, including 0 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_para.v
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v
    Info: Found entity 1: lcd_top
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/cmos_capture.v
    Info: Found entity 1: CMOS_Capture
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_av_config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v
    Info: Found entity 1: I2C_OV7670_RGB565_Config
Warning (10274): Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro "ROYAL", which was defined in "../src/sdram_vga_ip/lcd_ip/lcd_display.v", line 38
Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/data_generate.v
    Info: Found entity 1: data_generate
Warning: Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing
Warning: Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing
Warning: Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing
Warning: Can't analyze file -- file ../src/cmos_i2c_ip/I2C_OV7670_Config.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing
Warning: Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing
Warning: Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing
Warning: Can't analyze file -- file ../src/lcd_ip/lcd_para.v is missing
Warning: Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(53): created implicit net for "rst_n"
Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(92): created implicit net for "led_data"
Info: Elaborating entity "sdram_ov7670_vga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sdram_ov7670_vga.v(92): object "led_data" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdram_ov7670_vga.v(92): truncated value with size 8 to match size of target (1)
Warning (10034): Output port "LED" at sdram_ov7670_vga.v(52) has no driver
Info: Elaborating entity "system_ctrl" for hierarchy "system_ctrl:u_system_ctrl"
Info: Elaborating entity "system_delay" for hierarchy "system_ctrl:u_system_ctrl|system_delay:u_system_delay"
Warning: Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: sdram_pll
Info: Elaborating entity "sdram_pll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll"
Info: Elaborating entity "altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component"
Info: Instantiated megafunction "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "50"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "13"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "2"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "1"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "2"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sdram_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v
    Info: Found entity 1: sdram_pll_altpll
Info: Elaborating entity "sdram_pll_altpll" for hierarchy "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u_I2C_AV_Config"
Info: Elaborating entity "I2C_OV7670_RGB565_Config" for hierarchy "I2C_AV_Config:u_I2C_AV_Config|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config"
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u_I2C_AV_Config|I2C_Controller:u_I2C_Controller"
Info: Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:u_CMOS_Capture"
Info: Elaborating entity "sdram_vga_top" for hierarchy "sdram_vga_top:u_sdram_vga_top"
Info: Elaborating entity "sdram_2fifo_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top"
Info: Elaborating entity "sdram_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop"
Info: Elaborating entity "sdram_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001"
Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot
Info: Elaborating entity "sdram_cmd" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002"
Info: Elaborating entity "sdram_wr_data" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003"
Info: Elaborating entity "dcfifo_ctrl" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl"
Info: Elaborating entity "wrfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo"
Info: Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf
    Info: Found entity 1: dcfifo_4en1
Info: Elaborating entity "dcfifo_4en1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info: Found entity 1: a_gray2bin_6ib
Info: Elaborating entity "a_gray2bin_6ib" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info: Found entity 1: a_graycounter_577
Info: Elaborating entity "a_graycounter_577" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_577:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info: Found entity 1: a_graycounter_1lc
Info: Elaborating entity "a_graycounter_1lc" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf
    Info: Found entity 1: altsyncram_mf51
Info: Elaborating entity "altsyncram_mf51" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info: Found entity 1: dffpipe_oe9
Info: Elaborating entity "dffpipe_oe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf
    Info: Found entity 1: alt_synch_pipe_ud8
Info: Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info: Found entity 1: dffpipe_pe9
Info: Elaborating entity "dffpipe_pe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:rs_dgwp|dffpipe_pe9:dffpipe11"
Info: Elaborating entity "alt_synch_pipe_ud8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|alt_synch_pipe_ud8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info: Found entity 1: cmpr_b66
Info: Elaborating entity "cmpr_b66" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb"
Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info: Found entity 1: mux_j28
Info: Elaborating entity "mux_j28" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info: Elaborating entity "rdfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo"
Info: Elaborating entity "dcfifo" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info: Instantiated megafunction "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K"
    Info: Parameter "lpm_numwords" = "512"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "9"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "3"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "3"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf
    Info: Found entity 1: dcfifo_nen1
Info: Elaborating entity "dcfifo_nen1" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf
    Info: Found entity 1: alt_synch_pipe_d98
Info: Elaborating entity "alt_synch_pipe_d98" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_d98:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info: Found entity 1: alt_synch_pipe_vd8
Info: Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe4"
Info: Elaborating entity "sdbank_switch" for hierarchy "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch"
Info: Elaborating entity "lcd_top" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top"
Info: Elaborating entity "lcd_driver" for hierarchy "sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver"
Info: 1 design partition requires Analysis and Synthesis
    Info: Partition "Top" requires synthesis because there were changes to its dependent source files
Info: No design partitions will skip synthesis in the current incremental compilation
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Starting Logic Optimization and Technology Mapping for Top Partition
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "S_DQM[0]" is stuck at GND
    Warning (13410): Pin "S_DQM[1]" is stuck at GND
    Warning (13410): Pin "S_A[12]" is stuck at GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_bwp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|dffpipe_oe9:ws_brp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_bwp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|dffpipe_oe9:rs_brp|dffe10a[9]" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~2" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read~3" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~2" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write~3" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~4" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r~7" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~5" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~6" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~7" lost all its fanouts during netlist optimizations.
    Info: Register "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r~8" lost all its fanouts during netlist optimizations.
Info: Implemented 1266 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 47 output pins
    Info: Implemented 17 bidirectional pins
    Info: Implemented 1157 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 363 megabytes
    Info: Processing ended: Wed Mar 25 13:55:07 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


