# ===----------------------------------------------------------------------=== #
# Copyright (c) 2025, Modular Inc. All rights reserved.
#
# Licensed under the Apache License v2.0 with LLVM Exceptions:
# https://llvm.org/LICENSE.txt
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# ===----------------------------------------------------------------------=== #

from sys import alignof, is_nvidia_gpu, simdwidthof, sizeof
from collections import OptionalReg
from math import ceildiv

from bit import log2_floor
from buffer import NDBuffer
from buffer.dimlist import Dim, DimList
from gpu import (
    MAX_THREADS_PER_BLOCK_METADATA,
    WARP_SIZE,
    barrier,
    block_idx,
    grid_dim,
    lane_id,
    thread_idx,
)
from gpu.host import DeviceContext, FuncAttribute
from gpu.host.info import is_gpu
from gpu.memory import (
    AddressSpace,
    async_copy_commit_group,
    async_copy_wait_group,
    external_memory,
)
from layout import RuntimeLayout
from layout._ndbuffer_stub import from_ndbuffer_row_major
from layout.int_tuple import IntTuple
from layout.layout import *
from layout.layout_tensor import (
    LayoutTensor,
    LayoutTensorIter,
    copy_local_to_shared,
    copy_dram_to_sram,
    copy_dram_to_sram_async,
    copy_local_to_dram,
    copy_sram_to_dram,
)
from layout.swizzle import Swizzle, make_ldmatrix_swizzle, make_swizzle
from layout.tensor_builder import LayoutTensorBuild as tb
from layout.tensor_core import TensorCore, get_fragment_size, get_mma_shape
from linalg._multistage_gemm_gpu import warp_split_k_reduction
from linalg.utils import GemmShape, apply_epilogue, elementwise_epilogue_type
from linalg.utils_gpu import (
    MatmulConfig,
    block_swizzle,
)
from memory.unsafe import bitcast
from runtime.asyncrt import DeviceContextPtr

from utils.index import Index
from utils.numerics import get_accum_type


@always_inline
fn args_to_tuple[swap: Bool](arg_0: Int, arg_1: Int) -> Tuple[Int, Int]:
    @parameter
    if swap:
        return Tuple(arg_1, arg_0)
    else:
        return Tuple(arg_0, arg_1)


@always_inline
fn multistage_mma_q[
    BM: Int,
    BN: Int,
    BK: Int,
    WM: Int,
    WN: Int,
    num_threads: Int,
    num_pipeline_stages: Int,
    transpose_b: Bool,
    group_size: Int,
    pack_factor: Int,
    c_type: DType,
    c_layout: Layout,
    a_type: DType,
    a_layout: Layout,
    a_smem_layout: Layout,
    b_type: DType,
    b_layout: Layout,
    b_smem_layout: Layout,
    scales_type: DType,
    scales_layout: Layout,
    scales_smem_layout: Layout,
    # Hack:
    /,
    *,
    swizzle_a: Bool = True,
    static_num_iters: Dim = Dim(),
    prefetch_init: Bool = True,
    continue_prefetch_b: Bool = False,
    transpose_b_next: Bool = False,
    b_next_gmem_layout: Layout = Layout(),
    b_next_smem_layout: Layout = Layout(),
    next_op_b_iter_alignment: Int = alignof[b_type](),
](
    c: LayoutTensor[c_type, c_layout, address_space = AddressSpace.LOCAL],
    a_iter_arg: LayoutTensorIter[_, a_layout, **_],
    b_iter_arg: LayoutTensorIter[b_type, b_layout, **_],
    a_smem_iter_arg: LayoutTensorIter[
        a_type, a_smem_layout, address_space = AddressSpace.SHARED, **_
    ],
    mut b_smem_iter: LayoutTensorIter[
        b_type, b_smem_layout, address_space = AddressSpace.SHARED, **_
    ],
    scales_smem_iter_arg: LayoutTensorIter[
        scales_type,
        scales_smem_layout,
        address_space = AddressSpace.SHARED, **_,
    ],
    scales_iter_arg: LayoutTensorIter[scales_type, scales_layout, **_],
    num_iters: Int,
    /,
    *,
    num_b_rows: OptionalReg[Int] = None,
):
    alias simd_size = simdwidthof[a_type]()
    alias simd_b_size = simdwidthof[b_type]()
    alias num_scales_stages = ceildiv(
        (num_pipeline_stages - 1) * BK, group_size
    ) + 1
    alias repack_tile = Index(64, 16)

    var tid: UInt32 = thread_idx.x % num_threads
    var warp_id = tid // WARP_SIZE
    var lane_id = tid % WARP_SIZE

    alias num_warps_m = BM // WM
    alias num_warps_n = BN // WN
    var warp_x = warp_id % num_warps_n
    var warp_y = warp_id // num_warps_n

    var a_iter = a_iter_arg
    var b_iter = b_iter_arg
    var scales_iter = scales_iter_arg
    var a_smem_iter = a_smem_iter_arg
    var scales_smem_iter = scales_smem_iter_arg
    # work around mut argument can't have default value.
    alias async_copy_a_layout = Layout.row_major(
        num_threads * simd_size // BK, BK // simd_size
    )

    alias async_copy_b_layout = Layout.row_major(
        ceildiv(num_threads * simd_b_size, b_smem_layout.stride[0].value()),
        num_threads
        // ceildiv(num_threads * simd_b_size, b_smem_layout.stride[0].value()),
    )
    alias swizzle_b = transpose_b or b_type.is_half_float()

    alias async_copy_scales_layout = Layout.row_major(1, WARP_SIZE)
    alias async_copy_scales_veclen = BN // WARP_SIZE

    alias smem_reg_scales_layout = Layout.row_major(8, 4)

    @always_inline
    @parameter
    fn _copy_tensor_to_sram[
        thread_layout: Layout, swizzle: Bool
    ](dst: LayoutTensor, src: LayoutTensor):
        copy_dram_to_sram_async[thread_layout=thread_layout, swizzle=swizzle](
            dst.vectorize[1, simd_size](),
            src.vectorize[1, simd_size](),
        )

    # Prefetch (num_pipeline_stages - 1) stages.
    @parameter
    if prefetch_init:

        @parameter
        for stage in range(num_pipeline_stages - 1):

            @parameter
            if a_iter.address_space == AddressSpace.GENERIC:
                var a_smem_tile = a_smem_iter.next_unsafe(stage)[]

                _copy_tensor_to_sram[async_copy_a_layout, swizzle_a](
                    a_smem_tile, a_iter[]
                )

                a_iter._incr()

            @parameter
            if b_iter.address_space == AddressSpace.GENERIC:
                var b_smem_tile = b_smem_iter.next_unsafe(stage)[]

                copy_dram_to_sram_async[
                    thread_layout=async_copy_b_layout,
                    swizzle=False,
                ](
                    b_smem_tile.vectorize[1, simd_b_size](),
                    b_iter[]
                    .bitcast[b_type, address_space = AddressSpace.GENERIC]()
                    .vectorize[1, simd_b_size](),
                )

                b_iter._incr()

            # Every group_size rows share a scale
            # Only load scales when necessary
            @parameter
            if scales_iter.address_space == AddressSpace.GENERIC:
                if stage % (group_size // BK) == 0:
                    alias scales_stage = stage // (group_size // BK)
                    var scales_smem_tile = scales_smem_iter.next_unsafe(
                        scales_stage
                    )[]

                    # We only need one warp for copying scales...
                    if tid < WARP_SIZE:
                        var src_fragments = (
                            scales_iter[]
                            .bitcast[
                                scales_type,
                                address_space = AddressSpace.GENERIC,
                            ]()
                            .vectorize[1, async_copy_scales_veclen]()
                            .distribute[async_copy_scales_layout](Int(tid))
                        )
                        var dst_fragments = scales_smem_tile.vectorize[
                            1, async_copy_scales_veclen
                        ]().distribute[async_copy_scales_layout](Int(tid))

                        dst_fragments.copy_from_async[](src_fragments)

                    scales_iter._incr()

            async_copy_commit_group()

        # Guard stage 0.
        async_copy_wait_group(num_pipeline_stages - 2)
        barrier()

    alias mma_shape = get_mma_shape[a_type, get_accum_type[a_type]()]()
    alias MMA_M = mma_shape[0]
    alias MMA_N = mma_shape[1]
    alias MMA_K = mma_shape[2]
    alias num_k_mmas = BK // MMA_K
    alias num_m_mmas = WM // MMA_M
    alias num_n_mmas = WN // MMA_N

    alias accum_type = get_accum_type[a_type]()
    alias frag_size = get_fragment_size[mma_shape]()
    alias a_frag_size = frag_size[0]
    alias b_frag_size = frag_size[1]
    alias c_frag_size = frag_size[2]

    # Register tiles.
    var a_reg_tiles = (
        tb[a_type]()
        .row_major[2 * num_m_mmas, a_frag_size]()
        .local()
        .alloc()
        .split[2]()
    )

    var b_reg_tiles = (
        tb[a_type]()
        .row_major[2 * num_n_mmas, b_frag_size]()
        .local()
        .alloc()
        .vectorize[1, b_frag_size]()
        .split[2]()
    )

    var scales_reg_tiles = (
        tb[scales_type]()
        .row_major[num_n_mmas, 1]()
        .local()
        .alloc()
        .vectorize[1, 1]()
    )

    var a_warp_tile = a_smem_iter[].tile[WM, BK](Int(warp_y), 0)

    alias b_wtile_dim0 = WN // repack_tile[0] if transpose_b else (
        (BK * repack_tile[0]) // pack_factor
    )
    alias b_wtile_dim1 = (
        (BK * repack_tile[0]) // pack_factor
    ) if transpose_b else WN // repack_tile[0]
    var b_wtile_coord0 = Int(warp_x) if transpose_b else 0
    var b_wtile_coord1 = 0 if transpose_b else Int(warp_x)
    var b_warp_tile = b_smem_iter[].tile[b_wtile_dim0, b_wtile_dim1](
        b_wtile_coord0, b_wtile_coord1
    )
    var scales_warp_tile = scales_smem_iter[].tile[ceildiv(BK, group_size), WN](
        0, Int(warp_x)
    )

    var mma_op = TensorCore[accum_type, a_type, mma_shape, transpose_b]()

    alias swizzle_a_pattern = make_ldmatrix_swizzle[
        a_type, a_warp_tile.stride[0]()
    ]() if swizzle_a else OptionalReg[Swizzle](None)

    mma_op.load_a[swizzle_a_pattern](
        a_warp_tile, a_reg_tiles[0].vectorize[1, a_frag_size]()
    )

    # load scales into regs
    # for thread 0-3, scales for col 0, 8, 16, ..., 56 are stored locally
    # thread 4-7 stores scales for col 1, 9, 17, ..., 57
    scales_reg_tiles.vectorize[simd_size, 1]().copy_from(
        scales_warp_tile.vectorize[1, simd_size]().distribute[
            smem_reg_scales_layout, axis=0
        ](Int(lane_id))
    )

    mma_op.load_b(b_warp_tile, b_reg_tiles[0], scales_reg_tiles, 0)

    for k_tile_id in range(num_iters):
        var a_warp_tile = a_smem_iter[].tile[WM, BK](Int(warp_y), 0)
        var b_warp_tile = b_smem_iter[].tile[b_wtile_dim0, b_wtile_dim1](
            b_wtile_coord0,
            b_wtile_coord1,
        )

        # Perform prefetch registers and mma until current shared memory tile's
        # data has all been loaded to registers.
        @parameter
        for k_mma in range(num_k_mmas):
            var current = k_mma % 2
            var next = (k_mma + 1) % 2

            if k_mma == num_k_mmas - 1:
                a_smem_iter._incr()
                b_smem_iter._incr()

                a_warp_tile = a_smem_iter[].tile[WM, BK](Int(warp_y), 0)
                b_warp_tile = b_smem_iter[].tile[b_wtile_dim0, b_wtile_dim1](
                    b_wtile_coord0, b_wtile_coord1
                )

                # prefetch scales into regs every (group_size) rows
                if (k_tile_id + 1) % (group_size // BK) == 0:
                    scales_smem_iter._incr()
                    scales_warp_tile = scales_smem_iter[].tile[
                        ceildiv(BK, group_size), WN
                    ](0, Int(warp_x))
                    scales_reg_tiles.vectorize[simd_size, 1]().copy_from(
                        scales_warp_tile.vectorize[1, simd_size]().distribute[
                            smem_reg_scales_layout, axis=0
                        ](Int(lane_id))
                    )

            mma_op.load_a[swizzle_a_pattern](
                a_warp_tile,
                a_reg_tiles[next].vectorize[1, a_frag_size](),
                (k_mma + 1) % num_k_mmas,
            )
            mma_op.load_b(
                b_warp_tile,
                b_reg_tiles[next],
                scales_reg_tiles,
                (k_mma + 1) % num_k_mmas,
            )

            mma_op.mma(
                a_reg_tiles[current].vectorize[1, a_frag_size](),
                b_reg_tiles[current],
                c.vectorize[1, c_frag_size](),
            )

            if k_mma + 2 == num_k_mmas:
                var prefetch_tile_id = k_tile_id + num_pipeline_stages - 1

                # Prefetch one k tile (if valid) from global memory to current
                # shared memory buffer.
                if prefetch_tile_id < num_iters:

                    @parameter
                    if a_iter.address_space == AddressSpace.GENERIC:
                        var a_smem_prefetch_tile = a_smem_iter.next_unsafe(
                            num_pipeline_stages - 1
                        )[]

                        _copy_tensor_to_sram[async_copy_a_layout, swizzle_a](
                            a_smem_prefetch_tile, a_iter[]
                        )

                        a_iter._incr()

                    @parameter
                    if b_iter.address_space == AddressSpace.GENERIC:
                        var b_smem_prefetch_tile = b_smem_iter.next_unsafe(
                            num_pipeline_stages - 1
                        )[]

                        copy_dram_to_sram_async[
                            thread_layout=async_copy_b_layout,
                            swizzle=False,
                        ](
                            b_smem_prefetch_tile.vectorize[1, simd_b_size](),
                            b_iter[]
                            .bitcast[
                                b_type, address_space = AddressSpace.GENERIC
                            ]()
                            .vectorize[1, simd_b_size](),
                        )

                        b_iter._incr()

                    @parameter
                    if scales_iter.address_space == AddressSpace.GENERIC:
                        # Every group_size rows share a scale
                        # Only load scales when necessary
                        if (k_tile_id + num_pipeline_stages - 1) % (
                            group_size // BK
                        ) == 0:
                            var scales_smem_tile = scales_smem_iter.next_unsafe(
                                num_scales_stages - 1
                            )[]

                            # We only need one warp for copying scales...
                            if tid < WARP_SIZE:
                                var src_fragments = (
                                    scales_iter[]
                                    .bitcast[
                                        scales_type,
                                        address_space = AddressSpace.GENERIC,
                                    ]()
                                    .vectorize[1, async_copy_scales_veclen]()
                                    .distribute[async_copy_scales_layout](
                                        Int(tid)
                                    )
                                )
                                var dst_fragments = scales_smem_tile.vectorize[
                                    1, async_copy_scales_veclen
                                ]().distribute[async_copy_scales_layout](
                                    Int(tid)
                                )

                                dst_fragments.copy_from_async[](
                                    src_fragments, base_offset=0
                                )

                            scales_iter._incr()

                async_copy_commit_group()

                # Guard the next k tile's shared memory buffer.
                async_copy_wait_group(num_pipeline_stages - 2)
                barrier()


fn multistage_qgemm_kernel[
    c_type: DType,
    c_layout: Layout,
    a_type: DType,
    a_layout: Layout,
    b_packed_type: DType,
    b_layout: Layout,
    group_size: Int,
    pack_factor: Int,
    transpose_b: Bool,
    config: MatmulConfig[a_type, b_packed_type, c_type, transpose_b],
    elementwise_lambda_fn: OptionalReg[elementwise_epilogue_type] = None,
](
    c: LayoutTensor[c_type, c_layout, MutableAnyOrigin],
    a: LayoutTensor[a_type, a_layout, MutableAnyOrigin],
    b_packed: LayoutTensor[b_packed_type, b_layout, MutableAnyOrigin],
):
    constrained[
        is_nvidia_gpu(),
        "Quantized gemm only supports NVIDIA hardwares for now.",
    ]()
    alias simd_size = simdwidthof[c_type]()

    alias repack_tile = Index(64, 16)
    alias group_bytes = group_size // 2 + 2

    var M: UInt = c.dim[0]()
    alias N = Int(b_layout.shape[0])
    alias K = Int(b_layout.shape[1]) // group_bytes * group_size

    alias BM = config.block_tile_shape[0]
    alias BN = config.block_tile_shape[1]
    alias BK = config.block_tile_shape[2]
    alias WM = config.warp_tile_shape[0]
    alias WN = config.warp_tile_shape[1]
    alias num_pipeline_stages = config.num_pipeline_stages

    alias num_warps_m = config.num_warps_m()
    alias num_warps_n = config.num_warps_n()
    alias num_threads = config.num_threads()

    # Unpack quantized weights
    alias scales_type = DType.bfloat16
    alias b_type = DType.uint32
    alias b_weight_layout = Layout.row_major(N // 64, K * 64 // pack_factor)
    var b = LayoutTensor[b_type, b_weight_layout](
        b_packed.ptr.bitcast[Scalar[b_type]](),
    )

    alias b_scales_layout = Layout.row_major(K // group_size, N)
    var b_scales_ptr = b_packed.ptr + N * K // 2
    var scales = LayoutTensor[scales_type, b_scales_layout](
        b_scales_ptr.bitcast[Scalar[scales_type]](),
    )

    alias num_warp_k_partitions = config.num_warp_k_partitions
    alias num_threads_per_warp_k_part = num_threads // num_warp_k_partitions

    var tid = thread_idx.x
    var ln_id = lane_id()
    var warp_k_part_id = (
        tid // num_threads_per_warp_k_part if num_warp_k_partitions > 1 else 0
    )
    var warp_id = (tid % num_threads_per_warp_k_part) // WARP_SIZE

    # Only apply block swizzling for half precision types.
    alias swizzle_block = a_type.is_half_float() and b_type.is_half_float()

    var block_idx = block_swizzle(
        (Int(block_idx.x), Int(block_idx.y)),
        (Int(grid_dim.x), Int(grid_dim.y)),
    ) if swizzle_block else Index(Int(block_idx.x), Int(block_idx.y))

    # Coordinates of the current warp.
    var warp_y, warp_x = divmod(warp_id, num_warps_n)

    # Prepare circular shared memory buffer for A and B.
    # Each pipeline stage has its own buffer.
    var a_smem = external_memory[
        Scalar[a_type],
        address_space = AddressSpace.SHARED,
        alignment = alignof[SIMD[a_type, simd_size]](),
    ]()
    alias a_smem_size = num_pipeline_stages * BM * BK

    var a_smem_iter = LayoutTensorIter[
        a_type,
        Layout.row_major(BM, BK),
        address_space = AddressSpace.SHARED,
        alignment = a_smem.alignment,
        circular=True,
    ](
        rebind[
            __type_of(
                LayoutTensorIter[
                    a_type,
                    Layout.row_major(BM, BK),
                    MutableAnyOrigin,
                    address_space = AddressSpace.SHARED,
                    alignment = a_smem.alignment,
                    circular=True,
                ]().ptr
            )
        ](a_smem)
        + warp_k_part_id * a_smem_size,
        a_smem_size,
    )

    # There is one pre-allocated shared buffer. Explicitly offset B after at A's end.
    var b_smem = (a_smem + num_warp_k_partitions * a_smem_size).bitcast[
        Scalar[b_type]
    ]()
    alias b_smem_size = num_pipeline_stages * BK * BN // pack_factor
    alias BD_0 = BN // repack_tile[0]
    alias BD_1 = (BK * repack_tile[0]) // pack_factor
    alias b_smem_layout = Layout.row_major(BD_0, BD_1)

    var b_smem_iter = LayoutTensorIter[
        b_type,
        b_smem_layout,
        address_space = AddressSpace.SHARED,
        circular=True,
    ](b_smem + warp_k_part_id * b_smem_size, b_smem_size)

    # multiple stages may share the same scales
    alias num_scales_stages = ceildiv(
        (num_pipeline_stages - 1) * BK, group_size
    ) + 1
    var scales_smem = (b_smem + num_warp_k_partitions * b_smem_size).bitcast[
        Scalar[scales_type]
    ]()
    alias scales_smem_size = num_scales_stages * BN * ceildiv(BK, group_size)
    alias scales_smem_layout = Layout.row_major(ceildiv(BK, group_size), BN)

    var scales_smem_iter = LayoutTensorIter[
        scales_type,
        scales_smem_layout,
        address_space = AddressSpace.SHARED,
        circular=True,
    ](scales_smem + warp_k_part_id * scales_smem_size, scales_smem_size)

    # global memory iterator
    var bk_start: Int = Int((K // BK // num_warp_k_partitions) * warp_k_part_id)
    var a_gmem_iter = a.tiled_iterator[BM, BK, axis=1](block_idx[1], bk_start)
    var b_tile_coords = args_to_tuple[transpose_b](bk_start, block_idx[0])
    alias b_tile_axis = 1 if transpose_b else 0
    var b_gmem_iter = b.tiled_iterator[BD_0, BD_1, axis=b_tile_axis](
        b_tile_coords[0], b_tile_coords[1]
    )
    alias groups_per_iter = ceildiv(BK, group_size)
    var bk_scales_start: Int = Int(
        (K // (groups_per_iter * group_size) // num_warp_k_partitions)
        * warp_k_part_id
    )
    var scales_gmem_iter = scales.tiled_iterator[
        ceildiv(BK, group_size), BN, axis=0
    ](bk_scales_start, block_idx[0])

    alias mma_shape = get_mma_shape[a_type, get_accum_type[a_type]()]()
    alias MMA_M = mma_shape[0]
    alias MMA_N = mma_shape[1]
    alias num_m_mmas = WM // MMA_M
    alias num_n_mmas = WN // MMA_N

    alias accum_type = get_accum_type[a_type]()
    alias frag_size = get_fragment_size[mma_shape]()
    alias c_frag_size = frag_size[2]

    var c_reg_tile = (
        tb[accum_type]()
        .row_major[num_m_mmas * num_n_mmas, c_frag_size]()
        .local()
        .alloc()
        .fill(0)
    )

    multistage_mma_q[
        BM,
        BN,
        BK,
        WM,
        WN,
        Int(num_threads_per_warp_k_part),
        Int(num_pipeline_stages),
        transpose_b,
        group_size,
        pack_factor,
    ](
        c_reg_tile,
        a_gmem_iter,
        b_gmem_iter,
        a_smem_iter,
        b_smem_iter,
        scales_smem_iter,
        scales_gmem_iter,
        Int(ceildiv(K // num_warp_k_partitions, BK)),
    )

    # reduce within the threadblock
    @parameter
    if num_warp_k_partitions > 1:
        warp_split_k_reduction[
            BM,
            BN,
            Int(num_threads_per_warp_k_part),
            Int(num_warp_k_partitions),
        ](
            Int(warp_k_part_id),
            c_reg_tile,
        )
        if warp_k_part_id > 0:
            return

    # Map global memory tile down to thread.
    var c_gmem_tile = c.tile[BM, BN](block_idx[1], block_idx[0])
    var c_gmem_warp_tile = c_gmem_tile.tile[WM, WN](Int(warp_y), Int(warp_x))

    @always_inline
    @parameter
    fn apply_epilogue():
        # This block is identical to the one used for f32 case
        # but putting this in a lambda function leads to test failures
        # TODO: Refactor to remove code duplication
        constrained[
            elementwise_lambda_fn is not None,
            "elementwise_lambda_fn is not valid",
        ]()
        alias thread_layout = Layout.row_major(
            8, 4
        ) if is_nvidia_gpu() else Layout.row_major(4, 16)
        alias dst_simd_width_x = 1 if is_nvidia_gpu() else 4
        alias dst_simd_width_y = 2 if is_nvidia_gpu() else 1
        alias src_simd_width_x = 1 if is_nvidia_gpu() else 1
        alias src_simd_width_y = 2 if is_nvidia_gpu() else 4
        alias epilogue = elementwise_lambda_fn.value()
        var c_gmem_frag = c_gmem_warp_tile.vectorize[
            dst_simd_width_x, dst_simd_width_y
        ]().distribute[thread_layout](ln_id)
        var c_reg_frag = c_reg_tile.vectorize[
            src_simd_width_x, src_simd_width_y
        ]().transpose()
        var thread_offset = c_gmem_frag.distance(c.ptr)

        @parameter
        for i in range(__type_of(c_gmem_frag).layout.size()):
            alias src_idx = c_reg_frag.layout(i)
            alias dst_static_idx: UInt = __type_of(c_gmem_frag).layout(i)
            var dst_idx: Int

            @parameter
            if c_gmem_frag.layout.all_dims_known():
                dst_idx = Int(dst_static_idx)
            else:
                dst_idx = Int(c_gmem_frag.runtime_layout(i))
            alias alignment = alignof[SIMD[c_type, src_simd_width_y]]()
            var m = (Int(thread_offset) + dst_idx) // N
            var n = (Int(thread_offset) + dst_idx) % N
            if UInt(m) < M and UInt(n) < N:
                var vec = c_reg_frag.ptr.offset(src_idx).load[
                    width=src_simd_width_y,
                    alignment = alignof[SIMD[c_type, src_simd_width_y]](),
                ]()

                @parameter
                if dst_simd_width_x == 1:
                    epilogue[alignment=alignment]((m, n), vec)
                else:

                    @parameter
                    for j in range(dst_simd_width_x):
                        if UInt(m + j) < M:
                            epilogue[alignment=alignment](
                                (m + j, n), vec[j].cast[c_type]()
                            )

    # Store FP32 mma results to half precision buffer in global memory.
    # Each thread's fragment has 2x2 fp32 values. Casting to half float and
    # directly storing to global memory results in 2 4B writes. Following cutlass,
    # we stage the fragments in shared memory so that each thread can store 16B.

    @parameter
    if c_type.is_half_float() and is_nvidia_gpu():
        alias swizzle = make_swizzle[
            num_rows = MMA_M // 2, row_size=WN, access_size=MMA_N
        ]()

        var accum_smem_warp_tile = (
            tb[c_type]()
            .row_major[WM, WN]()
            .shared()
            .view(a_smem.bitcast[Scalar[c_type]]() + Int(warp_id * WM * WN))
        )

        copy_local_to_shared[
            thread_layout = Layout.row_major(8, 4),
            swizzle=swizzle,
        ](
            accum_smem_warp_tile.vectorize[1, 2](),
            c_reg_tile.vectorize[1, 2]().transpose(),
        )

        # Guard writing to shared memory.
        barrier()

        # Vectorized copy from shared to global memory, during which every 2 FP32
        # are cast to 2 BF16 so that 2 4xFP32 vectors are merged into 1 8xBF16
        # vector and stored using 16B store instruction.
        @parameter
        if elementwise_lambda_fn:
            alias epilogue = elementwise_lambda_fn.value()
            alias warp_layout = Layout.row_major(
                WARP_SIZE * simd_size // WN, WN // simd_size
            )
            var c_gmem_frag = c_gmem_warp_tile.vectorize[
                1, simd_size
            ]().distribute[warp_layout](thread_idx.x)
            var c_smem_frag = accum_smem_warp_tile.vectorize[
                1, simd_size
            ]().distribute[warp_layout](thread_idx.x)
            var thread_offset = c_gmem_frag.distance(c.ptr)
            alias num_stores_per_thread = __type_of(c_gmem_frag).layout.size()

            var c_smem_frag_offset = c_smem_frag.distance(
                accum_smem_warp_tile.ptr
            )

            @parameter
            for i in range(num_stores_per_thread):
                alias src_idx = __type_of(c_smem_frag).layout(i)
                alias src_idx_base = src_idx % swizzle.size()
                alias src_idx_diff = src_idx - src_idx_base
                var swizzled_idx = (
                    swizzle(c_smem_frag_offset + src_idx_base) + src_idx_diff
                )

                alias dst_static_idx = __type_of(c_gmem_frag).layout(i)
                var dst_idx: Int

                @parameter
                if c_gmem_frag.layout.all_dims_known():
                    dst_idx = dst_static_idx
                else:
                    dst_idx = Int(c_gmem_frag.runtime_layout(i))

                var m = (Int(thread_offset) + dst_idx) // N
                var n = (Int(thread_offset) + dst_idx) % N
                alias alignment = alignof[SIMD[c_type, simd_size]]()
                if UInt(m) < M and UInt(n) < N:
                    epilogue[alignment=alignment](
                        (m, n),
                        accum_smem_warp_tile.ptr.load[
                            width=simd_size, alignment=alignment
                        ](swizzled_idx).cast[c_type](),
                    )
        else:
            copy_sram_to_dram[
                thread_layout = Layout.row_major(
                    WARP_SIZE * simd_size // WN, WN // simd_size
                ),
                swizzle=swizzle,
            ](
                c_gmem_warp_tile.vectorize[1, simd_size](),
                accum_smem_warp_tile.vectorize[1, simd_size](),
            )

    elif c_type.is_half_float() and not is_nvidia_gpu():

        @parameter
        if elementwise_lambda_fn:
            apply_epilogue()

        else:
            var c_reg_tile_out = LayoutTensor[
                c_type,
                c_reg_tile.layout,
                MutableAnyOrigin,
                address_space = AddressSpace.LOCAL,
            ].stack_allocation()

            @parameter
            for i in range(c_reg_tile.shape[0]()):

                @parameter
                for j in range(c_reg_tile.shape[1]()):
                    c_reg_tile_out[i, j] = c_reg_tile[i, j].cast[c_type]()
            copy_local_to_dram[dst_thread_layout = Layout.row_major(4, 16)](
                c_gmem_warp_tile.vectorize[4, 1](),
                c_reg_tile_out.vectorize[1, 4](),
            )
    # Store FP32 results to FP32 buffer in global memory.
    else:

        @parameter
        if elementwise_lambda_fn:
            apply_epilogue()
        else:

            @parameter
            if is_nvidia_gpu():
                copy_local_to_dram[dst_thread_layout = Layout.row_major(8, 4)](
                    c_gmem_warp_tile.vectorize[1, 2](),
                    c_reg_tile.vectorize[1, 2]().transpose(),
                )
            else:
                copy_local_to_dram[dst_thread_layout = Layout.row_major(4, 16)](
                    c_gmem_warp_tile.vectorize[4, 1](),
                    c_reg_tile.vectorize[1, 4](),
                )


# For a 4-bit weight matrix of shape (64 * TN, 16 * TK), we first
# repack elements within each 64x16 tile, and in memory every 8
# 4-bit elements are packed in one uint32.
#              K
#       0       16      32
#      0+-------+-------+-----+
#       | 64x16 | 64x16 | ... |
#       | tile  | tile  |     |
# N   64+-------+-------+-----+   Matrix with 4-bit elements
#       | 64x16 | 64x16 | ... |
#       | tile  | tile  |     |
#    128+-------+-------+-----+
#
#
# Stored as uint32 tensor (64 * TN, 2 * TK):
#              K
#     0       2      4
#     0+------+------+-----+
#      | 64x2 | 64x2 | ... |
#      | tile | tile |     |
# N  64+------+------+-----+    uint32 Matrix
#      | 64x2 | 64x2 | ... |
#      | tile | tile |     |
#   128+------+------+-----+
#
# Elements within each tile are stored continuously
#                  K
#      0     1     2     3     4
#     0+-----+-----+-----+-----+
#      |  0  |  1  | 128 | 129 |
#     1+-----+-----+-----+-----+
#      |  2  |  3  | 130 | 131 |
#     2+-----+-----+-----+-----+
#      |  4  |  5  | 132 | 133 |
# N   3+-----+-----+-----+-----+
#      | ... | ... | ... | ... |
#    64+-----+-----+-----+-----+
#      |TK*  |TK*  | ... | ... |
#      |128  |128+1| ... | ... |
#    65+-----+-----+-----+-----+
#      |TK*  |TK*  | ... | ... |
#      |128+2|128+3| ... | ... |
#    65+-----+-----+-----+-----+
# This data layout can be expressed by UInt32 LayoutTensor
# with shape = IntTuple(IntTuple(64, TN),IntTuple(2, TK))
# and stride = IntTuple(IntTuple(2, TK * 128),IntTuple(1, 128))
@always_inline
fn pack_Q_tile(input: SIMD[DType.uint8, 16]) -> SIMD[DType.uint32, 4]:
    # Q-tile is the smallest indivisible unit when performing gemm
    # operations with quantized matrices.

    var res: SIMD[DType.uint32, 4] = 0

    @parameter
    for i in range(4):
        res[i] |= input[i * 4 + 0].cast[DType.uint32]() & 0x0F
        res[i] |= (input[i * 4 + 0].cast[DType.uint32]() & 0xF0) << 12
        res[i] |= (input[i * 4 + 1].cast[DType.uint32]() & 0x0F) << 4
        res[i] |= (input[i * 4 + 1].cast[DType.uint32]() & 0xF0) << 16

        res[i] |= (input[i * 4 + 2].cast[DType.uint32]() & 0x0F) << 8
        res[i] |= (input[i * 4 + 2].cast[DType.uint32]() & 0xF0) << 20
        res[i] |= (input[i * 4 + 3].cast[DType.uint32]() & 0x0F) << 12
        res[i] |= (input[i * 4 + 3].cast[DType.uint32]() & 0xF0) << 24

    return res


@always_inline
fn unpack_4bit_int(val: SIMD[DType.uint32, _], idx: Int) -> UInt8:
    var u32_val = rebind[UInt32](val)
    return (u32_val >> (idx * 4)).cast[DType.uint8]() & 0x0F


@__llvm_metadata(MAX_THREADS_PER_BLOCK_METADATA=StaticTuple[Int32, 1](128))
fn repack_Q4_0_for_sm8x[
    q_layout: Layout,
    repack_layout: Layout,
    scales_type: DType,
](
    q_weight: LayoutTensor[DType.uint8, q_layout, MutableAnyOrigin],
    q_packed_weight: LayoutTensor[DType.uint8, repack_layout, MutableAnyOrigin],
):
    alias group_size = 32
    alias group_bytes = sizeof[DType.float16]() + (group_size // 2)
    alias pack_factor = 8
    alias repack_tile = Index(64, 16)
    alias WARP_SIZE = 32
    alias BN = 128
    alias BK = 1024

    var tid: UInt = thread_idx.x
    var warp_id: UInt = tid // WARP_SIZE
    alias num_warps_x = BN // repack_tile[0]
    var warp_x: UInt = warp_id % num_warps_x
    var warp_y: UInt = warp_id // num_warps_x
    var lane_id: Int = Int(tid % WARP_SIZE)
    var block_idx = Index(Int(block_idx.x), Int(block_idx.y))

    alias N = Int(q_layout.shape[0])
    alias K = Int(q_layout.shape[1]) // group_bytes * group_size

    alias K_groups = K // group_size
    alias BK_groups = BK // group_size

    alias uint_K = K // pack_factor
    alias uint_BK = BK // pack_factor

    @always_inline
    @parameter
    fn convert_bytes_to_bf16[
        scales_type: DType
    ](input_bytes: SIMD[DType.uint8, _]) -> SIMD[scales_type, 1]:
        var f32_values = bitcast[DType.float16, 1](input_bytes).cast[
            DType.float32
        ]()
        return bitcast[scales_type, 2](f32_values)[1]

    alias repacked_b_layout = Layout(
        IntTuple(
            IntTuple(64, N // 64),
            IntTuple(2, uint_K // 2),
        ),
        IntTuple(
            IntTuple(2, 128 * (uint_K // 2)),
            IntTuple(1, 128),
        ),
    )
    var repack_weights = LayoutTensor[DType.uint32, repacked_b_layout](
        q_packed_weight.ptr.bitcast[UInt32](),
    )

    alias b_scales_layout = Layout.row_major(K_groups, N)
    var b_scales_ptr = q_packed_weight.ptr + N * K // 2
    var repack_scales = LayoutTensor[scales_type, b_scales_layout](
        b_scales_ptr.bitcast[Scalar[scales_type]](),
    )

    # We keep 128x2 Q4_0 GGUF blocks in smem
    var smem = external_memory[
        UInt8,
        address_space = AddressSpace.SHARED,
        alignment = alignof[SIMD[DType.uint8, 1]](),
    ]()
    var qb_smem = LayoutTensor[
        DType.uint8,
        Layout.row_major(BN, 2 * group_bytes),
        address_space = AddressSpace.SHARED,
    ](smem.bitcast[UInt8]())

    var q_gmem_tile = q_weight.tile[BN, BK_groups * group_bytes](
        block_idx[0], block_idx[1]
    )
    var q_gmem_iter = q_gmem_tile.tiled_iterator[BN, 2 * group_bytes, axis=1](
        0, 0
    )

    var repacked_gmem_tile = repack_weights.tile[BN, uint_BK](
        block_idx[0], block_idx[1]
    )
    var repacked_gemm_iter = repacked_gmem_tile.tiled_iterator[
        BN, 2 * group_size // pack_factor, axis=1
    ](0, 0)

    var scales_gmem_tile = repack_scales.tile[BK_groups, BN](
        block_idx[1], block_idx[0]
    )
    var scales_gmem_iter = scales_gmem_tile.tiled_iterator[2, BN, axis=0](0, 0)

    # We load 128x2 Q4_0 GGUF blocks to smem.
    # Each warp repacks 64x1 Q4_0 GGUF blocks, which are
    # 64x32 4-bit weights. We repack weights into 64x16
    # tiles for our quantized matmul kernel, so there are
    # two tile for each warp.
    # frag_0 stores frags of the first 64x16 tile,
    # frag_1 stores frags of the second,
    for i in range(ceildiv(BK_groups, 2)):
        barrier()
        copy_dram_to_sram[thread_layout = Layout.row_major(128, 1)](
            qb_smem.vectorize[1, 4](),
            q_gmem_iter[]
            .bitcast[DType.uint8, address_space = AddressSpace.GENERIC]()
            .vectorize[1, 4](),
        )
        q_gmem_iter._incr()
        barrier()
        q_warp_tile = qb_smem.tile[repack_tile[0], group_bytes](
            Int(warp_x), Int(warp_y)
        )

        if (BK_groups * block_idx[1] + i * 2 + warp_y) < K_groups:
            var frag_0: SIMD[DType.uint8, 16] = 0
            var frag_1: SIMD[DType.uint8, 16] = 0
            var raw_Q_tile = q_warp_tile.tile[repack_tile[0], group_bytes]()
            alias thd_layout = Layout.row_major(8, 4)
            # The first 2 Bytes is the scale for this Q4_0 block
            # GGUF pack elements 0-15 in the lower 4-bit of the 16 Bytes,
            # and elements 16-31 in the higher 4-bit of the 16 Bytes.
            #
            # This gets elements 0, 1, 8, 9, 16, 17, 24, 25 for
            # thread 0.
            var thread_tile = (
                raw_Q_tile.slice[:, 2:]()
                .vectorize[1, 2]()
                .distribute[thd_layout](lane_id)
            )

            @parameter
            for i_e in range(16):
                var val = thread_tile.load[2](i_e // 2, i_e % 2)
                frag_0[i_e] = (val[0] & 0x0F) | ((val[1] & 0x0F) << 4)
                frag_1[i_e] = ((val[0] & 0xF0) >> 4) | (val[1] & 0xF0)

            var repack_warp_tile = repacked_gemm_iter[].tile[
                64, group_size // pack_factor
            ](Int(warp_x), Int(warp_y))
            repack_warp_tile.vectorize[2, 2]().store(
                lane_id, 0, pack_Q_tile(frag_0)
            )
            repack_warp_tile.vectorize[2, 2]().store(
                lane_id, 1, pack_Q_tile(frag_1)
            )
            repacked_gemm_iter._incr()

            alias scales_thread_layout = Layout(IntTuple(4, 8), IntTuple(16, 1))
            var rt_scales_thread_layout = RuntimeLayout[
                scales_thread_layout,
                element_type = q_warp_tile.layout_int_type,
                linear_idx_type = q_warp_tile.linear_idx_type,
            ]()

            # cast scales to bf16 before storing back
            var scales_warp_tile = scales_gmem_iter[].tile[1, 64](
                Int(warp_y), Int(warp_x)
            )

            scales_warp_tile[0, 2 * lane_id] = convert_bytes_to_bf16[
                scales_type
            ](
                q_warp_tile.vectorize[1, 2]()[
                    Int(rt_scales_thread_layout(lane_id)), 0
                ]
            )

            scales_warp_tile[0, 2 * lane_id + 1] = convert_bytes_to_bf16[
                scales_type
            ](
                q_warp_tile.vectorize[1, 2]()[
                    Int(rt_scales_thread_layout(lane_id)) + 8, 0
                ]
            )

            scales_gmem_iter._incr()


# Tensors of GPTQ format are stored in a non-transposed way.
# Assume the original transposed matrix is of shape [N, K], the qweight shard
# will be a uint32 matrix of shape [K // 8, N], and scales will be of shape
# [K_groups, N]. The input is a uint8 tensor of shape
# [K_groups * group_bytes, N].
@__llvm_metadata(MAX_THREADS_PER_BLOCK_METADATA=StaticTuple[Int32, 1](128))
fn repack_GPTQ_for_sm8x[
    in_layout: Layout,
    out_layout: Layout,
    scales_type: DType,
    group_size: Int,
    has_perm: Bool,
    *,
    perm_layout: Layout = Layout(),
](
    in_tensor: LayoutTensor[DType.uint8, in_layout, MutableAnyOrigin],
    out_tensor: LayoutTensor[DType.uint8, out_layout, MutableAnyOrigin],
    perm_idx: LayoutTensor[DType.int32, perm_layout, MutableAnyOrigin],
):
    alias raw_scales_type = DType.float16
    alias weights_bytes_per_group = group_size // 2
    alias group_bytes = sizeof[DType.float16]() + weights_bytes_per_group
    alias pack_factor = 8
    alias repack_tile = Index(64, 16)
    alias BN = 128
    alias BK = 1024

    var tid: UInt = thread_idx.x
    var warp_id: UInt = tid // WARP_SIZE
    alias num_warps_x = BN // repack_tile[0]
    var warp_x: UInt = warp_id % num_warps_x
    var warp_y: UInt = warp_id // num_warps_x
    var lane_id: Int = Int(tid % WARP_SIZE)
    var block_idx = Index(Int(block_idx.x), Int(block_idx.y))

    alias N = Int(in_layout.shape[1])
    alias K = Int(in_layout.shape[0]) // group_bytes * group_size

    alias K_groups = K // group_size
    alias BK_groups = BK // group_size

    alias uint_K = K // pack_factor
    alias uint_BK = BK // pack_factor

    @always_inline
    @parameter
    fn convert_bytes_to_bf16[
        scales_type: DType
    ](input_bytes: SIMD[raw_scales_type, _]) -> SIMD[scales_type, 1]:
        var f32_values = bitcast[DType.float16, 1](input_bytes).cast[
            DType.float32
        ]()
        return bitcast[scales_type, 2](f32_values)[1]

    # Define 4-bit weights and scales for the raw input
    alias raw_weights_layout = Layout.row_major(uint_K, N)
    var raw_weights = LayoutTensor[DType.uint32, raw_weights_layout](
        in_tensor.ptr.bitcast[UInt32](),
    ).transpose()
    alias raw_scales_layout = Layout.row_major(K_groups, N)
    var raw_scales_ptr = in_tensor.ptr + N * K // 2
    var raw_scales = LayoutTensor[raw_scales_type, raw_scales_layout](
        raw_scales_ptr.bitcast[Scalar[raw_scales_type]](),
    ).transpose()

    # Define 4-bit weights and scales for the repacked buffer
    alias repacked_weights_layout = Layout(
        IntTuple(
            IntTuple(64, N // 64),
            IntTuple(2, uint_K // 2),
        ),
        IntTuple(
            IntTuple(2, 128 * (uint_K // 2)),
            IntTuple(1, 128),
        ),
    )
    var repack_weights = LayoutTensor[DType.uint32, repacked_weights_layout](
        out_tensor.ptr.bitcast[UInt32](),
    )
    alias repacked_scales_layout = Layout.row_major(K_groups, N)
    var repacked_scales_ptr = out_tensor.ptr + N * K // 2
    var repack_scales = LayoutTensor[scales_type, repacked_scales_layout](
        repacked_scales_ptr.bitcast[Scalar[scales_type]](),
    )

    # We keep 128x2 GPTQ blocks in smem
    var smem = external_memory[
        UInt8,
        address_space = AddressSpace.SHARED,
        alignment = alignof[SIMD[DType.uint8, 1]](),
    ]()
    var weights_smem = LayoutTensor[
        DType.uint8,
        Layout.row_major(BN, 2 * weights_bytes_per_group),
        address_space = AddressSpace.SHARED,
    ](smem.bitcast[UInt8]())
    var weights_smem_uint4 = LayoutTensor[
        DType.uint32,
        Layout.row_major(BN, 2 * group_size // pack_factor),
        address_space = AddressSpace.SHARED,
    ](smem.bitcast[UInt32]())

    var raw_weights_gmem_tile = raw_weights.tile[BN, uint_BK](
        block_idx[0], block_idx[1]
    )
    var raw_weights_gmem_iter = raw_weights_gmem_tile.tiled_iterator[
        BN, 2 * weights_bytes_per_group // sizeof[DType.uint32](), axis=1
    ](0, 0)
    var raw_scales_gmem_tile = raw_scales.tile[BN, BK_groups](
        block_idx[0], block_idx[1]
    )
    var raw_scales_gmem_iter = raw_scales_gmem_tile.tiled_iterator[
        BN, 2, axis=1
    ](0, 0)

    var repacked_weights_gmem_tile = repack_weights.tile[BN, uint_BK](
        block_idx[0], block_idx[1]
    )
    var repacked_weights_gmem_iter = repacked_weights_gmem_tile.tiled_iterator[
        BN, 2 * group_size // pack_factor, axis=1
    ](0, 0)

    var repacked_scales_gmem_tile = repack_scales.tile[BK_groups, BN](
        block_idx[1], block_idx[0]
    )
    var repacked_scales_gmem_iter = repacked_scales_gmem_tile.tiled_iterator[
        2, BN, axis=0
    ](0, 0)

    # We load 128x2 GPTQ blocks to smem.
    # Each warp repacks 64x1 GPTQ blocks, which are
    # 64xgroup_size 4-bit weights. We repack weights into 64x16
    # tiles for our quantized matmul kernel, so there are
    # (group_size // 16) tiles for each warp.
    # repack_reg_tile[0] stores frags of the one 64x16 tile,
    for i in range(ceildiv(BK_groups, 2)):

        @parameter
        if has_perm:
            pass
        else:
            barrier()
            copy_dram_to_sram[thread_layout = Layout.row_major(128, 1)](
                weights_smem_uint4.vectorize[1, 1](),
                raw_weights_gmem_iter[].vectorize[1, 1](),
            )
            raw_weights_gmem_iter._incr()
            barrier()

        if (BK_groups * block_idx[1] + i * 2 + warp_y) < K_groups:
            var repacked_warp_tile = repacked_weights_gmem_iter[].tile[
                repack_tile[0], group_size // pack_factor
            ](Int(warp_x), Int(warp_y))

            @parameter
            for i_Q_tile in range(group_size // repack_tile[1]):
                var tmp: SIMD[DType.uint8, 16] = 0
                alias thd_layout = Layout.row_major(8, 4)

                @parameter
                if has_perm:
                    var p_block_idx = perm_idx.tile[BK](block_idx[1])
                    var p_group_idx = p_block_idx.tile[group_size](
                        Int(2 * i + warp_y)
                    )
                    var p_Qtile_idx = p_group_idx.tile[repack_tile[1]](i_Q_tile)
                    var thd_idx = p_Qtile_idx.vectorize[2]().distribute[
                        thd_layout, axis=1
                    ](lane_id)
                    var n_idx = lane_id // 4

                    var weights_K = raw_weights.tile[BN, uint_K](
                        block_idx[0], 0
                    )
                    var weights_K_wrap = weights_K.tile[repack_tile[0], uint_K](
                        Int(warp_x), 0
                    )

                    @parameter
                    for i_e in range(16):
                        if i_e % 2 == 0 and i_e > 0:
                            n_idx += 8
                        var k_idx: Int = Int(thd_idx[i_e % 2][0])
                        var packed_int = weights_K_wrap[
                            n_idx, k_idx // pack_factor
                        ]
                        tmp[i_e] |= unpack_4bit_int(packed_int, k_idx % 8)

                        k_idx = Int(thd_idx[i_e % 2][1])
                        packed_int = weights_K_wrap[n_idx, k_idx // pack_factor]
                        tmp[i_e] |= unpack_4bit_int(packed_int, k_idx % 8) << 4

                else:
                    var raw_weights_warp_tile = weights_smem.tile[
                        repack_tile[0], weights_bytes_per_group
                    ](Int(warp_x), Int(warp_y))
                    var raw_Q_tile = raw_weights_warp_tile.tile[
                        repack_tile[0], repack_tile[1] // 2
                    ](0, i_Q_tile)
                    # This gets elements 0, 1, 8, 9 in each mma_tile for
                    # thread 0.
                    var thread_tile = raw_Q_tile.distribute[thd_layout](lane_id)

                    @parameter
                    for i_e in range(16):
                        tmp[i_e] = thread_tile.load[1](i_e // 2, i_e % 2)

                var repacked_Q_tile = repacked_warp_tile.tile[
                    repack_tile[0], repack_tile[1] // pack_factor
                ](0, i_Q_tile)
                repacked_Q_tile.vectorize[2, 2]().store[4](
                    lane_id, 0, pack_Q_tile(tmp)
                )

            repacked_weights_gmem_iter._incr()

            # cast scales to bf16 before storing back
            var scales_warp_tile = repacked_scales_gmem_iter[].tile[1, 64](
                Int(warp_y), Int(warp_x)
            )
            var raw_scales_warp_tile = raw_scales_gmem_iter[].tile[64, 1](
                Int(warp_x), Int(warp_y)
            )

            alias scales_thread_layout = Layout(IntTuple(4, 8), IntTuple(16, 1))
            var rt_scales_thread_layout = RuntimeLayout[
                scales_thread_layout,
                element_type = scales_warp_tile.layout_int_type,
                linear_idx_type = scales_warp_tile.linear_idx_type,
            ]()

            scales_warp_tile[0, 2 * lane_id] = convert_bytes_to_bf16[
                scales_type
            ](raw_scales_warp_tile[Int(rt_scales_thread_layout(lane_id)), 0])

            scales_warp_tile[0, 2 * lane_id + 1] = convert_bytes_to_bf16[
                scales_type
            ](
                raw_scales_warp_tile[
                    Int(rt_scales_thread_layout(lane_id)) + 8, 0
                ]
            )

            repacked_scales_gmem_iter._incr()
            raw_scales_gmem_iter._incr()


@always_inline
fn q_smem_usage[config: MatmulConfig, group_size: Int]() -> Int:
    alias num_warp_k_partitions = config.num_warp_k_partitions
    alias block_mnk = config.block_tile_shape
    alias num_pipeline_stages = config.num_pipeline_stages
    alias pack_factor = 8

    # fmt: off
    var a_usage = block_mnk[0] * block_mnk[2] * num_pipeline_stages * sizeof[config.a_type]()
    var b_usage = block_mnk[1] * block_mnk[2] * num_pipeline_stages * sizeof[DType.uint32]() // pack_factor
    var c_usage = block_mnk[0] * block_mnk[1] * sizeof[DType.float32]()
    var num_scales_stages = ceildiv((num_pipeline_stages - 1) * block_mnk[2], group_size) + 1
    var scales_usage = block_mnk[1] * ceildiv(block_mnk[2], group_size
    ) * num_scales_stages * sizeof[config.a_type]()
    var slice_k_reduction: UInt = block_mnk[0] * block_mnk[1] * (num_warp_k_partitions // 2) * sizeof[DType.float32]()
    # fmt: on

    var smem_usage: UInt = num_warp_k_partitions * (
        a_usage + b_usage + scales_usage
    )
    return Int(max(c_usage, Int(smem_usage), Int(slice_k_reduction)))


fn multistage_gemm_q[
    c_type: DType,
    c_shape: DimList,
    a_type: DType,
    a_shape: DimList,
    b_type: DType,
    b_shape: DimList, //,
    *,
    group_size: Int,
    pack_factor: Int,
    config: MatmulConfig[a_type, b_type, c_type, True],
    elementwise_lambda_fn: OptionalReg[elementwise_epilogue_type] = None,
](
    c: NDBuffer[c_type, 2, _, c_shape],
    a: NDBuffer[a_type, 2, _, a_shape],
    b: NDBuffer[b_type, 2, _, b_shape],
    runtime_config: MatmulConfig[a_type, b_type, c_type, True],
    ctx: DeviceContext,
) raises:
    var M = c.dim[0]()
    var N = c.dim[1]()

    var tensor_c = from_ndbuffer_row_major(c)
    var tensor_a = from_ndbuffer_row_major(a)
    var tensor_b = from_ndbuffer_row_major(b)

    alias smem_usage = q_smem_usage[config, group_size]()
    alias max_smem = ctx.default_device_info.shared_memory_per_multiprocessor

    @parameter
    if smem_usage > max_smem:
        # Strategy:
        # 1. First attempt: Reduce pipeline stages until minimum of 3
        # 2. If still insufficient: Halve the number of warp partitions
        # and retry pipeline stages reduction
        @parameter
        for partition_reduction in range(
            log2_floor(Int(config.num_warp_k_partitions)) + 1
        ):

            @parameter
            for num_stages in range(config.num_pipeline_stages, 2, -1):
                alias adjusted_config = MatmulConfig[
                    a_type, b_type, c_type, True
                ](
                    block_tile_shape=config.block_tile_shape,
                    warp_tile_shape=config.warp_tile_shape,
                    num_pipeline_stages=num_stages,
                    num_k_partitions=config.num_k_partitions,
                    num_warp_k_partitions=config.num_warp_k_partitions
                    // (
                        2**partition_reduction
                    ),  # Reduce warp partitions by powers of 2
                )

                alias adjusted_smem = q_smem_usage[
                    adjusted_config, group_size
                ]()

                @parameter
                if adjusted_smem < max_smem:
                    alias gemm_kernel_type = multistage_qgemm_kernel[
                        c_type,  # c_type
                        tensor_c.layout,
                        a_type,  # a_type
                        tensor_a.layout,
                        b_type,  # b_type
                        tensor_b.layout,
                        group_size,
                        pack_factor,
                        True,
                        adjusted_config,
                        elementwise_lambda_fn,
                    ]

                    ctx.enqueue_function[gemm_kernel_type](
                        tensor_c,
                        tensor_a,
                        tensor_b,
                        grid_dim=adjusted_config.grid_dim(M, N),
                        block_dim=adjusted_config.block_dim(),
                        shared_mem_bytes=adjusted_smem,
                        func_attribute=FuncAttribute.MAX_DYNAMIC_SHARED_SIZE_BYTES(
                            adjusted_smem,
                        ),
                    )

                    return

    alias gemm_kernel_type = multistage_qgemm_kernel[
        c_type,  # c_type
        tensor_c.layout,
        a_type,  # a_type
        tensor_a.layout,
        b_type,  # b_type
        tensor_b.layout,
        group_size,
        pack_factor,
        True,
        config,
        elementwise_lambda_fn,
    ]

    ctx.enqueue_function[gemm_kernel_type](
        tensor_c,
        tensor_a,
        tensor_b,
        grid_dim=runtime_config.grid_dim(M, N),
        block_dim=runtime_config.block_dim(),
        shared_mem_bytes=smem_usage,
        func_attribute=FuncAttribute.MAX_DYNAMIC_SHARED_SIZE_BYTES(
            smem_usage,
        ),
    )


@always_inline
fn matmul_gpu_qint4[
    c_type: DType,
    a_type: DType, //,
    group_size: Int,
    target: StaticString,
    elementwise_lambda_fn: OptionalReg[elementwise_epilogue_type] = None,
](
    c: NDBuffer[c_type, 2, _, _],
    a: NDBuffer[a_type, 2, _, _],
    b: NDBuffer[DType.uint8, 2, _, _],
    ctx: DeviceContextPtr = DeviceContextPtr(),
) raises:
    constrained[is_gpu[target](), "unsupported target"]()
    var cuda_ctx = ctx.get_device_context()

    matmul_gpu_qint4_impl[group_size, target, elementwise_lambda_fn](
        c, a, b, cuda_ctx
    )


@always_inline
fn matmul_gpu_qint4_impl[
    c_type: DType,
    a_type: DType, //,
    group_size: Int,
    target: StaticString,
    elementwise_lambda_fn: OptionalReg[elementwise_epilogue_type] = None,
](
    c: NDBuffer[c_type, 2, _, _],
    a: NDBuffer[a_type, 2, _, _],
    b: NDBuffer[DType.uint8, 2, _, _],
    ctx: Optional[DeviceContext],
) raises:
    # constrained[is_gpu[target](), "unsupported target"]()
    var cuda_ctx = ctx.value()

    alias pack_factor = 8

    alias a_shape = a.shape
    alias b_shape = b.shape
    alias c_shape = c.shape
    var shape = GemmShape.get[transpose_b=True](c, a, b)
    var m = shape.M

    alias static_K = a_shape.get[1]()
    alias static_N = c_shape.get[1]()

    @parameter
    if static_K == 4096 and static_N == 4096:
        if m <= 16:
            alias M16_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(16, 64, 128),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M16_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M16_config,
                cuda_ctx,
            )
            return
        if 16 < m <= 32:
            alias M32_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(32, 64, 128),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M32_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M32_config,
                cuda_ctx,
            )
            return
        if 32 < m <= 64:
            alias M64_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 64, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=5,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M64_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M64_config,
                cuda_ctx,
            )
            return
        if 64 < m <= 128:
            alias M128_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 128, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M128_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M128_config,
                cuda_ctx,
            )
            return
        if 128 < m <= 512:
            alias M512_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 64, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M512_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M512_config,
                cuda_ctx,
            )
            return

    @parameter
    if static_K == 4096 and static_N == 6144:
        if m <= 16:
            alias M16_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(16, 64, 128),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M16_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M16_config,
                cuda_ctx,
            )
            return
        if 16 < m <= 32:
            alias M32_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(32, 64, 128),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M32_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M32_config,
                cuda_ctx,
            )
            return
        if 32 < m <= 64:
            alias M64_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 64, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=5,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M64_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M64_config,
                cuda_ctx,
            )
            return
        if 64 < m <= 128:
            alias M128_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 128, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M128_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M128_config,
                cuda_ctx,
            )
            return
        if 128 < m <= 256:
            alias M256_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(128, 128, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=2,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M256_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M256_config,
                cuda_ctx,
            )
            return

    @parameter
    if static_K == 4096 and static_N == 14336:
        if m <= 16:
            alias M16_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(16, 64, 32),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=5,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M16_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M16_config,
                cuda_ctx,
            )
            return
        if 16 < m <= 32:
            alias M32_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(16, 64, 32),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=5,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M32_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M32_config,
                cuda_ctx,
            )
            return
        if 32 < m <= 64:
            alias M64_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(32, 64, 32),
                warp_tile_shape=Index(32, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M64_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M64_config,
                cuda_ctx,
            )
            return
        if 64 < m <= 256:
            alias M128_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 64, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M128_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M128_config,
                cuda_ctx,
            )
            return

    @parameter
    if static_K == 14336 and static_N == 4096:
        if m <= 16:
            alias M16_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(16, 64, 32),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=8,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M16_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M16_config,
                cuda_ctx,
            )
            return
        if 16 < m <= 32:
            alias M32_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(16, 64, 32),
                warp_tile_shape=Index(16, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M32_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M32_config,
                cuda_ctx,
            )
            return
        if 32 < m <= 64:
            alias M64_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(32, 64, 32),
                warp_tile_shape=Index(32, 64, 32),
                num_pipeline_stages=4,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M64_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M64_config,
                cuda_ctx,
            )
            return
        if 64 < m <= 128:
            alias M128_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(32, 64, 32),
                warp_tile_shape=Index(32, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M128_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M128_config,
                cuda_ctx,
            )
            return
        if 128 < m <= 512:
            alias M512_config = MatmulConfig[a_type, DType.uint8, c_type, True](
                block_tile_shape=Index(64, 64, 32),
                warp_tile_shape=Index(64, 64, 32),
                num_pipeline_stages=3,
                num_k_partitions=1,
                num_warp_k_partitions=4,
            )
            multistage_gemm_q[
                group_size=group_size,
                pack_factor=pack_factor,
                config=M512_config,
                elementwise_lambda_fn=elementwise_lambda_fn,
            ](
                rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
                rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
                rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
                M512_config,
                cuda_ctx,
            )
            return

    alias default_config = MatmulConfig[a_type, DType.uint8, c_type, True](
        block_tile_shape=Index(128, 128, 32),
        warp_tile_shape=Index(64, 64, 32),
        num_pipeline_stages=5,
        num_k_partitions=1,
        num_warp_k_partitions=1,
    )

    multistage_gemm_q[
        group_size=group_size,
        pack_factor=pack_factor,
        config=default_config,
        elementwise_lambda_fn=elementwise_lambda_fn,
    ](
        rebind[NDBuffer[c_type, 2, c.origin, c_shape]](c),
        rebind[NDBuffer[a_type, 2, a.origin, a_shape]](a),
        rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b),
        default_config,
        cuda_ctx,
    )


@always_inline
fn gpu_qint4_repack_Q4_0[
    b_shape: DimList, //,
    target: StaticString,
](
    b: NDBuffer[DType.uint8, 2, _, b_shape],
    b_packed: NDBuffer[DType.uint8, 2, _, b_shape],
    ctx: DeviceContextPtr = DeviceContextPtr(),
) raises:
    constrained[is_gpu[target](), "unsupported target"]()
    var cuda_ctx = ctx.get_device_context()

    alias pack_factor = 8
    alias group_size = 32
    alias group_bytes = 2 + (group_size // 2)
    alias BN = 128
    alias BK = 1024

    alias N = b.shape.get[0]()
    alias K = b.shape.get[1]() // group_bytes * group_size

    var tensor_b = from_ndbuffer_row_major(
        rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b)
    )
    var tensor_packed_b = from_ndbuffer_row_major(
        rebind[NDBuffer[DType.uint8, 2, b_packed.origin, b_shape]](b_packed)
    )

    var smem_usage: Int = BN * 2 * group_bytes

    alias repack = repack_Q4_0_for_sm8x[
        tensor_b.layout, tensor_packed_b.layout, DType.bfloat16
    ]

    cuda_ctx.enqueue_function[repack](
        tensor_b,
        tensor_packed_b,
        grid_dim=(ceildiv(N, BN), ceildiv(K, BK), 1),
        block_dim=(128, 1, 1),
        shared_mem_bytes=smem_usage,
        func_attribute=FuncAttribute.MAX_DYNAMIC_SHARED_SIZE_BYTES(smem_usage),
    )


@always_inline
fn gpu_qint4_repack_GPTQ[
    b_shape: DimList,
    b_packed_shape: DimList, //,
    group_size: Int,
    target: StaticString,
](
    b: NDBuffer[DType.uint8, 2, _, b_shape],
    b_packed: NDBuffer[DType.uint8, 2, _, b_packed_shape],
    perm_idx: OptionalReg[NDBuffer[DType.int32, 1, MutableAnyOrigin]] = None,
    ctx: DeviceContextPtr = DeviceContextPtr(),
) raises:
    constrained[is_gpu[target](), "unsupported target"]()
    var cuda_ctx = ctx.get_device_context()

    alias pack_factor = 8
    alias group_bytes = 2 + (group_size // 2)
    alias BN = 128
    alias BK = 1024

    alias N = b.shape.get[1]()
    alias K = b.shape.get[0]() // group_bytes * group_size

    constrained[
        N == b_packed.shape.get[0](),
        "qmatmul: Mismatched input/output dimension.",
    ]()
    constrained[
        K == (b_packed.shape.get[1]() // group_bytes * group_size),
        "qmatmul: Mismatched input/output dimension.",
    ]()

    var tensor_b = from_ndbuffer_row_major(
        rebind[NDBuffer[DType.uint8, 2, b.origin, b_shape]](b)
    )
    var tensor_packed_b = from_ndbuffer_row_major(
        rebind[NDBuffer[DType.uint8, 2, b_packed.origin, b_packed_shape]](
            b_packed
        )
    )

    var smem_usage: Int = BN * 2 * group_bytes

    if perm_idx:
        alias perm_shape = DimList((K,))
        var tensor_perm = from_ndbuffer_row_major(
            rebind[NDBuffer[DType.int32, 1, MutableAnyOrigin, perm_shape]](
                perm_idx.value()
            )
        )

        alias repack = repack_GPTQ_for_sm8x[
            tensor_b.layout,
            tensor_packed_b.layout,
            DType.bfloat16,
            group_size,
            True,
            perm_layout = tensor_perm.layout,
        ]

        cuda_ctx.enqueue_function[repack](
            tensor_b,
            tensor_packed_b,
            tensor_perm,
            grid_dim=(ceildiv(N, BN), ceildiv(K, BK), 1),
            block_dim=(128, 1, 1),
        )

    else:
        alias repack = repack_GPTQ_for_sm8x[
            tensor_b.layout,
            tensor_packed_b.layout,
            DType.bfloat16,
            group_size,
            False,
        ]

        cuda_ctx.enqueue_function[repack](
            tensor_b,
            tensor_packed_b,
            UnsafePointer[Int32](),
            grid_dim=(ceildiv(N, BN), ceildiv(K, BK), 1),
            block_dim=(128, 1, 1),
            shared_mem_bytes=smem_usage,
            func_attribute=FuncAttribute.MAX_DYNAMIC_SHARED_SIZE_BYTES(
                smem_usage
            ),
        )
