// Seed: 2782459726
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    output wand id_10,
    output wire id_11
);
  uwire id_13;
  assign id_7 = 1;
  wire id_14;
  assign id_13 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1
);
  wire id_3;
  assign id_0 = 1;
  module_0(
      id_0, id_1, id_1, id_1, id_0, id_1, id_1, id_0, id_0, id_1, id_0, id_0
  );
  wire id_4, id_5, id_6;
endmodule
