

================================================================
== Synthesis Summary Report of 'Conv2D_HW'
================================================================
+ General Information: 
    * Date:           Sun Mar 30 18:09:27 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Vitis_Midterm
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |                                 Modules                                 | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |          |           |            |     |
    |                                 & Loops                                 | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF    |     LUT    | URAM|
    +-------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+------------+-----+
    |+ Conv2D_HW                                                              |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|  46 (20%)|  8153 (7%)|  6769 (12%)|    -|
    | o VITIS_LOOP_37_1_VITIS_LOOP_38_2                                       |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|         -|          -|           -|    -|
    |  o VITIS_LOOP_39_3                                                      |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|         -|          -|           -|    -|
    |   + Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |     -|  0.00|        -|       -|         -|        -|     -|        no|     -|   20 (9%)|  3379 (3%)|   2568 (4%)|    -|
    |    o VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6                    |    II|  7.30|        -|       -|        23|        2|     -|       yes|     -|         -|          -|           -|    -|
    +-------------------------------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1   | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2   | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1  | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2  | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | coeffs_1    | 0x28   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | coeffs_2    | 0x2c   | 32    | W      | Data signal of coeffs            |                                                                      |
| s_axi_control | biases_1    | 0x34   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | biases_2    | 0x38   | 32    | W      | Data signal of biases            |                                                                      |
| s_axi_control | numChannels | 0x40   | 32    | W      | Data signal of numChannels       |                                                                      |
| s_axi_control | numFilters  | 0x48   | 32    | W      | Data signal of numFilters        |                                                                      |
| s_axi_control | inputWidth  | 0x50   | 32    | W      | Data signal of inputWidth        |                                                                      |
| s_axi_control | inputHeight | 0x58   | 32    | W      | Data signal of inputHeight       |                                                                      |
| s_axi_control | convWidth   | 0x60   | 32    | W      | Data signal of convWidth         |                                                                      |
| s_axi_control | convHeight  | 0x68   | 32    | W      | Data signal of convHeight        |                                                                      |
| s_axi_control | apply_relu  | 0x70   | 32    | W      | Data signal of apply_relu        |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| input       | inout     | int*        |
| output      | inout     | int*        |
| coeffs      | inout     | int*        |
| biases      | inout     | int*        |
| numChannels | in        | ap_uint<32> |
| numFilters  | in        | ap_uint<32> |
| inputWidth  | in        | ap_uint<32> |
| inputHeight | in        | ap_uint<32> |
| convWidth   | in        | ap_uint<32> |
| convHeight  | in        | ap_uint<32> |
| apply_relu  | in        | ap_uint<1>  |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-------------+---------------+-----------+----------+---------------------------------------+
| input       | m_axi_gmem    | interface |          |                                       |
| input       | s_axi_control | interface | offset   |                                       |
| output      | m_axi_gmem    | interface |          |                                       |
| output      | s_axi_control | interface | offset   |                                       |
| coeffs      | m_axi_gmem    | interface |          |                                       |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_1 offset=0x28 range=32    |
| coeffs      | s_axi_control | register  | offset   | name=coeffs_2 offset=0x2c range=32    |
| biases      | m_axi_gmem    | interface |          |                                       |
| biases      | s_axi_control | register  | offset   | name=biases_1 offset=0x34 range=32    |
| biases      | s_axi_control | register  | offset   | name=biases_2 offset=0x38 range=32    |
| numChannels | s_axi_control | register  |          | name=numChannels offset=0x40 range=32 |
| numFilters  | s_axi_control | register  |          | name=numFilters offset=0x48 range=32  |
| inputWidth  | s_axi_control | register  |          | name=inputWidth offset=0x50 range=32  |
| inputHeight | s_axi_control | register  |          | name=inputHeight offset=0x58 range=32 |
| convWidth   | s_axi_control | register  |          | name=convWidth offset=0x60 range=32   |
| convHeight  | s_axi_control | register  |          | name=convHeight offset=0x68 range=32  |
| apply_relu  | s_axi_control | register  |          | name=apply_relu offset=0x70 range=32  |
+-------------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                       |
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| m_axi_gmem   | VITIS_LOOP_39_3 | write     | variable | 32    | HLS_Optimized/conv2d.cpp:39:25 |
+--------------+-----------------+-----------+----------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| HW Interface | Variable | Loop            | Problem                                                                                               | Resolution | Location                       |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| m_axi_gmem   | input    | VITIS_LOOP_43_5 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:43:29 |
| m_axi_gmem   | coeffs   | VITIS_LOOP_42_4 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:42:27 |
| m_axi_gmem   | biases   | VITIS_LOOP_38_2 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:38:23 |
| m_axi_gmem   | output   | VITIS_LOOP_38_2 | Stride is incompatible                                                                                | 214-230    | HLS_Optimized/conv2d.cpp:38:23 |
| m_axi_gmem   | output   | VITIS_LOOP_39_3 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:39:25 |
| m_axi_gmem   | coeffs   | VITIS_LOOP_44_6 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:44:31 |
| m_axi_gmem   | input    | VITIS_LOOP_44_6 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | HLS_Optimized/conv2d.cpp:44:31 |
| m_axi_gmem   |          |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                | 214-224    | HLS_Optimized/conv2d.cpp:43:29 |
+--------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                                  | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + Conv2D_HW                                                           | 46  |        |              |     |        |         |
|   sub_i_i468_fu_321_p2                                                | -   |        | sub_i_i468   | add | fabric | 0       |
|   sub_i_i438_fu_354_p2                                                | -   |        | sub_i_i438   | add | fabric | 0       |
|   tmp2_fu_383_p2                                                      | -   |        | tmp2         | add | fabric | 0       |
|   add_ln39_fu_393_p2                                                  | -   |        | add_ln39     | add | fabric | 0       |
|   mul_32ns_32ns_62_2_1_U30                                            | 3   |        | tmp1         | mul | auto   | 1       |
|   mul_32ns_32ns_64_2_1_U28                                            | 3   |        | mul_ln16     | mul | auto   | 1       |
|   mul_32ns_64ns_96_5_1_U29                                            | 6   |        | mul_ln16_1   | mul | auto   | 4       |
|   mul_32ns_33ns_65_2_1_U31                                            | 3   |        | mul_ln16_2   | mul | auto   | 1       |
|   add_ln1027_1_fu_431_p2                                              | -   |        | add_ln1027_1 | add | fabric | 0       |
|   add_ln840_fu_448_p2                                                 | -   |        | add_ln840    | add | fabric | 0       |
|   mul_32ns_33s_64_2_1_U32                                             | 3   |        | mul_ln1027   | mul | auto   | 1       |
|   mul_32ns_32ns_62_2_1_U34                                            | 3   |        | mul_ln1027_1 | mul | auto   | 1       |
|   add_ln1027_fu_474_p2                                                | -   |        | add_ln1027   | add | fabric | 0       |
|   tmp_fu_510_p2                                                       | -   |        | tmp          | add | fabric | 0       |
|   mul_64s_35s_64_5_1_U33                                              | 5   |        | empty_42     | mul | auto   | 4       |
|   empty_43_fu_527_p2                                                  | -   |        | empty_43     | add | fabric | 0       |
|   x_V_1_fu_560_p2                                                     | -   |        | x_V_1        | add | fabric | 0       |
|   acc_fu_587_p2                                                       | -   |        | acc          | add | fabric | 0       |
|   y_V_3_fu_566_p2                                                     | -   |        | y_V_3        | add | fabric | 0       |
|  + Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6 | 20  |        |              |     |        |         |
|    tmp3_fu_480_p2                                                     | -   |        | tmp3         | add | fabric | 0       |
|    empty_39_fu_496_p2                                                 | -   |        | empty_39     | add | fabric | 0       |
|    add_ln1027_fu_398_p2                                               | -   |        | add_ln1027   | add | fabric | 0       |
|    add_ln840_fu_352_p2                                                | -   |        | add_ln840    | add | fabric | 0       |
|    add_ln1027_1_fu_370_p2                                             | -   |        | add_ln1027_1 | add | fabric | 0       |
|    mul_62s_62s_62_5_1_U3                                              | 6   |        | mul_ln1027   | mul | auto   | 4       |
|    add_ln1027_2_fu_565_p2                                             | -   |        | add_ln1027_2 | add | fabric | 0       |
|    mul_32ns_32ns_62_2_1_U4                                            | 3   |        | p_mid136     | mul | auto   | 1       |
|    p_mid146_fu_506_p2                                                 | -   |        | p_mid146     | add | fabric | 0       |
|    add_ln840_1_fu_387_p2                                              | -   |        | add_ln840_1  | add | fabric | 0       |
|    tmp3_mid1_fu_488_p2                                                | -   |        | tmp3_mid1    | add | fabric | 0       |
|    p_mid1_fu_526_p2                                                   | -   |        | p_mid1       | add | fabric | 0       |
|    mul_32ns_32ns_62_2_1_U5                                            | 3   |        | p_mid115     | mul | auto   | 1       |
|    mul_62s_32ns_62_5_1_U6                                             | 5   |        | mul_ln1027_2 | mul | auto   | 4       |
|    add_ln1027_3_fu_599_p2                                             | -   |        | add_ln1027_3 | add | fabric | 0       |
|    add_ln1027_4_fu_611_p2                                             | -   |        | add_ln1027_4 | add | fabric | 0       |
|    tmp10_fu_548_p2                                                    | -   |        | tmp10        | add | fabric | 0       |
|    add_ln47_fu_587_p2                                                 | -   |        | add_ln47     | add | fabric | 0       |
|    add_ln48_fu_632_p2                                                 | -   |        | add_ln48     | add | fabric | 0       |
|    mul_32s_32s_52_2_1_U7                                              | 3   |        | res          | mul | auto   | 1       |
|    acc_1_fu_673_p2                                                    | -   |        | acc_1        | add | fabric | 0       |
|    add_ln840_2_fu_439_p2                                              | -   |        | add_ln840_2  | add | fabric | 0       |
|    add_ln1027_5_fu_445_p2                                             | -   |        | add_ln1027_5 | add | fabric | 0       |
+-----------------------------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+-------------------------------------------------------+
| Type      | Options                                     | Location                                              |
+-----------+---------------------------------------------+-------------------------------------------------------+
| interface | s_axilite port=return                       | HLS_Optimized/conv2d.cpp:22 in conv2d_hw, return      |
| interface | s_axilite port=numChannels                  | HLS_Optimized/conv2d.cpp:23 in conv2d_hw, numChannels |
| interface | s_axilite port=numFilters                   | HLS_Optimized/conv2d.cpp:24 in conv2d_hw, numFilters  |
| interface | s_axilite port=inputWidth                   | HLS_Optimized/conv2d.cpp:25 in conv2d_hw, inputWidth  |
| interface | s_axilite port=inputHeight                  | HLS_Optimized/conv2d.cpp:26 in conv2d_hw, inputHeight |
| interface | s_axilite port=convWidth                    | HLS_Optimized/conv2d.cpp:27 in conv2d_hw, convWidth   |
| interface | s_axilite port=convHeight                   | HLS_Optimized/conv2d.cpp:28 in conv2d_hw, convHeight  |
| interface | m_axi depth=200000 port=input offset=slave  | HLS_Optimized/conv2d.cpp:29 in conv2d_hw, input       |
| interface | m_axi depth=200000 port=output offset=slave | HLS_Optimized/conv2d.cpp:30 in conv2d_hw, output      |
| interface | m_axi depth=200000 port=coeffs offset=slave | HLS_Optimized/conv2d.cpp:31 in conv2d_hw, coeffs      |
| interface | m_axi depth=200000 port=biases offset=slave | HLS_Optimized/conv2d.cpp:32 in conv2d_hw, biases      |
| interface | s_axilite port=apply_relu                   | HLS_Optimized/conv2d.cpp:34 in conv2d_hw, apply_relu  |
+-----------+---------------------------------------------+-------------------------------------------------------+


