
****** PlanAhead v14.3
  **** Build 209282 by xbuild on Thu Oct 18 20:54:02 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/X9/LED_test/led_test/pa.fromNetlist.tcl
# create_project -name led_test -dir "D:/X9/LED_test/led_test/planAhead_run_1" -part xc6slx9tqg144-2
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 385.500 ; gain = 39.746
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/X9/LED_test/led_test/ledwater.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/X9/LED_test/led_test} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "ledwater.ucf" [current_fileset -constrset]
Adding file 'D:/X9/LED_test/led_test/ledwater.ucf' to fileset 'constrs_1'
# add_files [list {ledwater.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.3 - ngc2edif P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.3 - ngc2edif P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ledwater.ngc ...
WARNING:NetListWriters:298 - No output is written to ledwater.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ledwater.edif ...
ngc2edif: Total memory usage is 63984 kilobytes

Parsing EDIF File [./planAhead_run_1/led_test.data/cache/ledwater_ngc_f3942445.edif]
Finished Parsing EDIF File [./planAhead_run_1/led_test.data/cache/ledwater_ngc_f3942445.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from E:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from E:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from E:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from E:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/Xilinx/14.3/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/Xilinx/14.3/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/X9/LED_test/led_test/ledwater.ucf]
Finished Parsing UCF File [D:/X9/LED_test/led_test/ledwater.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 89e4de95
link_design: Time (s): elapsed = 00:00:35 . Memory (MB): peak = 506.770 ; gain = 118.809
exit
INFO: [Common 17-206] Exiting PlanAhead at Tue May 06 21:33:03 2014...
INFO: [Common 17-83] Releasing license: PlanAhead
