
ToteNummer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c00  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  08009d84  08009d84  0000ad84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1dc  0800a1dc  0000c1d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a1dc  0800a1dc  0000b1dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1e4  0800a1e4  0000c1d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1e4  0800a1e4  0000b1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a1e8  0800a1e8  0000b1e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d0  20000000  0800a1ec  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001528  200001d0  0800a3bc  0000c1d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200016f8  0800a3bc  0000c6f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019311  00000000  00000000  0000c1f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000046e1  00000000  00000000  0002550a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001630  00000000  00000000  00029bf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010cc  00000000  00000000  0002b220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000229ef  00000000  00000000  0002c2ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001da00  00000000  00000000  0004ecdb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3761  00000000  00000000  0006c6db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012fe3c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e40  00000000  00000000  0012fe80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00135cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200001d0 	.word	0x200001d0
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08009d6c 	.word	0x08009d6c

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200001d4 	.word	0x200001d4
 80001c0:	08009d6c 	.word	0x08009d6c

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <spi_write_array>:
 * @param len length of the data array
 * @param data pointer to the data array
 */

static inline void spi_write_array(uint8_t len, uint8_t data[])
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	6039      	str	r1, [r7, #0]
 8000502:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_Transmit(&hspi3, data, len, HAL_MAX_DELAY);
 8000504:	79fb      	ldrb	r3, [r7, #7]
 8000506:	b29a      	uxth	r2, r3
 8000508:	f04f 33ff 	mov.w	r3, #4294967295
 800050c:	6839      	ldr	r1, [r7, #0]
 800050e:	4803      	ldr	r0, [pc, #12]	@ (800051c <spi_write_array+0x24>)
 8000510:	f004 fae9 	bl	8004ae6 <HAL_SPI_Transmit>
}
 8000514:	bf00      	nop
 8000516:	3708      	adds	r7, #8
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	2000031c 	.word	0x2000031c

08000520 <spi_write_read>:
 * @param tx_len length of the data array to be transmitted
 * @param rx_data pointer to the data array to be received
 * @param rx_len length of the data array to be received
 */
static inline void spi_write_read(uint8_t tx_Data[], uint8_t tx_len, uint8_t *rx_data, uint8_t rx_len)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	60f8      	str	r0, [r7, #12]
 8000528:	607a      	str	r2, [r7, #4]
 800052a:	461a      	mov	r2, r3
 800052c:	460b      	mov	r3, r1
 800052e:	72fb      	strb	r3, [r7, #11]
 8000530:	4613      	mov	r3, r2
 8000532:	72bb      	strb	r3, [r7, #10]
  HAL_SPI_Transmit(&hspi3, tx_Data, tx_len, HAL_MAX_DELAY);
 8000534:	7afb      	ldrb	r3, [r7, #11]
 8000536:	b29a      	uxth	r2, r3
 8000538:	f04f 33ff 	mov.w	r3, #4294967295
 800053c:	68f9      	ldr	r1, [r7, #12]
 800053e:	4807      	ldr	r0, [pc, #28]	@ (800055c <spi_write_read+0x3c>)
 8000540:	f004 fad1 	bl	8004ae6 <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi3, rx_data, rx_len, HAL_MAX_DELAY);
 8000544:	7abb      	ldrb	r3, [r7, #10]
 8000546:	b29a      	uxth	r2, r3
 8000548:	f04f 33ff 	mov.w	r3, #4294967295
 800054c:	6879      	ldr	r1, [r7, #4]
 800054e:	4803      	ldr	r0, [pc, #12]	@ (800055c <spi_write_read+0x3c>)
 8000550:	f004 fc0d 	bl	8004d6e <HAL_SPI_Receive>

}
 8000554:	bf00      	nop
 8000556:	3710      	adds	r7, #16
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}
 800055c:	2000031c 	.word	0x2000031c

08000560 <Slave_control>:
uint8_t data [1];

/*@brief Initializes all command variables
 */

void Slave_control(uint8_t config_watch){
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]

	if(config_watch != 0){
 800056a:	79fb      	ldrb	r3, [r7, #7]
 800056c:	2b00      	cmp	r3, #0
 800056e:	d003      	beq.n	8000578 <Slave_control+0x18>
		Config_setup(config_watch);
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	4618      	mov	r0, r3
 8000574:	f000 f832 	bl	80005dc <Config_setup>

	}

	LTC_cmd();						// measure order/command
 8000578:	f000 f8c0 	bl	80006fc <LTC_cmd>

	pec = LTC_readout(LTC_temp, data);	// Read measuring|sp√§ter dann zum testen via USB auslesen
 800057c:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <Slave_control+0x38>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	4906      	ldr	r1, [pc, #24]	@ (800059c <Slave_control+0x3c>)
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f8fc 	bl	8000780 <LTC_readout>
 8000588:	4603      	mov	r3, r0
 800058a:	b2da      	uxtb	r2, r3
 800058c:	4b04      	ldr	r3, [pc, #16]	@ (80005a0 <Slave_control+0x40>)
 800058e:	701a      	strb	r2, [r3, #0]

}
 8000590:	bf00      	nop
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	20000000 	.word	0x20000000
 800059c:	200001fc 	.word	0x200001fc
 80005a0:	200001fb 	.word	0x200001fb

080005a4 <wakeup_idle>:
/*________________________________________________________________________________________________________*/
void wakeup_idle()
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80005a8:	2200      	movs	r2, #0
 80005aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005ae:	4808      	ldr	r0, [pc, #32]	@ (80005d0 <wakeup_idle+0x2c>)
 80005b0:	f002 fbae 	bl	8002d10 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 80005b4:	2301      	movs	r3, #1
 80005b6:	2201      	movs	r2, #1
 80005b8:	4906      	ldr	r1, [pc, #24]	@ (80005d4 <wakeup_idle+0x30>)
 80005ba:	4807      	ldr	r0, [pc, #28]	@ (80005d8 <wakeup_idle+0x34>)
 80005bc:	f004 fa93 	bl	8004ae6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005c6:	4802      	ldr	r0, [pc, #8]	@ (80005d0 <wakeup_idle+0x2c>)
 80005c8:	f002 fba2 	bl	8002d10 <HAL_GPIO_WritePin>
}
 80005cc:	bf00      	nop
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	40020000 	.word	0x40020000
 80005d4:	200001fa 	.word	0x200001fa
 80005d8:	2000031c 	.word	0x2000031c

080005dc <Config_setup>:
/*________________________________________________________________________________________________________*/
void Config_setup(uint8_t *config){
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af02      	add	r7, sp, #8
 80005e2:	6078      	str	r0, [r7, #4]
	//standard configuration for meassure Cell temperature and Cell voltage
	if(config == 1){
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d107      	bne.n	80005fa <Config_setup+0x1e>
		set_setup(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_SC);
 80005ea:	2301      	movs	r3, #1
 80005ec:	9300      	str	r3, [sp, #0]
 80005ee:	2300      	movs	r3, #0
 80005f0:	2200      	movs	r2, #0
 80005f2:	2100      	movs	r1, #0
 80005f4:	2002      	movs	r0, #2
 80005f6:	f000 f811 	bl	800061c <set_setup>
	}
	//configuration for read LTC temperature -> Internal Die Temperature (ITMP) via ADC1 [datasheet p. 17/29]
	if(config == 2){
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2b02      	cmp	r3, #2
 80005fe:	d107      	bne.n	8000610 <Config_setup+0x34>
		set_setup(MD_NORMAL, DCP_DISABLED, CELL_CH_ALL, AUX_CH_ALL, CHST_ITMP);
 8000600:	2302      	movs	r3, #2
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	2300      	movs	r3, #0
 8000606:	2200      	movs	r2, #0
 8000608:	2100      	movs	r1, #0
 800060a:	2002      	movs	r0, #2
 800060c:	f000 f806 	bl	800061c <set_setup>
	}

	return (config = 0);
 8000610:	2300      	movs	r3, #0
 8000612:	607b      	str	r3, [r7, #4]
}
 8000614:	3708      	adds	r7, #8
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
	...

0800061c <set_setup>:

void set_setup(uint8_t MD, uint8_t DCP, uint8_t CH, uint8_t CHG, uint8_t CHST)
{
 800061c:	b490      	push	{r4, r7}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	4604      	mov	r4, r0
 8000624:	4608      	mov	r0, r1
 8000626:	4611      	mov	r1, r2
 8000628:	461a      	mov	r2, r3
 800062a:	4623      	mov	r3, r4
 800062c:	71fb      	strb	r3, [r7, #7]
 800062e:	4603      	mov	r3, r0
 8000630:	71bb      	strb	r3, [r7, #6]
 8000632:	460b      	mov	r3, r1
 8000634:	717b      	strb	r3, [r7, #5]
 8000636:	4613      	mov	r3, r2
 8000638:	713b      	strb	r3, [r7, #4]
  uint8_t md_bits;

  md_bits = (MD & 0x02) >> 1;
 800063a:	79fb      	ldrb	r3, [r7, #7]
 800063c:	105b      	asrs	r3, r3, #1
 800063e:	b2db      	uxtb	r3, r3
 8000640:	f003 0301 	and.w	r3, r3, #1
 8000644:	73fb      	strb	r3, [r7, #15]
  ADCV[0] = md_bits | 0x02;
 8000646:	7bfb      	ldrb	r3, [r7, #15]
 8000648:	f043 0302 	orr.w	r3, r3, #2
 800064c:	b2da      	uxtb	r2, r3
 800064e:	4b27      	ldr	r3, [pc, #156]	@ (80006ec <set_setup+0xd0>)
 8000650:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	01db      	lsls	r3, r3, #7
 8000656:	73fb      	strb	r3, [r7, #15]
  ADCV[1] = md_bits | 0x60 | (DCP << 4) | CH;
 8000658:	79bb      	ldrb	r3, [r7, #6]
 800065a:	011b      	lsls	r3, r3, #4
 800065c:	b2da      	uxtb	r2, r3
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	4313      	orrs	r3, r2
 8000662:	b2da      	uxtb	r2, r3
 8000664:	797b      	ldrb	r3, [r7, #5]
 8000666:	4313      	orrs	r3, r2
 8000668:	b2db      	uxtb	r3, r3
 800066a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b1e      	ldr	r3, [pc, #120]	@ (80006ec <set_setup+0xd0>)
 8000672:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 8000674:	79fb      	ldrb	r3, [r7, #7]
 8000676:	105b      	asrs	r3, r3, #1
 8000678:	b2db      	uxtb	r3, r3
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	73fb      	strb	r3, [r7, #15]
  ADAX[0] = md_bits | 0x04;
 8000680:	7bfb      	ldrb	r3, [r7, #15]
 8000682:	f043 0304 	orr.w	r3, r3, #4
 8000686:	b2da      	uxtb	r2, r3
 8000688:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <set_setup+0xd4>)
 800068a:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	01db      	lsls	r3, r3, #7
 8000690:	73fb      	strb	r3, [r7, #15]
  ADAX[1] = md_bits | 0x60 | CHG;
 8000692:	7bfa      	ldrb	r2, [r7, #15]
 8000694:	793b      	ldrb	r3, [r7, #4]
 8000696:	4313      	orrs	r3, r2
 8000698:	b2db      	uxtb	r3, r3
 800069a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	4b13      	ldr	r3, [pc, #76]	@ (80006f0 <set_setup+0xd4>)
 80006a2:	705a      	strb	r2, [r3, #1]

  CLRAUX[0] = 0x0E;
 80006a4:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <set_setup+0xd8>)
 80006a6:	220e      	movs	r2, #14
 80006a8:	701a      	strb	r2, [r3, #0]
  CLRAUX[1] = 0x12;
 80006aa:	4b12      	ldr	r3, [pc, #72]	@ (80006f4 <set_setup+0xd8>)
 80006ac:	2212      	movs	r2, #18
 80006ae:	705a      	strb	r2, [r3, #1]

  md_bits = (MD & 0x02) >> 1;
 80006b0:	79fb      	ldrb	r3, [r7, #7]
 80006b2:	105b      	asrs	r3, r3, #1
 80006b4:	b2db      	uxtb	r3, r3
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	73fb      	strb	r3, [r7, #15]
  ADSTAT[0] = md_bits | 0x04;
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
 80006be:	f043 0304 	orr.w	r3, r3, #4
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <set_setup+0xdc>)
 80006c6:	701a      	strb	r2, [r3, #0]
  md_bits = (MD & 0x01) << 7;
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	01db      	lsls	r3, r3, #7
 80006cc:	73fb      	strb	r3, [r7, #15]
  ADSTAT[1] = md_bits | 0x68 | CHST;
 80006ce:	7bfa      	ldrb	r2, [r7, #15]
 80006d0:	7e3b      	ldrb	r3, [r7, #24]
 80006d2:	4313      	orrs	r3, r2
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	f043 0368 	orr.w	r3, r3, #104	@ 0x68
 80006da:	b2da      	uxtb	r2, r3
 80006dc:	4b06      	ldr	r3, [pc, #24]	@ (80006f8 <set_setup+0xdc>)
 80006de:	705a      	strb	r2, [r3, #1]
}
 80006e0:	bf00      	nop
 80006e2:	3710      	adds	r7, #16
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bc90      	pop	{r4, r7}
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	200001f0 	.word	0x200001f0
 80006f0:	200001f4 	.word	0x200001f4
 80006f4:	200001f8 	.word	0x200001f8
 80006f8:	200001ec 	.word	0x200001ec

080006fc <LTC_cmd>:
/*________________________________________________________________________________________________________*/
void LTC_cmd()
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
	uint8_t cmd[4];
	uint16_t temp_pec;
	//1
	cmd[0] = ADSTAT[0];
 8000702:	4b1b      	ldr	r3, [pc, #108]	@ (8000770 <LTC_cmd+0x74>)
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	703b      	strb	r3, [r7, #0]
	cmd[1] = ADSTAT[1];
 8000708:	4b19      	ldr	r3, [pc, #100]	@ (8000770 <LTC_cmd+0x74>)
 800070a:	785b      	ldrb	r3, [r3, #1]
 800070c:	707b      	strb	r3, [r7, #1]
	//2
	temp_pec = pec15_calc(2, ADSTAT);
 800070e:	4918      	ldr	r1, [pc, #96]	@ (8000770 <LTC_cmd+0x74>)
 8000710:	2002      	movs	r0, #2
 8000712:	f000 f869 	bl	80007e8 <pec15_calc>
 8000716:	4603      	mov	r3, r0
 8000718:	80fb      	strh	r3, [r7, #6]
	cmd[2] = (uint8_t)(temp_pec >> 8);
 800071a:	88fb      	ldrh	r3, [r7, #6]
 800071c:	0a1b      	lsrs	r3, r3, #8
 800071e:	b29b      	uxth	r3, r3
 8000720:	b2db      	uxtb	r3, r3
 8000722:	70bb      	strb	r3, [r7, #2]
	cmd[3] = (uint8_t)(temp_pec);
 8000724:	88fb      	ldrh	r3, [r7, #6]
 8000726:	b2db      	uxtb	r3, r3
 8000728:	70fb      	strb	r3, [r7, #3]
	//3
	wakeup_idle();
 800072a:	f7ff ff3b 	bl	80005a4 <wakeup_idle>
	//4
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 800072e:	2200      	movs	r2, #0
 8000730:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000734:	480f      	ldr	r0, [pc, #60]	@ (8000774 <LTC_cmd+0x78>)
 8000736:	f002 faeb 	bl	8002d10 <HAL_GPIO_WritePin>
	spi_write_array(4, cmd);
 800073a:	463b      	mov	r3, r7
 800073c:	4619      	mov	r1, r3
 800073e:	2004      	movs	r0, #4
 8000740:	f7ff feda 	bl	80004f8 <spi_write_array>
	HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800074a:	480a      	ldr	r0, [pc, #40]	@ (8000774 <LTC_cmd+0x78>)
 800074c:	f002 fae0 	bl	8002d10 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 8000750:	2301      	movs	r3, #1
 8000752:	2201      	movs	r2, #1
 8000754:	4908      	ldr	r1, [pc, #32]	@ (8000778 <LTC_cmd+0x7c>)
 8000756:	4809      	ldr	r0, [pc, #36]	@ (800077c <LTC_cmd+0x80>)
 8000758:	f004 f9c5 	bl	8004ae6 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &wakeup, 1, 1);
 800075c:	2301      	movs	r3, #1
 800075e:	2201      	movs	r2, #1
 8000760:	4905      	ldr	r1, [pc, #20]	@ (8000778 <LTC_cmd+0x7c>)
 8000762:	4806      	ldr	r0, [pc, #24]	@ (800077c <LTC_cmd+0x80>)
 8000764:	f004 f9bf 	bl	8004ae6 <HAL_SPI_Transmit>

}
 8000768:	bf00      	nop
 800076a:	3708      	adds	r7, #8
 800076c:	46bd      	mov	sp, r7
 800076e:	bd80      	pop	{r7, pc}
 8000770:	200001ec 	.word	0x200001ec
 8000774:	40020000 	.word	0x40020000
 8000778:	200001fa 	.word	0x200001fa
 800077c:	2000031c 	.word	0x2000031c

08000780 <LTC_readout>:

void LTC_readout(uint8_t reg, uint8_t *data)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
	//if(reg == LTC_temp){
		uint8_t RDICT[4];
		uint16_t temp_pec;

		wakeup_idle();
 800078c:	f7ff ff0a 	bl	80005a4 <wakeup_idle>


		RDICT[0] = 0x80;
 8000790:	2380      	movs	r3, #128	@ 0x80
 8000792:	723b      	strb	r3, [r7, #8]
		temp_pec = pec15_calc(2, RDICT);
 8000794:	f107 0308 	add.w	r3, r7, #8
 8000798:	4619      	mov	r1, r3
 800079a:	2002      	movs	r0, #2
 800079c:	f000 f824 	bl	80007e8 <pec15_calc>
 80007a0:	4603      	mov	r3, r0
 80007a2:	81fb      	strh	r3, [r7, #14]
		RDICT[2] = (uint8_t)(temp_pec >> 8);
 80007a4:	89fb      	ldrh	r3, [r7, #14]
 80007a6:	0a1b      	lsrs	r3, r3, #8
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	72bb      	strb	r3, [r7, #10]
		RDICT[3] = (uint8_t)(temp_pec);
 80007ae:	89fb      	ldrh	r3, [r7, #14]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	72fb      	strb	r3, [r7, #11]
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80007b4:	2200      	movs	r2, #0
 80007b6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007ba:	480a      	ldr	r0, [pc, #40]	@ (80007e4 <LTC_readout+0x64>)
 80007bc:	f002 faa8 	bl	8002d10 <HAL_GPIO_WritePin>
		spi_write_read(RDICT, 4, &data[0], 8);
 80007c0:	f107 0008 	add.w	r0, r7, #8
 80007c4:	2308      	movs	r3, #8
 80007c6:	683a      	ldr	r2, [r7, #0]
 80007c8:	2104      	movs	r1, #4
 80007ca:	f7ff fea9 	bl	8000520 <spi_write_read>
		HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80007ce:	2201      	movs	r2, #1
 80007d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007d4:	4803      	ldr	r0, [pc, #12]	@ (80007e4 <LTC_readout+0x64>)
 80007d6:	f002 fa9b 	bl	8002d10 <HAL_GPIO_WritePin>
	//}
}
 80007da:	bf00      	nop
 80007dc:	3710      	adds	r7, #16
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	40020000 	.word	0x40020000

080007e8 <pec15_calc>:

/*________________________________________________________________________________________________________*/
//char *data uint8_t *data , uint8_t len
uint16_t pec15_calc(uint8_t len, uint8_t *data)
 {
 80007e8:	b480      	push	{r7}
 80007ea:	b087      	sub	sp, #28
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	6039      	str	r1, [r7, #0]
 80007f2:	71fb      	strb	r3, [r7, #7]
	 uint16_t remainder, address;

	 remainder = 16;//PEC seed
 80007f4:	2310      	movs	r3, #16
 80007f6:	82fb      	strh	r3, [r7, #22]
	 for (int i = 0; i < len; i++)
 80007f8:	2300      	movs	r3, #0
 80007fa:	613b      	str	r3, [r7, #16]
 80007fc:	e017      	b.n	800082e <pec15_calc+0x46>
	 {
		 address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 80007fe:	8afb      	ldrh	r3, [r7, #22]
 8000800:	09db      	lsrs	r3, r3, #7
 8000802:	b29b      	uxth	r3, r3
 8000804:	693a      	ldr	r2, [r7, #16]
 8000806:	6839      	ldr	r1, [r7, #0]
 8000808:	440a      	add	r2, r1
 800080a:	7812      	ldrb	r2, [r2, #0]
 800080c:	4053      	eors	r3, r2
 800080e:	b29b      	uxth	r3, r3
 8000810:	b2db      	uxtb	r3, r3
 8000812:	81fb      	strh	r3, [r7, #14]
		 remainder = (remainder << 8 ) ^ pec15Table[address];
 8000814:	8afb      	ldrh	r3, [r7, #22]
 8000816:	021b      	lsls	r3, r3, #8
 8000818:	b29a      	uxth	r2, r3
 800081a:	89fb      	ldrh	r3, [r7, #14]
 800081c:	490a      	ldr	r1, [pc, #40]	@ (8000848 <pec15_calc+0x60>)
 800081e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000822:	b29b      	uxth	r3, r3
 8000824:	4053      	eors	r3, r2
 8000826:	82fb      	strh	r3, [r7, #22]
	 for (int i = 0; i < len; i++)
 8000828:	693b      	ldr	r3, [r7, #16]
 800082a:	3301      	adds	r3, #1
 800082c:	613b      	str	r3, [r7, #16]
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	429a      	cmp	r2, r3
 8000834:	dbe3      	blt.n	80007fe <pec15_calc+0x16>
	 }
	 return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 8000836:	8afb      	ldrh	r3, [r7, #22]
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	b29b      	uxth	r3, r3
 }
 800083c:	4618      	mov	r0, r3
 800083e:	371c      	adds	r7, #28
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	08009dcc 	.word	0x08009dcc

0800084c <TSAC_control>:

uint8_t tim2_100ms = 0;
uint8_t tim2_10ms = 0;
/*Functions*/

void TSAC_control(){
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0

/*________________________________________________________________________________________________________*/
	CAN_transceive(&hcan1, &CAN1_exe, TxData);
 8000850:	4a07      	ldr	r2, [pc, #28]	@ (8000870 <TSAC_control+0x24>)
 8000852:	4908      	ldr	r1, [pc, #32]	@ (8000874 <TSAC_control+0x28>)
 8000854:	4808      	ldr	r0, [pc, #32]	@ (8000878 <TSAC_control+0x2c>)
 8000856:	f000 f991 	bl	8000b7c <CAN_transceive>


/*________________________________________________________________________________________________________*/
	Slave_control(config_watch, data_shit);
 800085a:	4b08      	ldr	r3, [pc, #32]	@ (800087c <TSAC_control+0x30>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	4908      	ldr	r1, [pc, #32]	@ (8000880 <TSAC_control+0x34>)
 8000860:	4618      	mov	r0, r3
 8000862:	f7ff fe7d 	bl	8000560 <Slave_control>

/*________________________________________________________________________________________________________*/
	USB_control(0x66);
 8000866:	2066      	movs	r0, #102	@ 0x66
 8000868:	f000 f864 	bl	8000934 <USB_control>
}
 800086c:	bf00      	nop
 800086e:	bd80      	pop	{r7, pc}
 8000870:	200002b4 	.word	0x200002b4
 8000874:	200002c0 	.word	0x200002c0
 8000878:	200002c4 	.word	0x200002c4
 800087c:	20000001 	.word	0x20000001
 8000880:	20000200 	.word	0x20000200

08000884 <HAL_TIM_PeriodElapsedCallback>:

/*________________________________________________________________________________________________________*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	    if (htim->Instance == TIM2) {
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000894:	d138      	bne.n	8000908 <HAL_TIM_PeriodElapsedCallback+0x84>
	        // 200 ms-Zyklus
	        if (tim2_100ms >= 100) {
 8000896:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b63      	cmp	r3, #99	@ 0x63
 800089c:	d916      	bls.n	80008cc <HAL_TIM_PeriodElapsedCallback+0x48>
	            if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0) {
 800089e:	481d      	ldr	r0, [pc, #116]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80008a0:	f001 fd05 	bl	80022ae <HAL_CAN_GetTxMailboxesFreeLevel>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d00d      	beq.n	80008c6 <HAL_TIM_PeriodElapsedCallback+0x42>
	                if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 80008aa:	4b1b      	ldr	r3, [pc, #108]	@ (8000918 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80008ac:	4a1b      	ldr	r2, [pc, #108]	@ (800091c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80008ae:	491c      	ldr	r1, [pc, #112]	@ (8000920 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80008b0:	4818      	ldr	r0, [pc, #96]	@ (8000914 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80008b2:	f001 fc2d 	bl	8002110 <HAL_CAN_AddTxMessage>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d004      	beq.n	80008c6 <HAL_TIM_PeriodElapsedCallback+0x42>
	                    BMS_state = 1;
 80008bc:	4b19      	ldr	r3, [pc, #100]	@ (8000924 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80008be:	2201      	movs	r2, #1
 80008c0:	701a      	strb	r2, [r3, #0]
	                    Error_Handler();
 80008c2:	f000 fc37 	bl	8001134 <Error_Handler>
	                }
	            }

	            tim2_100ms = 0;
 80008c6:	4b12      	ldr	r3, [pc, #72]	@ (8000910 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	701a      	strb	r2, [r3, #0]
	        }

	        if (tim2_10ms >= 10) {
 80008cc:	4b16      	ldr	r3, [pc, #88]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b09      	cmp	r3, #9
 80008d2:	d90d      	bls.n	80008f0 <HAL_TIM_PeriodElapsedCallback+0x6c>
	        	HAL_GPIO_TogglePin(GPIOC, LED_GN_Pin);
 80008d4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008d8:	4814      	ldr	r0, [pc, #80]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80008da:	f002 fa31 	bl	8002d40 <HAL_GPIO_TogglePin>
				LED_GN_state++;
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80008e0:	781b      	ldrb	r3, [r3, #0]
 80008e2:	3301      	adds	r3, #1
 80008e4:	b2da      	uxtb	r2, r3
 80008e6:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <HAL_TIM_PeriodElapsedCallback+0xac>)
 80008e8:	701a      	strb	r2, [r3, #0]

				tim2_10ms = 0;
 80008ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	701a      	strb	r2, [r3, #0]
	        }

	        tim2_100ms++;
 80008f0:	4b07      	ldr	r3, [pc, #28]	@ (8000910 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	3301      	adds	r3, #1
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	4b05      	ldr	r3, [pc, #20]	@ (8000910 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008fa:	701a      	strb	r2, [r3, #0]
	        tim2_10ms++;
 80008fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	3301      	adds	r3, #1
 8000902:	b2da      	uxtb	r2, r3
 8000904:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8000906:	701a      	strb	r2, [r3, #0]
	    }
	}
 8000908:	bf00      	nop
 800090a:	3708      	adds	r7, #8
 800090c:	46bd      	mov	sp, r7
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000208 	.word	0x20000208
 8000914:	200002c4 	.word	0x200002c4
 8000918:	200002bc 	.word	0x200002bc
 800091c:	200002b4 	.word	0x200002b4
 8000920:	2000029c 	.word	0x2000029c
 8000924:	20000318 	.word	0x20000318
 8000928:	20000209 	.word	0x20000209
 800092c:	40020800 	.word	0x40020800
 8000930:	200001fd 	.word	0x200001fd

08000934 <USB_control>:
#include "gpio.h"
#include "TSAC_control.h"
#include "Slave_control.h"

void USB_control(uint8_t *usb_data)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]

	CDC_Transmit_FS(usb_data, 12 * 2 + 2 + 1);
 800093c:	211b      	movs	r1, #27
 800093e:	6878      	ldr	r0, [r7, #4]
 8000940:	f008 fc9a 	bl	8009278 <CDC_Transmit_FS>
	//CDC_Transmit_FS(usb_data, 8);
}
 8000944:	bf00      	nop
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}

0800094c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000952:	463b      	mov	r3, r7
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800095e:	4b21      	ldr	r3, [pc, #132]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000960:	4a21      	ldr	r2, [pc, #132]	@ (80009e8 <MX_ADC1_Init+0x9c>)
 8000962:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000964:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000966:	2200      	movs	r2, #0
 8000968:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800096a:	4b1e      	ldr	r3, [pc, #120]	@ (80009e4 <MX_ADC1_Init+0x98>)
 800096c:	2200      	movs	r2, #0
 800096e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000970:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000972:	2200      	movs	r2, #0
 8000974:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000976:	4b1b      	ldr	r3, [pc, #108]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000978:	2200      	movs	r2, #0
 800097a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800097c:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <MX_ADC1_Init+0x98>)
 800097e:	2200      	movs	r2, #0
 8000980:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000984:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000986:	2200      	movs	r2, #0
 8000988:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098a:	4b16      	ldr	r3, [pc, #88]	@ (80009e4 <MX_ADC1_Init+0x98>)
 800098c:	4a17      	ldr	r2, [pc, #92]	@ (80009ec <MX_ADC1_Init+0xa0>)
 800098e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000990:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000992:	2200      	movs	r2, #0
 8000994:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000996:	4b13      	ldr	r3, [pc, #76]	@ (80009e4 <MX_ADC1_Init+0x98>)
 8000998:	2201      	movs	r2, #1
 800099a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800099c:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <MX_ADC1_Init+0x98>)
 800099e:	2200      	movs	r2, #0
 80009a0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009a4:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <MX_ADC1_Init+0x98>)
 80009a6:	2201      	movs	r2, #1
 80009a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009aa:	480e      	ldr	r0, [pc, #56]	@ (80009e4 <MX_ADC1_Init+0x98>)
 80009ac:	f000 ff26 	bl	80017fc <HAL_ADC_Init>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009b6:	f000 fbbd 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80009ba:	230a      	movs	r3, #10
 80009bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009be:	2301      	movs	r3, #1
 80009c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c6:	463b      	mov	r3, r7
 80009c8:	4619      	mov	r1, r3
 80009ca:	4806      	ldr	r0, [pc, #24]	@ (80009e4 <MX_ADC1_Init+0x98>)
 80009cc:	f000 ff5a 	bl	8001884 <HAL_ADC_ConfigChannel>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009d6:	f000 fbad 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	3710      	adds	r7, #16
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	2000020c 	.word	0x2000020c
 80009e8:	40012000 	.word	0x40012000
 80009ec:	0f000001 	.word	0x0f000001

080009f0 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009f6:	463b      	mov	r3, r7
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8000a02:	4b21      	ldr	r3, [pc, #132]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a04:	4a21      	ldr	r2, [pc, #132]	@ (8000a8c <MX_ADC2_Init+0x9c>)
 8000a06:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000a08:	4b1f      	ldr	r3, [pc, #124]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8000a14:	4b1c      	ldr	r3, [pc, #112]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000a20:	4b19      	ldr	r3, [pc, #100]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a28:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a2e:	4b16      	ldr	r3, [pc, #88]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a30:	4a17      	ldr	r2, [pc, #92]	@ (8000a90 <MX_ADC2_Init+0xa0>)
 8000a32:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a34:	4b14      	ldr	r3, [pc, #80]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000a3a:	4b13      	ldr	r3, [pc, #76]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000a40:	4b11      	ldr	r3, [pc, #68]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a48:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000a4e:	480e      	ldr	r0, [pc, #56]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a50:	f000 fed4 	bl	80017fc <HAL_ADC_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_ADC2_Init+0x6e>
  {
    Error_Handler();
 8000a5a:	f000 fb6b 	bl	8001134 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000a5e:	230b      	movs	r3, #11
 8000a60:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000a62:	2301      	movs	r3, #1
 8000a64:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000a66:	2300      	movs	r3, #0
 8000a68:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000a6a:	463b      	mov	r3, r7
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <MX_ADC2_Init+0x98>)
 8000a70:	f000 ff08 	bl	8001884 <HAL_ADC_ConfigChannel>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000a7a:	f000 fb5b 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	3710      	adds	r7, #16
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000254 	.word	0x20000254
 8000a8c:	40012100 	.word	0x40012100
 8000a90:	0f000001 	.word	0x0f000001

08000a94 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08c      	sub	sp, #48	@ 0x30
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9c:	f107 031c 	add.w	r3, r7, #28
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a2e      	ldr	r2, [pc, #184]	@ (8000b6c <HAL_ADC_MspInit+0xd8>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d128      	bne.n	8000b08 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61bb      	str	r3, [r7, #24]
 8000aba:	4b2d      	ldr	r3, [pc, #180]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000abe:	4a2c      	ldr	r2, [pc, #176]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ac4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ac6:	4b2a      	ldr	r3, [pc, #168]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ace:	61bb      	str	r3, [r7, #24]
 8000ad0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	617b      	str	r3, [r7, #20]
 8000ad6:	4b26      	ldr	r3, [pc, #152]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a25      	ldr	r2, [pc, #148]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000adc:	f043 0304 	orr.w	r3, r3, #4
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b23      	ldr	r3, [pc, #140]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0304 	and.w	r3, r3, #4
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aee:	2301      	movs	r3, #1
 8000af0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000af2:	2303      	movs	r3, #3
 8000af4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000afa:	f107 031c 	add.w	r3, r7, #28
 8000afe:	4619      	mov	r1, r3
 8000b00:	481c      	ldr	r0, [pc, #112]	@ (8000b74 <HAL_ADC_MspInit+0xe0>)
 8000b02:	f001 ff67 	bl	80029d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000b06:	e02c      	b.n	8000b62 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8000b78 <HAL_ADC_MspInit+0xe4>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d127      	bne.n	8000b62 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	613b      	str	r3, [r7, #16]
 8000b16:	4b16      	ldr	r3, [pc, #88]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	4a15      	ldr	r2, [pc, #84]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000b1c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b22:	4b13      	ldr	r3, [pc, #76]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	4b0f      	ldr	r3, [pc, #60]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a0e      	ldr	r2, [pc, #56]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000b38:	f043 0304 	orr.w	r3, r3, #4
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b70 <HAL_ADC_MspInit+0xdc>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0304 	and.w	r3, r3, #4
 8000b46:	60fb      	str	r3, [r7, #12]
 8000b48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4e:	2303      	movs	r3, #3
 8000b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b56:	f107 031c 	add.w	r3, r7, #28
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4805      	ldr	r0, [pc, #20]	@ (8000b74 <HAL_ADC_MspInit+0xe0>)
 8000b5e:	f001 ff39 	bl	80029d4 <HAL_GPIO_Init>
}
 8000b62:	bf00      	nop
 8000b64:	3730      	adds	r7, #48	@ 0x30
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40012000 	.word	0x40012000
 8000b70:	40023800 	.word	0x40023800
 8000b74:	40020800 	.word	0x40020800
 8000b78:	40012100 	.word	0x40012100

08000b7c <CAN_transceive>:

uint8_t CAN1_exe = 0;
uint8_t CAN2_exe = 0;

/* Functions*/
void CAN_transceive(CAN_HandleTypeDef *hcan, uint8_t *can_exe_flag, uint8_t *TxData){
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	60f8      	str	r0, [r7, #12]
 8000b84:	60b9      	str	r1, [r7, #8]
 8000b86:	607a      	str	r2, [r7, #4]
	if(*can_exe_flag == 0){
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d10c      	bne.n	8000baa <CAN_transceive+0x2e>
		HAL_CAN_Start(hcan);
 8000b90:	68f8      	ldr	r0, [r7, #12]
 8000b92:	f001 fa79 	bl	8002088 <HAL_CAN_Start>
		HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000b96:	2102      	movs	r1, #2
 8000b98:	68f8      	ldr	r0, [r7, #12]
 8000b9a:	f001 fbbc 	bl	8002316 <HAL_CAN_ActivateNotification>

		(*can_exe_flag)++;
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	b2da      	uxtb	r2, r3
 8000ba6:	68bb      	ldr	r3, [r7, #8]
 8000ba8:	701a      	strb	r2, [r3, #0]
	}

	/*________________________________________________________________________________________________________*/

	TxData[0] = LED_GN_state;
 8000baa:	4b2a      	ldr	r3, [pc, #168]	@ (8000c54 <CAN_transceive+0xd8>)
 8000bac:	781a      	ldrb	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	701a      	strb	r2, [r3, #0]
	TxData[1] = LED_YW_state;
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	4a28      	ldr	r2, [pc, #160]	@ (8000c58 <CAN_transceive+0xdc>)
 8000bb8:	7812      	ldrb	r2, [r2, #0]
 8000bba:	701a      	strb	r2, [r3, #0]
	TxData[2] = LED_RD_state;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	3302      	adds	r3, #2
 8000bc0:	4a26      	ldr	r2, [pc, #152]	@ (8000c5c <CAN_transceive+0xe0>)
 8000bc2:	7812      	ldrb	r2, [r2, #0]
 8000bc4:	701a      	strb	r2, [r3, #0]
	TxData[3] = 0xCD;
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	3303      	adds	r3, #3
 8000bca:	22cd      	movs	r2, #205	@ 0xcd
 8000bcc:	701a      	strb	r2, [r3, #0]
	TxData[4] = 0xAB;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	3304      	adds	r3, #4
 8000bd2:	22ab      	movs	r2, #171	@ 0xab
 8000bd4:	701a      	strb	r2, [r3, #0]
	TxData[5] = 0xCD;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	3305      	adds	r3, #5
 8000bda:	22cd      	movs	r2, #205	@ 0xcd
 8000bdc:	701a      	strb	r2, [r3, #0]
	TxData[6] = 0xAB;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	3306      	adds	r3, #6
 8000be2:	22ab      	movs	r2, #171	@ 0xab
 8000be4:	701a      	strb	r2, [r3, #0]
	TxData[7] = 0xCD;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	3307      	adds	r3, #7
 8000bea:	22cd      	movs	r2, #205	@ 0xcd
 8000bec:	701a      	strb	r2, [r3, #0]

	if(hcan == &hcan1){
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c60 <CAN_transceive+0xe4>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d10c      	bne.n	8000c10 <CAN_transceive+0x94>
			TxHeader.DLC = 8; // Data length
 8000bf6:	4b1b      	ldr	r3, [pc, #108]	@ (8000c64 <CAN_transceive+0xe8>)
 8000bf8:	2208      	movs	r2, #8
 8000bfa:	611a      	str	r2, [r3, #16]
			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8000bfc:	4b19      	ldr	r3, [pc, #100]	@ (8000c64 <CAN_transceive+0xe8>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
			TxHeader.RTR = CAN_RTR_DATA;
 8000c02:	4b18      	ldr	r3, [pc, #96]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
			TxHeader.StdId = 0x200; // ID
 8000c08:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c0a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c0e:	601a      	str	r2, [r3, #0]
		}
	if(hcan == &hcan2){
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4a15      	ldr	r2, [pc, #84]	@ (8000c68 <CAN_transceive+0xec>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d10c      	bne.n	8000c32 <CAN_transceive+0xb6>
			TxHeader.DLC = 2; // Data length
 8000c18:	4b12      	ldr	r3, [pc, #72]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	611a      	str	r2, [r3, #16]
			TxHeader.IDE = CAN_ID_STD; // Standard-ID (11-bit)
 8000c1e:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
			TxHeader.RTR = CAN_RTR_DATA;
 8000c24:	4b0f      	ldr	r3, [pc, #60]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
			TxHeader.StdId = 0x200; // ID
 8000c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c30:	601a      	str	r2, [r3, #0]
		}

	/*________________________________________________________________________________________________________*/
	if(HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 8000c32:	4b0e      	ldr	r3, [pc, #56]	@ (8000c6c <CAN_transceive+0xf0>)
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	490b      	ldr	r1, [pc, #44]	@ (8000c64 <CAN_transceive+0xe8>)
 8000c38:	68f8      	ldr	r0, [r7, #12]
 8000c3a:	f001 fa69 	bl	8002110 <HAL_CAN_AddTxMessage>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d002      	beq.n	8000c4a <CAN_transceive+0xce>
	    BMS_state = 1; //Enter Error_state
 8000c44:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <CAN_transceive+0xf4>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	701a      	strb	r2, [r3, #0]
		//Error_Handler();
	}
}
 8000c4a:	bf00      	nop
 8000c4c:	3710      	adds	r7, #16
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	200001fd 	.word	0x200001fd
 8000c58:	200001fe 	.word	0x200001fe
 8000c5c:	200001ff 	.word	0x200001ff
 8000c60:	200002c4 	.word	0x200002c4
 8000c64:	2000029c 	.word	0x2000029c
 8000c68:	200002ec 	.word	0x200002ec
 8000c6c:	200002bc 	.word	0x200002bc
 8000c70:	20000318 	.word	0x20000318

08000c74 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08a      	sub	sp, #40	@ 0x28
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000c7a:	4b26      	ldr	r3, [pc, #152]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000c7c:	4a26      	ldr	r2, [pc, #152]	@ (8000d18 <MX_CAN1_Init+0xa4>)
 8000c7e:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8000c80:	4b24      	ldr	r3, [pc, #144]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000c82:	2203      	movs	r2, #3
 8000c84:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000c86:	4b23      	ldr	r3, [pc, #140]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000c8c:	4b21      	ldr	r3, [pc, #132]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000c92:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000c94:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000c98:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000c9c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000ca0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000ca8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000cae:	4b19      	ldr	r3, [pc, #100]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000cb4:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000cba:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000cc6:	4813      	ldr	r0, [pc, #76]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000cc8:	f001 f802 	bl	8001cd0 <HAL_CAN_Init>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d001      	beq.n	8000cd6 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000cd2:	f000 fa2f 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0x500<<5;
 8000ce2:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000ce6:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0x7FF<<5;
 8000cec:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8000cf0:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8000cfe:	230e      	movs	r3, #14
 8000d00:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8000d02:	463b      	mov	r3, r7
 8000d04:	4619      	mov	r1, r3
 8000d06:	4803      	ldr	r0, [pc, #12]	@ (8000d14 <MX_CAN1_Init+0xa0>)
 8000d08:	f001 f8de 	bl	8001ec8 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 8000d0c:	bf00      	nop
 8000d0e:	3728      	adds	r7, #40	@ 0x28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	200002c4 	.word	0x200002c4
 8000d18:	40006400 	.word	0x40006400

08000d1c <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000d20:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d22:	4a17      	ldr	r2, [pc, #92]	@ (8000d80 <MX_CAN2_Init+0x64>)
 8000d24:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 16;
 8000d26:	4b15      	ldr	r3, [pc, #84]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d28:	2210      	movs	r2, #16
 8000d2a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000d2c:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000d38:	4b10      	ldr	r3, [pc, #64]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000d44:	4b0d      	ldr	r3, [pc, #52]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000d50:	4b0a      	ldr	r3, [pc, #40]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000d5c:	4b07      	ldr	r3, [pc, #28]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000d68:	4804      	ldr	r0, [pc, #16]	@ (8000d7c <MX_CAN2_Init+0x60>)
 8000d6a:	f000 ffb1 	bl	8001cd0 <HAL_CAN_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_CAN2_Init+0x5c>
  {
    Error_Handler();
 8000d74:	f000 f9de 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8000d78:	bf00      	nop
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	200002ec 	.word	0x200002ec
 8000d80:	40006800 	.word	0x40006800

08000d84 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b08c      	sub	sp, #48	@ 0x30
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8c:	f107 031c 	add.w	r3, r7, #28
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a53      	ldr	r2, [pc, #332]	@ (8000ef0 <HAL_CAN_MspInit+0x16c>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d146      	bne.n	8000e34 <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000da6:	4b53      	ldr	r3, [pc, #332]	@ (8000ef4 <HAL_CAN_MspInit+0x170>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	3301      	adds	r3, #1
 8000dac:	4a51      	ldr	r2, [pc, #324]	@ (8000ef4 <HAL_CAN_MspInit+0x170>)
 8000dae:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000db0:	4b50      	ldr	r3, [pc, #320]	@ (8000ef4 <HAL_CAN_MspInit+0x170>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b01      	cmp	r3, #1
 8000db6:	d10d      	bne.n	8000dd4 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000db8:	2300      	movs	r3, #0
 8000dba:	61bb      	str	r3, [r7, #24]
 8000dbc:	4b4e      	ldr	r3, [pc, #312]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc0:	4a4d      	ldr	r2, [pc, #308]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000dc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000dc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dc8:	4b4b      	ldr	r3, [pc, #300]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000dd0:	61bb      	str	r3, [r7, #24]
 8000dd2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	617b      	str	r3, [r7, #20]
 8000dd8:	4b47      	ldr	r3, [pc, #284]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ddc:	4a46      	ldr	r2, [pc, #280]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000dde:	f043 0302 	orr.w	r3, r3, #2
 8000de2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de4:	4b44      	ldr	r3, [pc, #272]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de8:	f003 0302 	and.w	r3, r3, #2
 8000dec:	617b      	str	r3, [r7, #20]
 8000dee:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000df0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000e02:	2309      	movs	r3, #9
 8000e04:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e06:	f107 031c 	add.w	r3, r7, #28
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	483b      	ldr	r0, [pc, #236]	@ (8000efc <HAL_CAN_MspInit+0x178>)
 8000e0e:	f001 fde1 	bl	80029d4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	2013      	movs	r0, #19
 8000e18:	f001 fda5 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8000e1c:	2013      	movs	r0, #19
 8000e1e:	f001 fdbe 	bl	800299e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2100      	movs	r1, #0
 8000e26:	2014      	movs	r0, #20
 8000e28:	f001 fd9d 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000e2c:	2014      	movs	r0, #20
 8000e2e:	f001 fdb6 	bl	800299e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 8000e32:	e058      	b.n	8000ee6 <HAL_CAN_MspInit+0x162>
  else if(canHandle->Instance==CAN2)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a31      	ldr	r2, [pc, #196]	@ (8000f00 <HAL_CAN_MspInit+0x17c>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d153      	bne.n	8000ee6 <HAL_CAN_MspInit+0x162>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
 8000e42:	4b2d      	ldr	r3, [pc, #180]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e46:	4a2c      	ldr	r2, [pc, #176]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e48:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4e:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e52:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e56:	613b      	str	r3, [r7, #16]
 8000e58:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000e5a:	4b26      	ldr	r3, [pc, #152]	@ (8000ef4 <HAL_CAN_MspInit+0x170>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	4a24      	ldr	r2, [pc, #144]	@ (8000ef4 <HAL_CAN_MspInit+0x170>)
 8000e62:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000e64:	4b23      	ldr	r3, [pc, #140]	@ (8000ef4 <HAL_CAN_MspInit+0x170>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d10d      	bne.n	8000e88 <HAL_CAN_MspInit+0x104>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e74:	4a20      	ldr	r2, [pc, #128]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e76:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e7a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e84:	60fb      	str	r3, [r7, #12]
 8000e86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e90:	4a19      	ldr	r2, [pc, #100]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e92:	f043 0302 	orr.w	r3, r3, #2
 8000e96:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e98:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <HAL_CAN_MspInit+0x174>)
 8000e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	60bb      	str	r3, [r7, #8]
 8000ea2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000ea4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ea8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eaa:	2302      	movs	r3, #2
 8000eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8000eb6:	2309      	movs	r3, #9
 8000eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 031c 	add.w	r3, r7, #28
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	480e      	ldr	r0, [pc, #56]	@ (8000efc <HAL_CAN_MspInit+0x178>)
 8000ec2:	f001 fd87 	bl	80029d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	203f      	movs	r0, #63	@ 0x3f
 8000ecc:	f001 fd4b 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8000ed0:	203f      	movs	r0, #63	@ 0x3f
 8000ed2:	f001 fd64 	bl	800299e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2100      	movs	r1, #0
 8000eda:	2040      	movs	r0, #64	@ 0x40
 8000edc:	f001 fd43 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8000ee0:	2040      	movs	r0, #64	@ 0x40
 8000ee2:	f001 fd5c 	bl	800299e <HAL_NVIC_EnableIRQ>
}
 8000ee6:	bf00      	nop
 8000ee8:	3730      	adds	r7, #48	@ 0x30
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40006400 	.word	0x40006400
 8000ef4:	20000314 	.word	0x20000314
 8000ef8:	40023800 	.word	0x40023800
 8000efc:	40020400 	.word	0x40020400
 8000f00:	40006800 	.word	0x40006800

08000f04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08a      	sub	sp, #40	@ 0x28
 8000f08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f0a:	f107 0314 	add.w	r3, r7, #20
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
 8000f16:	60da      	str	r2, [r3, #12]
 8000f18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	613b      	str	r3, [r7, #16]
 8000f1e:	4b32      	ldr	r3, [pc, #200]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f22:	4a31      	ldr	r2, [pc, #196]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f24:	f043 0304 	orr.w	r3, r3, #4
 8000f28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f2a:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2e:	f003 0304 	and.w	r3, r3, #4
 8000f32:	613b      	str	r3, [r7, #16]
 8000f34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f36:	2300      	movs	r3, #0
 8000f38:	60fb      	str	r3, [r7, #12]
 8000f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	4a2a      	ldr	r2, [pc, #168]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f46:	4b28      	ldr	r3, [pc, #160]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b24      	ldr	r3, [pc, #144]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	4a23      	ldr	r2, [pc, #140]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f62:	4b21      	ldr	r3, [pc, #132]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6e:	2300      	movs	r3, #0
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe8 <MX_GPIO_Init+0xe4>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin|LED_YW_Pin|LED_RD_Pin, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8000f90:	4816      	ldr	r0, [pc, #88]	@ (8000fec <MX_GPIO_Init+0xe8>)
 8000f92:	f001 febd 	bl	8002d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f9c:	4814      	ldr	r0, [pc, #80]	@ (8000ff0 <MX_GPIO_Init+0xec>)
 8000f9e:	f001 feb7 	bl	8002d10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_GN_Pin|LED_YW_Pin|LED_RD_Pin;
 8000fa2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	480c      	ldr	r0, [pc, #48]	@ (8000fec <MX_GPIO_Init+0xe8>)
 8000fbc:	f001 fd0a 	bl	80029d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8000fc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000fc4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8000fd2:	f107 0314 	add.w	r3, r7, #20
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <MX_GPIO_Init+0xec>)
 8000fda:	f001 fcfb 	bl	80029d4 <HAL_GPIO_Init>

}
 8000fde:	bf00      	nop
 8000fe0:	3728      	adds	r7, #40	@ 0x28
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40020800 	.word	0x40020800
 8000ff0:	40020000 	.word	0x40020000

08000ff4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff8:	f000 fb6e 	bl	80016d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ffc:	f000 f854 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001000:	f7ff ff80 	bl	8000f04 <MX_GPIO_Init>
  MX_TIM9_Init();
 8001004:	f000 fa4a 	bl	800149c <MX_TIM9_Init>
  MX_ADC1_Init();
 8001008:	f7ff fca0 	bl	800094c <MX_ADC1_Init>
  MX_ADC2_Init();
 800100c:	f7ff fcf0 	bl	80009f0 <MX_ADC2_Init>
  MX_CAN1_Init();
 8001010:	f7ff fe30 	bl	8000c74 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001014:	f7ff fe82 	bl	8000d1c <MX_CAN2_Init>
  MX_USB_DEVICE_Init();
 8001018:	f008 f870 	bl	80090fc <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 800101c:	f000 f9f2 	bl	8001404 <MX_TIM2_Init>
  MX_SPI3_Init();
 8001020:	f000 f89e 	bl	8001160 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);		//start Timer
 8001024:	481d      	ldr	r0, [pc, #116]	@ (800109c <main+0xa8>)
 8001026:	f004 faa3 	bl	8005570 <HAL_TIM_Base_Start_IT>
  |		2		| CAN receive failed      |	  102	  |
  |
  |___________________________________________________|
  */

  HAL_GPIO_WritePin(GPIOC, LED_GN_Pin, GPIO_PIN_SET);
 800102a:	2201      	movs	r2, #1
 800102c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001030:	481b      	ldr	r0, [pc, #108]	@ (80010a0 <main+0xac>)
 8001032:	f001 fe6d 	bl	8002d10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_YW_Pin, GPIO_PIN_SET);
 8001036:	2201      	movs	r2, #1
 8001038:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800103c:	4818      	ldr	r0, [pc, #96]	@ (80010a0 <main+0xac>)
 800103e:	f001 fe67 	bl	8002d10 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_SET);
 8001042:	2201      	movs	r2, #1
 8001044:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001048:	4815      	ldr	r0, [pc, #84]	@ (80010a0 <main+0xac>)
 800104a:	f001 fe61 	bl	8002d10 <HAL_GPIO_WritePin>

  while(BMS_state == 0)
 800104e:	e001      	b.n	8001054 <main+0x60>
  {
	  TSAC_control();
 8001050:	f7ff fbfc 	bl	800084c <TSAC_control>
  while(BMS_state == 0)
 8001054:	4b13      	ldr	r3, [pc, #76]	@ (80010a4 <main+0xb0>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	b2db      	uxtb	r3, r3
 800105a:	2b00      	cmp	r3, #0
 800105c:	d0f8      	beq.n	8001050 <main+0x5c>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  if(BMS_state != 0){
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <main+0xb0>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	b2db      	uxtb	r3, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	d005      	beq.n	8001074 <main+0x80>
	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);		// Red-LED on and join the Error_state
 8001068:	2200      	movs	r2, #0
 800106a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800106e:	480c      	ldr	r0, [pc, #48]	@ (80010a0 <main+0xac>)
 8001070:	f001 fe4e 	bl	8002d10 <HAL_GPIO_WritePin>
  }

  if(BMS_state == 1){
 8001074:	4b0b      	ldr	r3, [pc, #44]	@ (80010a4 <main+0xb0>)
 8001076:	781b      	ldrb	r3, [r3, #0]

  }
  if(BMS_state == 2){
 8001078:	4b0a      	ldr	r3, [pc, #40]	@ (80010a4 <main+0xb0>)
 800107a:	781b      	ldrb	r3, [r3, #0]

    }

  if((BMS_state >> 2) == 1){
 800107c:	4b09      	ldr	r3, [pc, #36]	@ (80010a4 <main+0xb0>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	089b      	lsrs	r3, r3, #2
 8001084:	b2db      	uxtb	r3, r3
 8001086:	2b01      	cmp	r3, #1
 8001088:	d105      	bne.n	8001096 <main+0xa2>
  	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_SET);		// Red-LED off and left the Error_state
 800108a:	2201      	movs	r2, #1
 800108c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001090:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <main+0xac>)
 8001092:	f001 fe3d 	bl	8002d10 <HAL_GPIO_WritePin>
 8001096:	2300      	movs	r3, #0
    }
  /* USER CODE END 3 */
}
 8001098:	4618      	mov	r0, r3
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000378 	.word	0x20000378
 80010a0:	40020800 	.word	0x40020800
 80010a4:	20000318 	.word	0x20000318

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b092      	sub	sp, #72	@ 0x48
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 0318 	add.w	r3, r7, #24
 80010b2:	2230      	movs	r2, #48	@ 0x30
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f008 fdcc 	bl	8009c54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	2200      	movs	r2, #0
 80010c0:	601a      	str	r2, [r3, #0]
 80010c2:	605a      	str	r2, [r3, #4]
 80010c4:	609a      	str	r2, [r3, #8]
 80010c6:	60da      	str	r2, [r3, #12]
 80010c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010ca:	2301      	movs	r3, #1
 80010cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010ce:	2301      	movs	r3, #1
 80010d0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010d2:	2302      	movs	r3, #2
 80010d4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010d6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80010da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 25;
 80010dc:	2319      	movs	r3, #25
 80010de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 80010e0:	23c0      	movs	r3, #192	@ 0xc0
 80010e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010e4:	2302      	movs	r3, #2
 80010e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010e8:	2304      	movs	r3, #4
 80010ea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ec:	f107 0318 	add.w	r3, r7, #24
 80010f0:	4618      	mov	r0, r3
 80010f2:	f003 f85f 	bl	80041b4 <HAL_RCC_OscConfig>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80010fc:	f000 f81a 	bl	8001134 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001100:	230f      	movs	r3, #15
 8001102:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001104:	2302      	movs	r3, #2
 8001106:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800110c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001110:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001112:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001116:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001118:	1d3b      	adds	r3, r7, #4
 800111a:	2103      	movs	r1, #3
 800111c:	4618      	mov	r0, r3
 800111e:	f003 fa9d 	bl	800465c <HAL_RCC_ClockConfig>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001128:	f000 f804 	bl	8001134 <Error_Handler>
  }
}
 800112c:	bf00      	nop
 800112e:	3748      	adds	r7, #72	@ 0x48
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001138:	b672      	cpsid	i
}
 800113a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOC, LED_RD_Pin, GPIO_PIN_RESET);		// Red-LED on and join the Error_state
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001142:	4805      	ldr	r0, [pc, #20]	@ (8001158 <Error_Handler+0x24>)
 8001144:	f001 fde4 	bl	8002d10 <HAL_GPIO_WritePin>
	  Error_Handler_state = true;
 8001148:	4b04      	ldr	r3, [pc, #16]	@ (800115c <Error_Handler+0x28>)
 800114a:	2201      	movs	r2, #1
 800114c:	701a      	strb	r2, [r3, #0]

	  TSAC_control();
 800114e:	f7ff fb7d 	bl	800084c <TSAC_control>
  {
 8001152:	bf00      	nop
 8001154:	e7f2      	b.n	800113c <Error_Handler+0x8>
 8001156:	bf00      	nop
 8001158:	40020800 	.word	0x40020800
 800115c:	20000319 	.word	0x20000319

08001160 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001164:	4b17      	ldr	r3, [pc, #92]	@ (80011c4 <MX_SPI3_Init+0x64>)
 8001166:	4a18      	ldr	r2, [pc, #96]	@ (80011c8 <MX_SPI3_Init+0x68>)
 8001168:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800116a:	4b16      	ldr	r3, [pc, #88]	@ (80011c4 <MX_SPI3_Init+0x64>)
 800116c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001170:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001172:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <MX_SPI3_Init+0x64>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001178:	4b12      	ldr	r3, [pc, #72]	@ (80011c4 <MX_SPI3_Init+0x64>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <MX_SPI3_Init+0x64>)
 8001180:	2200      	movs	r2, #0
 8001182:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001184:	4b0f      	ldr	r3, [pc, #60]	@ (80011c4 <MX_SPI3_Init+0x64>)
 8001186:	2200      	movs	r2, #0
 8001188:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800118a:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <MX_SPI3_Init+0x64>)
 800118c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001190:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001192:	4b0c      	ldr	r3, [pc, #48]	@ (80011c4 <MX_SPI3_Init+0x64>)
 8001194:	2228      	movs	r2, #40	@ 0x28
 8001196:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001198:	4b0a      	ldr	r3, [pc, #40]	@ (80011c4 <MX_SPI3_Init+0x64>)
 800119a:	2200      	movs	r2, #0
 800119c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800119e:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <MX_SPI3_Init+0x64>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011a4:	4b07      	ldr	r3, [pc, #28]	@ (80011c4 <MX_SPI3_Init+0x64>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80011aa:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <MX_SPI3_Init+0x64>)
 80011ac:	220a      	movs	r2, #10
 80011ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80011b0:	4804      	ldr	r0, [pc, #16]	@ (80011c4 <MX_SPI3_Init+0x64>)
 80011b2:	f003 fc0f 	bl	80049d4 <HAL_SPI_Init>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d001      	beq.n	80011c0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80011bc:	f7ff ffba 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	2000031c 	.word	0x2000031c
 80011c8:	40003c00 	.word	0x40003c00

080011cc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	60da      	str	r2, [r3, #12]
 80011e2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a19      	ldr	r2, [pc, #100]	@ (8001250 <HAL_SPI_MspInit+0x84>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d12c      	bne.n	8001248 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <HAL_SPI_MspInit+0x88>)
 80011f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011f6:	4a17      	ldr	r2, [pc, #92]	@ (8001254 <HAL_SPI_MspInit+0x88>)
 80011f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <HAL_SPI_MspInit+0x88>)
 8001200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001202:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <HAL_SPI_MspInit+0x88>)
 8001210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001212:	4a10      	ldr	r2, [pc, #64]	@ (8001254 <HAL_SPI_MspInit+0x88>)
 8001214:	f043 0304 	orr.w	r3, r3, #4
 8001218:	6313      	str	r3, [r2, #48]	@ 0x30
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <HAL_SPI_MspInit+0x88>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	f003 0304 	and.w	r3, r3, #4
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001226:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800122a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122c:	2302      	movs	r3, #2
 800122e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001234:	2303      	movs	r3, #3
 8001236:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001238:	2306      	movs	r3, #6
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	4619      	mov	r1, r3
 8001242:	4805      	ldr	r0, [pc, #20]	@ (8001258 <HAL_SPI_MspInit+0x8c>)
 8001244:	f001 fbc6 	bl	80029d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001248:	bf00      	nop
 800124a:	3728      	adds	r7, #40	@ 0x28
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40003c00 	.word	0x40003c00
 8001254:	40023800 	.word	0x40023800
 8001258:	40020800 	.word	0x40020800

0800125c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001262:	2300      	movs	r3, #0
 8001264:	607b      	str	r3, [r7, #4]
 8001266:	4b0f      	ldr	r3, [pc, #60]	@ (80012a4 <HAL_MspInit+0x48>)
 8001268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126a:	4a0e      	ldr	r2, [pc, #56]	@ (80012a4 <HAL_MspInit+0x48>)
 800126c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001270:	6453      	str	r3, [r2, #68]	@ 0x44
 8001272:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <HAL_MspInit+0x48>)
 8001274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001276:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127e:	2300      	movs	r3, #0
 8001280:	603b      	str	r3, [r7, #0]
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <HAL_MspInit+0x48>)
 8001284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001286:	4a07      	ldr	r2, [pc, #28]	@ (80012a4 <HAL_MspInit+0x48>)
 8001288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800128c:	6413      	str	r3, [r2, #64]	@ 0x40
 800128e:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <HAL_MspInit+0x48>)
 8001290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	40023800 	.word	0x40023800

080012a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <NMI_Handler+0x4>

080012b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <HardFault_Handler+0x4>

080012b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012bc:	bf00      	nop
 80012be:	e7fd      	b.n	80012bc <MemManage_Handler+0x4>

080012c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <BusFault_Handler+0x4>

080012c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <UsageFault_Handler+0x4>

080012d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr

080012dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bc80      	pop	{r7}
 80012e6:	4770      	bx	lr

080012e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012f8:	f000 fa40 	bl	800177c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}

08001300 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001304:	4802      	ldr	r0, [pc, #8]	@ (8001310 <CAN1_TX_IRQHandler+0x10>)
 8001306:	f001 f82b 	bl	8002360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200002c4 	.word	0x200002c4

08001314 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001318:	4802      	ldr	r0, [pc, #8]	@ (8001324 <CAN1_RX0_IRQHandler+0x10>)
 800131a:	f001 f821 	bl	8002360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200002c4 	.word	0x200002c4

08001328 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800132e:	f004 f9e5 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200003c0 	.word	0x200003c0

0800133c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001340:	4802      	ldr	r0, [pc, #8]	@ (800134c <TIM2_IRQHandler+0x10>)
 8001342:	f004 f9db 	bl	80056fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001346:	bf00      	nop
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	20000378 	.word	0x20000378

08001350 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001354:	4802      	ldr	r0, [pc, #8]	@ (8001360 <CAN2_TX_IRQHandler+0x10>)
 8001356:	f001 f803 	bl	8002360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
 800135e:	bf00      	nop
 8001360:	200002ec 	.word	0x200002ec

08001364 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001368:	4802      	ldr	r0, [pc, #8]	@ (8001374 <CAN2_RX0_IRQHandler+0x10>)
 800136a:	f000 fff9 	bl	8002360 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	200002ec 	.word	0x200002ec

08001378 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800137c:	4802      	ldr	r0, [pc, #8]	@ (8001388 <OTG_FS_IRQHandler+0x10>)
 800137e:	f001 fe29 	bl	8002fd4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	200010d4 	.word	0x200010d4

0800138c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b086      	sub	sp, #24
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001394:	4a14      	ldr	r2, [pc, #80]	@ (80013e8 <_sbrk+0x5c>)
 8001396:	4b15      	ldr	r3, [pc, #84]	@ (80013ec <_sbrk+0x60>)
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a0:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <_sbrk+0x64>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d102      	bne.n	80013ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <_sbrk+0x64>)
 80013aa:	4a12      	ldr	r2, [pc, #72]	@ (80013f4 <_sbrk+0x68>)
 80013ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013ae:	4b10      	ldr	r3, [pc, #64]	@ (80013f0 <_sbrk+0x64>)
 80013b0:	681a      	ldr	r2, [r3, #0]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4413      	add	r3, r2
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d207      	bcs.n	80013cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013bc:	f008 fc62 	bl	8009c84 <__errno>
 80013c0:	4603      	mov	r3, r0
 80013c2:	220c      	movs	r2, #12
 80013c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013c6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ca:	e009      	b.n	80013e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <_sbrk+0x64>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013d2:	4b07      	ldr	r3, [pc, #28]	@ (80013f0 <_sbrk+0x64>)
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4413      	add	r3, r2
 80013da:	4a05      	ldr	r2, [pc, #20]	@ (80013f0 <_sbrk+0x64>)
 80013dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013de:	68fb      	ldr	r3, [r7, #12]
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	2000c000 	.word	0x2000c000
 80013ec:	00000400 	.word	0x00000400
 80013f0:	20000374 	.word	0x20000374
 80013f4:	200016f8 	.word	0x200016f8

080013f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr

08001404 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b086      	sub	sp, #24
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800140a:	f107 0308 	add.w	r3, r7, #8
 800140e:	2200      	movs	r2, #0
 8001410:	601a      	str	r2, [r3, #0]
 8001412:	605a      	str	r2, [r3, #4]
 8001414:	609a      	str	r2, [r3, #8]
 8001416:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001418:	463b      	mov	r3, r7
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001420:	4b1d      	ldr	r3, [pc, #116]	@ (8001498 <MX_TIM2_Init+0x94>)
 8001422:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001426:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48-1;
 8001428:	4b1b      	ldr	r3, [pc, #108]	@ (8001498 <MX_TIM2_Init+0x94>)
 800142a:	222f      	movs	r2, #47	@ 0x2f
 800142c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <MX_TIM2_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 8001434:	4b18      	ldr	r3, [pc, #96]	@ (8001498 <MX_TIM2_Init+0x94>)
 8001436:	f242 7210 	movw	r2, #10000	@ 0x2710
 800143a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b16      	ldr	r3, [pc, #88]	@ (8001498 <MX_TIM2_Init+0x94>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001442:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <MX_TIM2_Init+0x94>)
 8001444:	2200      	movs	r2, #0
 8001446:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001448:	4813      	ldr	r0, [pc, #76]	@ (8001498 <MX_TIM2_Init+0x94>)
 800144a:	f004 f841 	bl	80054d0 <HAL_TIM_Base_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001454:	f7ff fe6e 	bl	8001134 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001458:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	4619      	mov	r1, r3
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <MX_TIM2_Init+0x94>)
 8001466:	f004 fad5 	bl	8005a14 <HAL_TIM_ConfigClockSource>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001470:	f7ff fe60 	bl	8001134 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001474:	2300      	movs	r3, #0
 8001476:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001478:	2300      	movs	r3, #0
 800147a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800147c:	463b      	mov	r3, r7
 800147e:	4619      	mov	r1, r3
 8001480:	4805      	ldr	r0, [pc, #20]	@ (8001498 <MX_TIM2_Init+0x94>)
 8001482:	f004 feed 	bl	8006260 <HAL_TIMEx_MasterConfigSynchronization>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800148c:	f7ff fe52 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001490:	bf00      	nop
 8001492:	3718      	adds	r7, #24
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	20000378 	.word	0x20000378

0800149c <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08e      	sub	sp, #56	@ 0x38
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
 80014ae:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80014b0:	f107 0314 	add.w	r3, r7, #20
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80014c0:	1d3b      	adds	r3, r7, #4
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80014cc:	4b35      	ldr	r3, [pc, #212]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014ce:	4a36      	ldr	r2, [pc, #216]	@ (80015a8 <MX_TIM9_Init+0x10c>)
 80014d0:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80014d2:	4b34      	ldr	r3, [pc, #208]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d8:	4b32      	ldr	r3, [pc, #200]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014da:	2200      	movs	r2, #0
 80014dc:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 80014de:	4b31      	ldr	r3, [pc, #196]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014e4:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e6:	4b2f      	ldr	r3, [pc, #188]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ec:	4b2d      	ldr	r3, [pc, #180]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80014f2:	482c      	ldr	r0, [pc, #176]	@ (80015a4 <MX_TIM9_Init+0x108>)
 80014f4:	f003 ffec 	bl	80054d0 <HAL_TIM_Base_Init>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d001      	beq.n	8001502 <MX_TIM9_Init+0x66>
  {
    Error_Handler();
 80014fe:	f7ff fe19 	bl	8001134 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001502:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001506:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001508:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800150c:	4619      	mov	r1, r3
 800150e:	4825      	ldr	r0, [pc, #148]	@ (80015a4 <MX_TIM9_Init+0x108>)
 8001510:	f004 fa80 	bl	8005a14 <HAL_TIM_ConfigClockSource>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM9_Init+0x82>
  {
    Error_Handler();
 800151a:	f7ff fe0b 	bl	8001134 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 800151e:	4821      	ldr	r0, [pc, #132]	@ (80015a4 <MX_TIM9_Init+0x108>)
 8001520:	f004 f894 	bl	800564c <HAL_TIM_IC_Init>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_TIM9_Init+0x92>
  {
    Error_Handler();
 800152a:	f7ff fe03 	bl	8001134 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800152e:	2304      	movs	r3, #4
 8001530:	617b      	str	r3, [r7, #20]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8001532:	2360      	movs	r3, #96	@ 0x60
 8001534:	61bb      	str	r3, [r7, #24]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001536:	2302      	movs	r3, #2
 8001538:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerFilter = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIM_SlaveConfigSynchro(&htim9, &sSlaveConfig) != HAL_OK)
 8001542:	f107 0314 	add.w	r3, r7, #20
 8001546:	4619      	mov	r1, r3
 8001548:	4816      	ldr	r0, [pc, #88]	@ (80015a4 <MX_TIM9_Init+0x108>)
 800154a:	f004 fb2a 	bl	8005ba2 <HAL_TIM_SlaveConfigSynchro>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM9_Init+0xbc>
  {
    Error_Handler();
 8001554:	f7ff fdee 	bl	8001134 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800155c:	2302      	movs	r3, #2
 800155e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	2200      	movs	r2, #0
 800156c:	4619      	mov	r1, r3
 800156e:	480d      	ldr	r0, [pc, #52]	@ (80015a4 <MX_TIM9_Init+0x108>)
 8001570:	f004 f9b4 	bl	80058dc <HAL_TIM_IC_ConfigChannel>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM9_Init+0xe2>
  {
    Error_Handler();
 800157a:	f7ff fddb 	bl	8001134 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800157e:	2302      	movs	r3, #2
 8001580:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001582:	2301      	movs	r3, #1
 8001584:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	2204      	movs	r2, #4
 800158a:	4619      	mov	r1, r3
 800158c:	4805      	ldr	r0, [pc, #20]	@ (80015a4 <MX_TIM9_Init+0x108>)
 800158e:	f004 f9a5 	bl	80058dc <HAL_TIM_IC_ConfigChannel>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <MX_TIM9_Init+0x100>
  {
    Error_Handler();
 8001598:	f7ff fdcc 	bl	8001134 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 800159c:	bf00      	nop
 800159e:	3738      	adds	r7, #56	@ 0x38
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	200003c0 	.word	0x200003c0
 80015a8:	40014000 	.word	0x40014000

080015ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08a      	sub	sp, #40	@ 0x28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b4:	f107 0314 	add.w	r3, r7, #20
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
 80015be:	609a      	str	r2, [r3, #8]
 80015c0:	60da      	str	r2, [r3, #12]
 80015c2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80015cc:	d116      	bne.n	80015fc <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	4b29      	ldr	r3, [pc, #164]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	4a28      	ldr	r2, [pc, #160]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 80015d8:	f043 0301 	orr.w	r3, r3, #1
 80015dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80015de:	4b26      	ldr	r3, [pc, #152]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f003 0301 	and.w	r3, r3, #1
 80015e6:	613b      	str	r3, [r7, #16]
 80015e8:	693b      	ldr	r3, [r7, #16]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	201c      	movs	r0, #28
 80015f0:	f001 f9b9 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015f4:	201c      	movs	r0, #28
 80015f6:	f001 f9d2 	bl	800299e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80015fa:	e038      	b.n	800166e <HAL_TIM_Base_MspInit+0xc2>
  else if(tim_baseHandle->Instance==TIM9)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a1e      	ldr	r2, [pc, #120]	@ (800167c <HAL_TIM_Base_MspInit+0xd0>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d133      	bne.n	800166e <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 800160c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160e:	4a1a      	ldr	r2, [pc, #104]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 8001610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001614:	6453      	str	r3, [r2, #68]	@ 0x44
 8001616:	4b18      	ldr	r3, [pc, #96]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 8001618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	60bb      	str	r3, [r7, #8]
 8001626:	4b14      	ldr	r3, [pc, #80]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162a:	4a13      	ldr	r2, [pc, #76]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6313      	str	r3, [r2, #48]	@ 0x30
 8001632:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <HAL_TIM_Base_MspInit+0xcc>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	60bb      	str	r3, [r7, #8]
 800163c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800163e:	2308      	movs	r3, #8
 8001640:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001642:	2302      	movs	r3, #2
 8001644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164a:	2300      	movs	r3, #0
 800164c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800164e:	2303      	movs	r3, #3
 8001650:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	4809      	ldr	r0, [pc, #36]	@ (8001680 <HAL_TIM_Base_MspInit+0xd4>)
 800165a:	f001 f9bb 	bl	80029d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2100      	movs	r1, #0
 8001662:	2018      	movs	r0, #24
 8001664:	f001 f97f 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001668:	2018      	movs	r0, #24
 800166a:	f001 f998 	bl	800299e <HAL_NVIC_EnableIRQ>
}
 800166e:	bf00      	nop
 8001670:	3728      	adds	r7, #40	@ 0x28
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800
 800167c:	40014000 	.word	0x40014000
 8001680:	40020000 	.word	0x40020000

08001684 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001684:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001688:	f7ff feb6 	bl	80013f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800168c:	480c      	ldr	r0, [pc, #48]	@ (80016c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800168e:	490d      	ldr	r1, [pc, #52]	@ (80016c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001690:	4a0d      	ldr	r2, [pc, #52]	@ (80016c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001692:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001694:	e002      	b.n	800169c <LoopCopyDataInit>

08001696 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001696:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001698:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800169a:	3304      	adds	r3, #4

0800169c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800169c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016a0:	d3f9      	bcc.n	8001696 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016a2:	4a0a      	ldr	r2, [pc, #40]	@ (80016cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016a4:	4c0a      	ldr	r4, [pc, #40]	@ (80016d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a8:	e001      	b.n	80016ae <LoopFillZerobss>

080016aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016ac:	3204      	adds	r2, #4

080016ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016b0:	d3fb      	bcc.n	80016aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80016b2:	f008 faed 	bl	8009c90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016b6:	f7ff fc9d 	bl	8000ff4 <main>
  bx  lr    
 80016ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80016bc:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80016c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c4:	200001d0 	.word	0x200001d0
  ldr r2, =_sidata
 80016c8:	0800a1ec 	.word	0x0800a1ec
  ldr r2, =_sbss
 80016cc:	200001d0 	.word	0x200001d0
  ldr r4, =_ebss
 80016d0:	200016f8 	.word	0x200016f8

080016d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016d4:	e7fe      	b.n	80016d4 <ADC_IRQHandler>
	...

080016d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001718 <HAL_Init+0x40>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001718 <HAL_Init+0x40>)
 80016e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80016e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001718 <HAL_Init+0x40>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001718 <HAL_Init+0x40>)
 80016ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80016f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016f4:	4b08      	ldr	r3, [pc, #32]	@ (8001718 <HAL_Init+0x40>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a07      	ldr	r2, [pc, #28]	@ (8001718 <HAL_Init+0x40>)
 80016fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001700:	2003      	movs	r0, #3
 8001702:	f001 f925 	bl	8002950 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001706:	200f      	movs	r0, #15
 8001708:	f000 f808 	bl	800171c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800170c:	f7ff fda6 	bl	800125c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	40023c00 	.word	0x40023c00

0800171c <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001724:	4b12      	ldr	r3, [pc, #72]	@ (8001770 <HAL_InitTick+0x54>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <HAL_InitTick+0x58>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	4619      	mov	r1, r3
 800172e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001732:	fbb3 f3f1 	udiv	r3, r3, r1
 8001736:	fbb2 f3f3 	udiv	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f001 f93d 	bl	80029ba <HAL_SYSTICK_Config>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e00e      	b.n	8001768 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b0f      	cmp	r3, #15
 800174e:	d80a      	bhi.n	8001766 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001750:	2200      	movs	r2, #0
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f001 f905 	bl	8002966 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800175c:	4a06      	ldr	r2, [pc, #24]	@ (8001778 <HAL_InitTick+0x5c>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e000      	b.n	8001768 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}
 8001770:	20000004 	.word	0x20000004
 8001774:	2000000c 	.word	0x2000000c
 8001778:	20000008 	.word	0x20000008

0800177c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001780:	4b05      	ldr	r3, [pc, #20]	@ (8001798 <HAL_IncTick+0x1c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	461a      	mov	r2, r3
 8001786:	4b05      	ldr	r3, [pc, #20]	@ (800179c <HAL_IncTick+0x20>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4413      	add	r3, r2
 800178c:	4a03      	ldr	r2, [pc, #12]	@ (800179c <HAL_IncTick+0x20>)
 800178e:	6013      	str	r3, [r2, #0]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	bc80      	pop	{r7}
 8001796:	4770      	bx	lr
 8001798:	2000000c 	.word	0x2000000c
 800179c:	20000408 	.word	0x20000408

080017a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return uwTick;
 80017a4:	4b02      	ldr	r3, [pc, #8]	@ (80017b0 <HAL_GetTick+0x10>)
 80017a6:	681b      	ldr	r3, [r3, #0]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr
 80017b0:	20000408 	.word	0x20000408

080017b4 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017bc:	f7ff fff0 	bl	80017a0 <HAL_GetTick>
 80017c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017cc:	d005      	beq.n	80017da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017ce:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <HAL_Delay+0x44>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	461a      	mov	r2, r3
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017da:	bf00      	nop
 80017dc:	f7ff ffe0 	bl	80017a0 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	68bb      	ldr	r3, [r7, #8]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	d8f7      	bhi.n	80017dc <HAL_Delay+0x28>
  {
  }
}
 80017ec:	bf00      	nop
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	2000000c 	.word	0x2000000c

080017fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001804:	2300      	movs	r3, #0
 8001806:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e033      	b.n	800187a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001816:	2b00      	cmp	r3, #0
 8001818:	d109      	bne.n	800182e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f7ff f93a 	bl	8000a94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2200      	movs	r2, #0
 800182a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001832:	f003 0310 	and.w	r3, r3, #16
 8001836:	2b00      	cmp	r3, #0
 8001838:	d118      	bne.n	800186c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800183e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001842:	f023 0302 	bic.w	r3, r3, #2
 8001846:	f043 0202 	orr.w	r2, r3, #2
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f000 f938 	bl	8001ac4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2200      	movs	r2, #0
 8001858:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185e:	f023 0303 	bic.w	r3, r3, #3
 8001862:	f043 0201 	orr.w	r2, r3, #1
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	641a      	str	r2, [r3, #64]	@ 0x40
 800186a:	e001      	b.n	8001870 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2200      	movs	r2, #0
 8001874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001878:	7bfb      	ldrb	r3, [r7, #15]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3710      	adds	r7, #16
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001884:	b480      	push	{r7}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001898:	2b01      	cmp	r3, #1
 800189a:	d101      	bne.n	80018a0 <HAL_ADC_ConfigChannel+0x1c>
 800189c:	2302      	movs	r3, #2
 800189e:	e103      	b.n	8001aa8 <HAL_ADC_ConfigChannel+0x224>
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2201      	movs	r2, #1
 80018a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b09      	cmp	r3, #9
 80018ae:	d925      	bls.n	80018fc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	68d9      	ldr	r1, [r3, #12]
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	461a      	mov	r2, r3
 80018be:	4613      	mov	r3, r2
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	4413      	add	r3, r2
 80018c4:	3b1e      	subs	r3, #30
 80018c6:	2207      	movs	r2, #7
 80018c8:	fa02 f303 	lsl.w	r3, r2, r3
 80018cc:	43da      	mvns	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	400a      	ands	r2, r1
 80018d4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	68d9      	ldr	r1, [r3, #12]
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	4618      	mov	r0, r3
 80018e8:	4603      	mov	r3, r0
 80018ea:	005b      	lsls	r3, r3, #1
 80018ec:	4403      	add	r3, r0
 80018ee:	3b1e      	subs	r3, #30
 80018f0:	409a      	lsls	r2, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	e022      	b.n	8001942 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6919      	ldr	r1, [r3, #16]
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	b29b      	uxth	r3, r3
 8001908:	461a      	mov	r2, r3
 800190a:	4613      	mov	r3, r2
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	4413      	add	r3, r2
 8001910:	2207      	movs	r2, #7
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	43da      	mvns	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	400a      	ands	r2, r1
 800191e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	6919      	ldr	r1, [r3, #16]
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	689a      	ldr	r2, [r3, #8]
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	b29b      	uxth	r3, r3
 8001930:	4618      	mov	r0, r3
 8001932:	4603      	mov	r3, r0
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4403      	add	r3, r0
 8001938:	409a      	lsls	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	430a      	orrs	r2, r1
 8001940:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	2b06      	cmp	r3, #6
 8001948:	d824      	bhi.n	8001994 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685a      	ldr	r2, [r3, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	3b05      	subs	r3, #5
 800195c:	221f      	movs	r2, #31
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	43da      	mvns	r2, r3
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	400a      	ands	r2, r1
 800196a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	b29b      	uxth	r3, r3
 8001978:	4618      	mov	r0, r3
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	4413      	add	r3, r2
 8001984:	3b05      	subs	r3, #5
 8001986:	fa00 f203 	lsl.w	r2, r0, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	430a      	orrs	r2, r1
 8001990:	635a      	str	r2, [r3, #52]	@ 0x34
 8001992:	e04c      	b.n	8001a2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	2b0c      	cmp	r3, #12
 800199a:	d824      	bhi.n	80019e6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	4613      	mov	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	3b23      	subs	r3, #35	@ 0x23
 80019ae:	221f      	movs	r2, #31
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43da      	mvns	r2, r3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	400a      	ands	r2, r1
 80019bc:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	4618      	mov	r0, r3
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	685a      	ldr	r2, [r3, #4]
 80019d0:	4613      	mov	r3, r2
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	4413      	add	r3, r2
 80019d6:	3b23      	subs	r3, #35	@ 0x23
 80019d8:	fa00 f203 	lsl.w	r2, r0, r3
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	430a      	orrs	r2, r1
 80019e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80019e4:	e023      	b.n	8001a2e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	685a      	ldr	r2, [r3, #4]
 80019f0:	4613      	mov	r3, r2
 80019f2:	009b      	lsls	r3, r3, #2
 80019f4:	4413      	add	r3, r2
 80019f6:	3b41      	subs	r3, #65	@ 0x41
 80019f8:	221f      	movs	r2, #31
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43da      	mvns	r2, r3
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	400a      	ands	r2, r1
 8001a06:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	4618      	mov	r0, r3
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	4613      	mov	r3, r2
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	4413      	add	r3, r2
 8001a20:	3b41      	subs	r3, #65	@ 0x41
 8001a22:	fa00 f203 	lsl.w	r2, r0, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	430a      	orrs	r2, r1
 8001a2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a20      	ldr	r2, [pc, #128]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x230>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d109      	bne.n	8001a4c <HAL_ADC_ConfigChannel+0x1c8>
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b12      	cmp	r3, #18
 8001a3e:	d105      	bne.n	8001a4c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <HAL_ADC_ConfigChannel+0x234>)
 8001a42:	685b      	ldr	r3, [r3, #4]
 8001a44:	4a1c      	ldr	r2, [pc, #112]	@ (8001ab8 <HAL_ADC_ConfigChannel+0x234>)
 8001a46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a4a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a18      	ldr	r2, [pc, #96]	@ (8001ab4 <HAL_ADC_ConfigChannel+0x230>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d123      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x21a>
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2b10      	cmp	r3, #16
 8001a5c:	d003      	beq.n	8001a66 <HAL_ADC_ConfigChannel+0x1e2>
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2b11      	cmp	r3, #17
 8001a64:	d11b      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001a66:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <HAL_ADC_ConfigChannel+0x234>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4a13      	ldr	r2, [pc, #76]	@ (8001ab8 <HAL_ADC_ConfigChannel+0x234>)
 8001a6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a70:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2b10      	cmp	r3, #16
 8001a78:	d111      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a7a:	4b10      	ldr	r3, [pc, #64]	@ (8001abc <HAL_ADC_ConfigChannel+0x238>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a10      	ldr	r2, [pc, #64]	@ (8001ac0 <HAL_ADC_ConfigChannel+0x23c>)
 8001a80:	fba2 2303 	umull	r2, r3, r2, r3
 8001a84:	0c9a      	lsrs	r2, r3, #18
 8001a86:	4613      	mov	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001a90:	e002      	b.n	8001a98 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	3b01      	subs	r3, #1
 8001a96:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d1f9      	bne.n	8001a92 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3714      	adds	r7, #20
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bc80      	pop	{r7}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	40012000 	.word	0x40012000
 8001ab8:	40012300 	.word	0x40012300
 8001abc:	20000004 	.word	0x20000004
 8001ac0:	431bde83 	.word	0x431bde83

08001ac4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001acc:	4b7e      	ldr	r3, [pc, #504]	@ (8001cc8 <ADC_Init+0x204>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	4a7d      	ldr	r2, [pc, #500]	@ (8001cc8 <ADC_Init+0x204>)
 8001ad2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8001ad6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001ad8:	4b7b      	ldr	r3, [pc, #492]	@ (8001cc8 <ADC_Init+0x204>)
 8001ada:	685a      	ldr	r2, [r3, #4]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	4979      	ldr	r1, [pc, #484]	@ (8001cc8 <ADC_Init+0x204>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	685a      	ldr	r2, [r3, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001af4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6859      	ldr	r1, [r3, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	691b      	ldr	r3, [r3, #16]
 8001b00:	021a      	lsls	r2, r3, #8
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	430a      	orrs	r2, r1
 8001b08:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	685a      	ldr	r2, [r3, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001b18:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	6859      	ldr	r1, [r3, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	689a      	ldr	r2, [r3, #8]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b3a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	6899      	ldr	r1, [r3, #8]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	430a      	orrs	r2, r1
 8001b4c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b52:	4a5e      	ldr	r2, [pc, #376]	@ (8001ccc <ADC_Init+0x208>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d022      	beq.n	8001b9e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	689a      	ldr	r2, [r3, #8]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b66:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6899      	ldr	r1, [r3, #8]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	430a      	orrs	r2, r1
 8001b78:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689a      	ldr	r2, [r3, #8]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001b88:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6899      	ldr	r1, [r3, #8]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	e00f      	b.n	8001bbe <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	689a      	ldr	r2, [r3, #8]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001bac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	689a      	ldr	r2, [r3, #8]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001bbc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	689a      	ldr	r2, [r3, #8]
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f022 0202 	bic.w	r2, r2, #2
 8001bcc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	6899      	ldr	r1, [r3, #8]
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	7e1b      	ldrb	r3, [r3, #24]
 8001bd8:	005a      	lsls	r2, r3, #1
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d027      	beq.n	8001c3c <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bfa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	685a      	ldr	r2, [r3, #4]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001c0a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c10:	3b01      	subs	r3, #1
 8001c12:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8001c16:	60ba      	str	r2, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c18:	68ba      	ldr	r2, [r7, #8]
 8001c1a:	fa92 f2a2 	rbit	r2, r2
 8001c1e:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c20:	68fa      	ldr	r2, [r7, #12]
 8001c22:	fab2 f282 	clz	r2, r2
 8001c26:	b2d2      	uxtb	r2, r2
 8001c28:	fa03 f102 	lsl.w	r1, r3, r2
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	685a      	ldr	r2, [r3, #4]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	430a      	orrs	r2, r1
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	e007      	b.n	8001c4c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	685a      	ldr	r2, [r3, #4]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c4a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001c5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	051a      	lsls	r2, r3, #20
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	689a      	ldr	r2, [r3, #8]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6899      	ldr	r1, [r3, #8]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c8e:	025a      	lsls	r2, r3, #9
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ca6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6899      	ldr	r1, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	695b      	ldr	r3, [r3, #20]
 8001cb2:	029a      	lsls	r2, r3, #10
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	430a      	orrs	r2, r1
 8001cba:	609a      	str	r2, [r3, #8]
}
 8001cbc:	bf00      	nop
 8001cbe:	3714      	adds	r7, #20
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	40012300 	.word	0x40012300
 8001ccc:	0f000001 	.word	0x0f000001

08001cd0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d101      	bne.n	8001ce2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e0ed      	b.n	8001ebe <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d102      	bne.n	8001cf4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7ff f848 	bl	8000d84 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f042 0201 	orr.w	r2, r2, #1
 8001d02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d04:	f7ff fd4c 	bl	80017a0 <HAL_GetTick>
 8001d08:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d0a:	e012      	b.n	8001d32 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d0c:	f7ff fd48 	bl	80017a0 <HAL_GetTick>
 8001d10:	4602      	mov	r2, r0
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	2b0a      	cmp	r3, #10
 8001d18:	d90b      	bls.n	8001d32 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d1e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2205      	movs	r2, #5
 8001d2a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e0c5      	b.n	8001ebe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0e5      	beq.n	8001d0c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f022 0202 	bic.w	r2, r2, #2
 8001d4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d50:	f7ff fd26 	bl	80017a0 <HAL_GetTick>
 8001d54:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d56:	e012      	b.n	8001d7e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d58:	f7ff fd22 	bl	80017a0 <HAL_GetTick>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	1ad3      	subs	r3, r2, r3
 8001d62:	2b0a      	cmp	r3, #10
 8001d64:	d90b      	bls.n	8001d7e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2205      	movs	r2, #5
 8001d76:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e09f      	b.n	8001ebe <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e5      	bne.n	8001d58 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	7e1b      	ldrb	r3, [r3, #24]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d108      	bne.n	8001da6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	e007      	b.n	8001db6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001db4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	7e5b      	ldrb	r3, [r3, #25]
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d108      	bne.n	8001dd0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001dcc:	601a      	str	r2, [r3, #0]
 8001dce:	e007      	b.n	8001de0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001dde:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	7e9b      	ldrb	r3, [r3, #26]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d108      	bne.n	8001dfa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0220 	orr.w	r2, r2, #32
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	e007      	b.n	8001e0a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f022 0220 	bic.w	r2, r2, #32
 8001e08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	7edb      	ldrb	r3, [r3, #27]
 8001e0e:	2b01      	cmp	r3, #1
 8001e10:	d108      	bne.n	8001e24 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f022 0210 	bic.w	r2, r2, #16
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	e007      	b.n	8001e34 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f042 0210 	orr.w	r2, r2, #16
 8001e32:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	7f1b      	ldrb	r3, [r3, #28]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d108      	bne.n	8001e4e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f042 0208 	orr.w	r2, r2, #8
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	e007      	b.n	8001e5e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f022 0208 	bic.w	r2, r2, #8
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	7f5b      	ldrb	r3, [r3, #29]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d108      	bne.n	8001e78 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f042 0204 	orr.w	r2, r2, #4
 8001e74:	601a      	str	r2, [r3, #0]
 8001e76:	e007      	b.n	8001e88 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 0204 	bic.w	r2, r2, #4
 8001e86:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	431a      	orrs	r2, r3
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	431a      	orrs	r2, r3
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	ea42 0103 	orr.w	r1, r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	1e5a      	subs	r2, r3, #1
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3710      	adds	r7, #16
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ede:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001ee0:	7cfb      	ldrb	r3, [r7, #19]
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d003      	beq.n	8001eee <HAL_CAN_ConfigFilter+0x26>
 8001ee6:	7cfb      	ldrb	r3, [r7, #19]
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	f040 80be 	bne.w	800206a <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8001eee:	4b65      	ldr	r3, [pc, #404]	@ (8002084 <HAL_CAN_ConfigFilter+0x1bc>)
 8001ef0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001ef8:	f043 0201 	orr.w	r2, r3, #1
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001f08:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f1c:	021b      	lsls	r3, r3, #8
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f003 031f 	and.w	r3, r3, #31
 8001f2e:	2201      	movs	r2, #1
 8001f30:	fa02 f303 	lsl.w	r3, r2, r3
 8001f34:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	401a      	ands	r2, r3
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	69db      	ldr	r3, [r3, #28]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d123      	bne.n	8001f98 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	401a      	ands	r2, r3
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f6e:	683a      	ldr	r2, [r7, #0]
 8001f70:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001f72:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	3248      	adds	r2, #72	@ 0x48
 8001f78:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001f8c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001f8e:	6979      	ldr	r1, [r7, #20]
 8001f90:	3348      	adds	r3, #72	@ 0x48
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	440b      	add	r3, r1
 8001f96:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	69db      	ldr	r3, [r3, #28]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d122      	bne.n	8001fe6 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001fa0:	697b      	ldr	r3, [r7, #20]
 8001fa2:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fbc:	683a      	ldr	r2, [r7, #0]
 8001fbe:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fc0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3248      	adds	r2, #72	@ 0x48
 8001fc6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fda:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fdc:	6979      	ldr	r1, [r7, #20]
 8001fde:	3348      	adds	r3, #72	@ 0x48
 8001fe0:	00db      	lsls	r3, r3, #3
 8001fe2:	440b      	add	r3, r1
 8001fe4:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	699b      	ldr	r3, [r3, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d109      	bne.n	8002002 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	401a      	ands	r2, r3
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8002000:	e007      	b.n	8002012 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	431a      	orrs	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d109      	bne.n	800202e <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	401a      	ands	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800202c:	e007      	b.n	800203e <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	431a      	orrs	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d107      	bne.n	8002056 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	431a      	orrs	r2, r3
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800205c:	f023 0201 	bic.w	r2, r3, #1
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002066:	2300      	movs	r3, #0
 8002068:	e006      	b.n	8002078 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800206e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
  }
}
 8002078:	4618      	mov	r0, r3
 800207a:	371c      	adds	r7, #28
 800207c:	46bd      	mov	sp, r7
 800207e:	bc80      	pop	{r7}
 8002080:	4770      	bx	lr
 8002082:	bf00      	nop
 8002084:	40006400 	.word	0x40006400

08002088 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002096:	b2db      	uxtb	r3, r3
 8002098:	2b01      	cmp	r3, #1
 800209a:	d12e      	bne.n	80020fa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2202      	movs	r2, #2
 80020a0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 0201 	bic.w	r2, r2, #1
 80020b2:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80020b4:	f7ff fb74 	bl	80017a0 <HAL_GetTick>
 80020b8:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020ba:	e012      	b.n	80020e2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020bc:	f7ff fb70 	bl	80017a0 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	2b0a      	cmp	r3, #10
 80020c8:	d90b      	bls.n	80020e2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ce:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2205      	movs	r2, #5
 80020da:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e012      	b.n	8002108 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d1e5      	bne.n	80020bc <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80020f6:	2300      	movs	r3, #0
 80020f8:	e006      	b.n	8002108 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020fe:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
  }
}
 8002108:	4618      	mov	r0, r3
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002110:	b480      	push	{r7}
 8002112:	b089      	sub	sp, #36	@ 0x24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
 800211c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002124:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800212e:	7ffb      	ldrb	r3, [r7, #31]
 8002130:	2b01      	cmp	r3, #1
 8002132:	d003      	beq.n	800213c <HAL_CAN_AddTxMessage+0x2c>
 8002134:	7ffb      	ldrb	r3, [r7, #31]
 8002136:	2b02      	cmp	r3, #2
 8002138:	f040 80ad 	bne.w	8002296 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d10a      	bne.n	800215c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800214c:	2b00      	cmp	r3, #0
 800214e:	d105      	bne.n	800215c <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 8095 	beq.w	8002286 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	0e1b      	lsrs	r3, r3, #24
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002166:	2201      	movs	r2, #1
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	409a      	lsls	r2, r3
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d10d      	bne.n	8002194 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002182:	68f9      	ldr	r1, [r7, #12]
 8002184:	6809      	ldr	r1, [r1, #0]
 8002186:	431a      	orrs	r2, r3
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	3318      	adds	r3, #24
 800218c:	011b      	lsls	r3, r3, #4
 800218e:	440b      	add	r3, r1
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	e00f      	b.n	80021b4 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800219a:	68bb      	ldr	r3, [r7, #8]
 800219c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800219e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021a4:	68f9      	ldr	r1, [r7, #12]
 80021a6:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80021a8:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	3318      	adds	r3, #24
 80021ae:	011b      	lsls	r3, r3, #4
 80021b0:	440b      	add	r3, r1
 80021b2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6819      	ldr	r1, [r3, #0]
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	691a      	ldr	r2, [r3, #16]
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	3318      	adds	r3, #24
 80021c0:	011b      	lsls	r3, r3, #4
 80021c2:	440b      	add	r3, r1
 80021c4:	3304      	adds	r3, #4
 80021c6:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	7d1b      	ldrb	r3, [r3, #20]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d111      	bne.n	80021f4 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	3318      	adds	r3, #24
 80021d8:	011b      	lsls	r3, r3, #4
 80021da:	4413      	add	r3, r2
 80021dc:	3304      	adds	r3, #4
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	6811      	ldr	r1, [r2, #0]
 80021e4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	3318      	adds	r3, #24
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	440b      	add	r3, r1
 80021f0:	3304      	adds	r3, #4
 80021f2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	3307      	adds	r3, #7
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	061a      	lsls	r2, r3, #24
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3306      	adds	r3, #6
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	041b      	lsls	r3, r3, #16
 8002204:	431a      	orrs	r2, r3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3305      	adds	r3, #5
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	4313      	orrs	r3, r2
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	3204      	adds	r2, #4
 8002214:	7812      	ldrb	r2, [r2, #0]
 8002216:	4610      	mov	r0, r2
 8002218:	68fa      	ldr	r2, [r7, #12]
 800221a:	6811      	ldr	r1, [r2, #0]
 800221c:	ea43 0200 	orr.w	r2, r3, r0
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	011b      	lsls	r3, r3, #4
 8002224:	440b      	add	r3, r1
 8002226:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800222a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3303      	adds	r3, #3
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	061a      	lsls	r2, r3, #24
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3302      	adds	r3, #2
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	041b      	lsls	r3, r3, #16
 800223c:	431a      	orrs	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3301      	adds	r3, #1
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	021b      	lsls	r3, r3, #8
 8002246:	4313      	orrs	r3, r2
 8002248:	687a      	ldr	r2, [r7, #4]
 800224a:	7812      	ldrb	r2, [r2, #0]
 800224c:	4610      	mov	r0, r2
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	6811      	ldr	r1, [r2, #0]
 8002252:	ea43 0200 	orr.w	r2, r3, r0
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	011b      	lsls	r3, r3, #4
 800225a:	440b      	add	r3, r1
 800225c:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8002260:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	3318      	adds	r3, #24
 800226a:	011b      	lsls	r3, r3, #4
 800226c:	4413      	add	r3, r2
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	68fa      	ldr	r2, [r7, #12]
 8002272:	6811      	ldr	r1, [r2, #0]
 8002274:	f043 0201 	orr.w	r2, r3, #1
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	3318      	adds	r3, #24
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	440b      	add	r3, r1
 8002280:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002282:	2300      	movs	r3, #0
 8002284:	e00e      	b.n	80022a4 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800228a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e006      	b.n	80022a4 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
  }
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3724      	adds	r7, #36	@ 0x24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bc80      	pop	{r7}
 80022ac:	4770      	bx	lr

080022ae <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b085      	sub	sp, #20
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022c0:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80022c2:	7afb      	ldrb	r3, [r7, #11]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d002      	beq.n	80022ce <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80022c8:	7afb      	ldrb	r3, [r7, #11]
 80022ca:	2b02      	cmp	r3, #2
 80022cc:	d11d      	bne.n	800230a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	3301      	adds	r3, #1
 80022e0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d002      	beq.n	80022f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3301      	adds	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d002      	beq.n	800230a <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	3301      	adds	r3, #1
 8002308:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800230a:	68fb      	ldr	r3, [r7, #12]
}
 800230c:	4618      	mov	r0, r3
 800230e:	3714      	adds	r7, #20
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002326:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002328:	7bfb      	ldrb	r3, [r7, #15]
 800232a:	2b01      	cmp	r3, #1
 800232c:	d002      	beq.n	8002334 <HAL_CAN_ActivateNotification+0x1e>
 800232e:	7bfb      	ldrb	r3, [r7, #15]
 8002330:	2b02      	cmp	r3, #2
 8002332:	d109      	bne.n	8002348 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6959      	ldr	r1, [r3, #20]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	430a      	orrs	r2, r1
 8002342:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002344:	2300      	movs	r3, #0
 8002346:	e006      	b.n	8002356 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
  }
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	@ 0x28
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002368:	2300      	movs	r3, #0
 800236a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800239c:	6a3b      	ldr	r3, [r7, #32]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d07c      	beq.n	80024a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	f003 0301 	and.w	r3, r3, #1
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d023      	beq.n	80023f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	2201      	movs	r2, #1
 80023b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d003      	beq.n	80023ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80023c2:	6878      	ldr	r0, [r7, #4]
 80023c4:	f000 f983 	bl	80026ce <HAL_CAN_TxMailbox0CompleteCallback>
 80023c8:	e016      	b.n	80023f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d004      	beq.n	80023de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80023d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24
 80023dc:	e00c      	b.n	80023f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	f003 0308 	and.w	r3, r3, #8
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d004      	beq.n	80023f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80023e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80023ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80023f0:	e002      	b.n	80023f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f000 f986 	bl	8002704 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d024      	beq.n	800244c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800240a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002412:	2b00      	cmp	r3, #0
 8002414:	d003      	beq.n	800241e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f962 	bl	80026e0 <HAL_CAN_TxMailbox1CompleteCallback>
 800241c:	e016      	b.n	800244c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002424:	2b00      	cmp	r3, #0
 8002426:	d004      	beq.n	8002432 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800242a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800242e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002430:	e00c      	b.n	800244c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002438:	2b00      	cmp	r3, #0
 800243a:	d004      	beq.n	8002446 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
 8002444:	e002      	b.n	800244c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f000 f965 	bl	8002716 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800244c:	69bb      	ldr	r3, [r7, #24]
 800244e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d024      	beq.n	80024a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800245e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d003      	beq.n	8002472 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f000 f941 	bl	80026f2 <HAL_CAN_TxMailbox2CompleteCallback>
 8002470:	e016      	b.n	80024a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d004      	beq.n	8002486 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002482:	627b      	str	r3, [r7, #36]	@ 0x24
 8002484:	e00c      	b.n	80024a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800248c:	2b00      	cmp	r3, #0
 800248e:	d004      	beq.n	800249a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002492:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002496:	627b      	str	r3, [r7, #36]	@ 0x24
 8002498:	e002      	b.n	80024a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800249a:	6878      	ldr	r0, [r7, #4]
 800249c:	f000 f944 	bl	8002728 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80024a0:	6a3b      	ldr	r3, [r7, #32]
 80024a2:	f003 0308 	and.w	r3, r3, #8
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00c      	beq.n	80024c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f003 0310 	and.w	r3, r3, #16
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d007      	beq.n	80024c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80024b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024ba:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2210      	movs	r2, #16
 80024c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d00b      	beq.n	80024e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f003 0308 	and.w	r3, r3, #8
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d006      	beq.n	80024e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	2208      	movs	r2, #8
 80024de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f000 f933 	bl	800274c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80024e6:	6a3b      	ldr	r3, [r7, #32]
 80024e8:	f003 0302 	and.w	r3, r3, #2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d009      	beq.n	8002504 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f003 0303 	and.w	r3, r3, #3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d002      	beq.n	8002504 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80024fe:	6878      	ldr	r0, [r7, #4]
 8002500:	f000 f91b 	bl	800273a <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800250a:	2b00      	cmp	r3, #0
 800250c:	d00c      	beq.n	8002528 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	f003 0310 	and.w	r3, r3, #16
 8002514:	2b00      	cmp	r3, #0
 8002516:	d007      	beq.n	8002528 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800251a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800251e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	2210      	movs	r2, #16
 8002526:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002528:	6a3b      	ldr	r3, [r7, #32]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00b      	beq.n	800254a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	2208      	movs	r2, #8
 8002542:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002544:	6878      	ldr	r0, [r7, #4]
 8002546:	f000 f913 	bl	8002770 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800254a:	6a3b      	ldr	r3, [r7, #32]
 800254c:	f003 0310 	and.w	r3, r3, #16
 8002550:	2b00      	cmp	r3, #0
 8002552:	d009      	beq.n	8002568 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d002      	beq.n	8002568 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f8fb 	bl	800275e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d00b      	beq.n	800258a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	f003 0310 	and.w	r3, r3, #16
 8002578:	2b00      	cmp	r3, #0
 800257a:	d006      	beq.n	800258a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2210      	movs	r2, #16
 8002582:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f000 f8fc 	bl	8002782 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800258a:	6a3b      	ldr	r3, [r7, #32]
 800258c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00b      	beq.n	80025ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	f003 0308 	and.w	r3, r3, #8
 800259a:	2b00      	cmp	r3, #0
 800259c:	d006      	beq.n	80025ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2208      	movs	r2, #8
 80025a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f000 f8f4 	bl	8002794 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80025ac:	6a3b      	ldr	r3, [r7, #32]
 80025ae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d07b      	beq.n	80026ae <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	f003 0304 	and.w	r3, r3, #4
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d072      	beq.n	80026a6 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d008      	beq.n	80025dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d003      	beq.n	80025dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80025d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80025dc:	6a3b      	ldr	r3, [r7, #32]
 80025de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d008      	beq.n	80025f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	f043 0302 	orr.w	r3, r3, #2
 80025f6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80025f8:	6a3b      	ldr	r3, [r7, #32]
 80025fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d008      	beq.n	8002614 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002608:	2b00      	cmp	r3, #0
 800260a:	d003      	beq.n	8002614 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800260c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260e:	f043 0304 	orr.w	r3, r3, #4
 8002612:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002614:	6a3b      	ldr	r3, [r7, #32]
 8002616:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800261a:	2b00      	cmp	r3, #0
 800261c:	d043      	beq.n	80026a6 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002624:	2b00      	cmp	r3, #0
 8002626:	d03e      	beq.n	80026a6 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800262e:	2b60      	cmp	r3, #96	@ 0x60
 8002630:	d02b      	beq.n	800268a <HAL_CAN_IRQHandler+0x32a>
 8002632:	2b60      	cmp	r3, #96	@ 0x60
 8002634:	d82e      	bhi.n	8002694 <HAL_CAN_IRQHandler+0x334>
 8002636:	2b50      	cmp	r3, #80	@ 0x50
 8002638:	d022      	beq.n	8002680 <HAL_CAN_IRQHandler+0x320>
 800263a:	2b50      	cmp	r3, #80	@ 0x50
 800263c:	d82a      	bhi.n	8002694 <HAL_CAN_IRQHandler+0x334>
 800263e:	2b40      	cmp	r3, #64	@ 0x40
 8002640:	d019      	beq.n	8002676 <HAL_CAN_IRQHandler+0x316>
 8002642:	2b40      	cmp	r3, #64	@ 0x40
 8002644:	d826      	bhi.n	8002694 <HAL_CAN_IRQHandler+0x334>
 8002646:	2b30      	cmp	r3, #48	@ 0x30
 8002648:	d010      	beq.n	800266c <HAL_CAN_IRQHandler+0x30c>
 800264a:	2b30      	cmp	r3, #48	@ 0x30
 800264c:	d822      	bhi.n	8002694 <HAL_CAN_IRQHandler+0x334>
 800264e:	2b10      	cmp	r3, #16
 8002650:	d002      	beq.n	8002658 <HAL_CAN_IRQHandler+0x2f8>
 8002652:	2b20      	cmp	r3, #32
 8002654:	d005      	beq.n	8002662 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002656:	e01d      	b.n	8002694 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800265a:	f043 0308 	orr.w	r3, r3, #8
 800265e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002660:	e019      	b.n	8002696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002664:	f043 0310 	orr.w	r3, r3, #16
 8002668:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800266a:	e014      	b.n	8002696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800266c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266e:	f043 0320 	orr.w	r3, r3, #32
 8002672:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002674:	e00f      	b.n	8002696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800267e:	e00a      	b.n	8002696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002682:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002686:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002688:	e005      	b.n	8002696 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800268a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002690:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002692:	e000      	b.n	8002696 <HAL_CAN_IRQHandler+0x336>
            break;
 8002694:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	699a      	ldr	r2, [r3, #24]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80026a4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2204      	movs	r2, #4
 80026ac:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80026ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d008      	beq.n	80026c6 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ba:	431a      	orrs	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f000 f870 	bl	80027a6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80026c6:	bf00      	nop
 80026c8:	3728      	adds	r7, #40	@ 0x28
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b083      	sub	sp, #12
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	bc80      	pop	{r7}
 80026de:	4770      	bx	lr

080026e0 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b083      	sub	sp, #12
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80026e8:	bf00      	nop
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr

080026f2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80026f2:	b480      	push	{r7}
 80026f4:	b083      	sub	sp, #12
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002704:	b480      	push	{r7}
 8002706:	b083      	sub	sp, #12
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800270c:	bf00      	nop
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr

08002716 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002716:	b480      	push	{r7}
 8002718:	b083      	sub	sp, #12
 800271a:	af00      	add	r7, sp, #0
 800271c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800271e:	bf00      	nop
 8002720:	370c      	adds	r7, #12
 8002722:	46bd      	mov	sp, r7
 8002724:	bc80      	pop	{r7}
 8002726:	4770      	bx	lr

08002728 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002730:	bf00      	nop
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	bc80      	pop	{r7}
 8002738:	4770      	bx	lr

0800273a <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800273a:	b480      	push	{r7}
 800273c:	b083      	sub	sp, #12
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002742:	bf00      	nop
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr

0800274c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr

0800275e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800275e:	b480      	push	{r7}
 8002760:	b083      	sub	sp, #12
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002766:	bf00      	nop
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	bc80      	pop	{r7}
 800276e:	4770      	bx	lr

08002770 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr

08002782 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002782:	b480      	push	{r7}
 8002784:	b083      	sub	sp, #12
 8002786:	af00      	add	r7, sp, #0
 8002788:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b083      	sub	sp, #12
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80027ae:	bf00      	nop
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr

080027b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	f003 0307 	and.w	r3, r3, #7
 80027c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027c8:	4b0c      	ldr	r3, [pc, #48]	@ (80027fc <__NVIC_SetPriorityGrouping+0x44>)
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027d4:	4013      	ands	r3, r2
 80027d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027ea:	4a04      	ldr	r2, [pc, #16]	@ (80027fc <__NVIC_SetPriorityGrouping+0x44>)
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	60d3      	str	r3, [r2, #12]
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	e000ed00 	.word	0xe000ed00

08002800 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002804:	4b04      	ldr	r3, [pc, #16]	@ (8002818 <__NVIC_GetPriorityGrouping+0x18>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	0a1b      	lsrs	r3, r3, #8
 800280a:	f003 0307 	and.w	r3, r3, #7
}
 800280e:	4618      	mov	r0, r3
 8002810:	46bd      	mov	sp, r7
 8002812:	bc80      	pop	{r7}
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop
 8002818:	e000ed00 	.word	0xe000ed00

0800281c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	4603      	mov	r3, r0
 8002824:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800282a:	2b00      	cmp	r3, #0
 800282c:	db0b      	blt.n	8002846 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	f003 021f 	and.w	r2, r3, #31
 8002834:	4906      	ldr	r1, [pc, #24]	@ (8002850 <__NVIC_EnableIRQ+0x34>)
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	2001      	movs	r0, #1
 800283e:	fa00 f202 	lsl.w	r2, r0, r2
 8002842:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr
 8002850:	e000e100 	.word	0xe000e100

08002854 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	6039      	str	r1, [r7, #0]
 800285e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002860:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002864:	2b00      	cmp	r3, #0
 8002866:	db0a      	blt.n	800287e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	b2da      	uxtb	r2, r3
 800286c:	490c      	ldr	r1, [pc, #48]	@ (80028a0 <__NVIC_SetPriority+0x4c>)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	0112      	lsls	r2, r2, #4
 8002874:	b2d2      	uxtb	r2, r2
 8002876:	440b      	add	r3, r1
 8002878:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800287c:	e00a      	b.n	8002894 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	b2da      	uxtb	r2, r3
 8002882:	4908      	ldr	r1, [pc, #32]	@ (80028a4 <__NVIC_SetPriority+0x50>)
 8002884:	79fb      	ldrb	r3, [r7, #7]
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	3b04      	subs	r3, #4
 800288c:	0112      	lsls	r2, r2, #4
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	440b      	add	r3, r1
 8002892:	761a      	strb	r2, [r3, #24]
}
 8002894:	bf00      	nop
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000e100 	.word	0xe000e100
 80028a4:	e000ed00 	.word	0xe000ed00

080028a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b089      	sub	sp, #36	@ 0x24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	f1c3 0307 	rsb	r3, r3, #7
 80028c2:	2b04      	cmp	r3, #4
 80028c4:	bf28      	it	cs
 80028c6:	2304      	movcs	r3, #4
 80028c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028ca:	69fb      	ldr	r3, [r7, #28]
 80028cc:	3304      	adds	r3, #4
 80028ce:	2b06      	cmp	r3, #6
 80028d0:	d902      	bls.n	80028d8 <NVIC_EncodePriority+0x30>
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	3b03      	subs	r3, #3
 80028d6:	e000      	b.n	80028da <NVIC_EncodePriority+0x32>
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028dc:	f04f 32ff 	mov.w	r2, #4294967295
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	fa02 f303 	lsl.w	r3, r2, r3
 80028e6:	43da      	mvns	r2, r3
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	401a      	ands	r2, r3
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028f0:	f04f 31ff 	mov.w	r1, #4294967295
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	fa01 f303 	lsl.w	r3, r1, r3
 80028fa:	43d9      	mvns	r1, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002900:	4313      	orrs	r3, r2
         );
}
 8002902:	4618      	mov	r0, r3
 8002904:	3724      	adds	r7, #36	@ 0x24
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	3b01      	subs	r3, #1
 8002918:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800291c:	d301      	bcc.n	8002922 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800291e:	2301      	movs	r3, #1
 8002920:	e00f      	b.n	8002942 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002922:	4a0a      	ldr	r2, [pc, #40]	@ (800294c <SysTick_Config+0x40>)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	3b01      	subs	r3, #1
 8002928:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800292a:	210f      	movs	r1, #15
 800292c:	f04f 30ff 	mov.w	r0, #4294967295
 8002930:	f7ff ff90 	bl	8002854 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002934:	4b05      	ldr	r3, [pc, #20]	@ (800294c <SysTick_Config+0x40>)
 8002936:	2200      	movs	r2, #0
 8002938:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800293a:	4b04      	ldr	r3, [pc, #16]	@ (800294c <SysTick_Config+0x40>)
 800293c:	2207      	movs	r2, #7
 800293e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	e000e010 	.word	0xe000e010

08002950 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff ff2d 	bl	80027b8 <__NVIC_SetPriorityGrouping>
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}

08002966 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002966:	b580      	push	{r7, lr}
 8002968:	b086      	sub	sp, #24
 800296a:	af00      	add	r7, sp, #0
 800296c:	4603      	mov	r3, r0
 800296e:	60b9      	str	r1, [r7, #8]
 8002970:	607a      	str	r2, [r7, #4]
 8002972:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002978:	f7ff ff42 	bl	8002800 <__NVIC_GetPriorityGrouping>
 800297c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	68b9      	ldr	r1, [r7, #8]
 8002982:	6978      	ldr	r0, [r7, #20]
 8002984:	f7ff ff90 	bl	80028a8 <NVIC_EncodePriority>
 8002988:	4602      	mov	r2, r0
 800298a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800298e:	4611      	mov	r1, r2
 8002990:	4618      	mov	r0, r3
 8002992:	f7ff ff5f 	bl	8002854 <__NVIC_SetPriority>
}
 8002996:	bf00      	nop
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800299e:	b580      	push	{r7, lr}
 80029a0:	b082      	sub	sp, #8
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	4603      	mov	r3, r0
 80029a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ff35 	bl	800281c <__NVIC_EnableIRQ>
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}

080029ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ba:	b580      	push	{r7, lr}
 80029bc:	b082      	sub	sp, #8
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f7ff ffa2 	bl	800290c <SysTick_Config>
 80029c8:	4603      	mov	r3, r0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
	...

080029d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029e2:	e16f      	b.n	8002cc4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	2101      	movs	r1, #1
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	fa01 f303 	lsl.w	r3, r1, r3
 80029f0:	4013      	ands	r3, r2
 80029f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	f000 8161 	beq.w	8002cbe <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 0303 	and.w	r3, r3, #3
 8002a04:	2b01      	cmp	r3, #1
 8002a06:	d005      	beq.n	8002a14 <HAL_GPIO_Init+0x40>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f003 0303 	and.w	r3, r3, #3
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d130      	bne.n	8002a76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	2203      	movs	r2, #3
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43db      	mvns	r3, r3
 8002a26:	693a      	ldr	r2, [r7, #16]
 8002a28:	4013      	ands	r3, r2
 8002a2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	005b      	lsls	r3, r3, #1
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	693a      	ldr	r2, [r7, #16]
 8002a42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4013      	ands	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	091b      	lsrs	r3, r3, #4
 8002a60:	f003 0201 	and.w	r2, r3, #1
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f003 0303 	and.w	r3, r3, #3
 8002a7e:	2b03      	cmp	r3, #3
 8002a80:	d017      	beq.n	8002ab2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	005b      	lsls	r3, r3, #1
 8002a8c:	2203      	movs	r2, #3
 8002a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a92:	43db      	mvns	r3, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4013      	ands	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	689a      	ldr	r2, [r3, #8]
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	693a      	ldr	r2, [r7, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	f003 0303 	and.w	r3, r3, #3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d123      	bne.n	8002b06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	08da      	lsrs	r2, r3, #3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	3208      	adds	r2, #8
 8002ac6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002acc:	697b      	ldr	r3, [r7, #20]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	fa02 f303 	lsl.w	r3, r2, r3
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	08da      	lsrs	r2, r3, #3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	3208      	adds	r2, #8
 8002b00:	6939      	ldr	r1, [r7, #16]
 8002b02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	2203      	movs	r2, #3
 8002b12:	fa02 f303 	lsl.w	r3, r2, r3
 8002b16:	43db      	mvns	r3, r3
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	4013      	ands	r3, r2
 8002b1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 0203 	and.w	r2, r3, #3
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	4313      	orrs	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	693a      	ldr	r2, [r7, #16]
 8002b38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	f000 80bb 	beq.w	8002cbe <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b48:	2300      	movs	r3, #0
 8002b4a:	60bb      	str	r3, [r7, #8]
 8002b4c:	4b64      	ldr	r3, [pc, #400]	@ (8002ce0 <HAL_GPIO_Init+0x30c>)
 8002b4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b50:	4a63      	ldr	r2, [pc, #396]	@ (8002ce0 <HAL_GPIO_Init+0x30c>)
 8002b52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b56:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b58:	4b61      	ldr	r3, [pc, #388]	@ (8002ce0 <HAL_GPIO_Init+0x30c>)
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002b64:	4a5f      	ldr	r2, [pc, #380]	@ (8002ce4 <HAL_GPIO_Init+0x310>)
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	089b      	lsrs	r3, r3, #2
 8002b6a:	3302      	adds	r3, #2
 8002b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	f003 0303 	and.w	r3, r3, #3
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	220f      	movs	r2, #15
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	4013      	ands	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a57      	ldr	r2, [pc, #348]	@ (8002ce8 <HAL_GPIO_Init+0x314>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d031      	beq.n	8002bf4 <HAL_GPIO_Init+0x220>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a56      	ldr	r2, [pc, #344]	@ (8002cec <HAL_GPIO_Init+0x318>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d02b      	beq.n	8002bf0 <HAL_GPIO_Init+0x21c>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a55      	ldr	r2, [pc, #340]	@ (8002cf0 <HAL_GPIO_Init+0x31c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d025      	beq.n	8002bec <HAL_GPIO_Init+0x218>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	4a54      	ldr	r2, [pc, #336]	@ (8002cf4 <HAL_GPIO_Init+0x320>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d01f      	beq.n	8002be8 <HAL_GPIO_Init+0x214>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a53      	ldr	r2, [pc, #332]	@ (8002cf8 <HAL_GPIO_Init+0x324>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d019      	beq.n	8002be4 <HAL_GPIO_Init+0x210>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a52      	ldr	r2, [pc, #328]	@ (8002cfc <HAL_GPIO_Init+0x328>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d013      	beq.n	8002be0 <HAL_GPIO_Init+0x20c>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a51      	ldr	r2, [pc, #324]	@ (8002d00 <HAL_GPIO_Init+0x32c>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d00d      	beq.n	8002bdc <HAL_GPIO_Init+0x208>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a50      	ldr	r2, [pc, #320]	@ (8002d04 <HAL_GPIO_Init+0x330>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d007      	beq.n	8002bd8 <HAL_GPIO_Init+0x204>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a4f      	ldr	r2, [pc, #316]	@ (8002d08 <HAL_GPIO_Init+0x334>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_GPIO_Init+0x200>
 8002bd0:	2308      	movs	r3, #8
 8002bd2:	e010      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002bd4:	2309      	movs	r3, #9
 8002bd6:	e00e      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002bd8:	2307      	movs	r3, #7
 8002bda:	e00c      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002bdc:	2306      	movs	r3, #6
 8002bde:	e00a      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002be0:	2305      	movs	r3, #5
 8002be2:	e008      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002be4:	2304      	movs	r3, #4
 8002be6:	e006      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002be8:	2303      	movs	r3, #3
 8002bea:	e004      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002bec:	2302      	movs	r3, #2
 8002bee:	e002      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e000      	b.n	8002bf6 <HAL_GPIO_Init+0x222>
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	f002 0203 	and.w	r2, r2, #3
 8002bfc:	0092      	lsls	r2, r2, #2
 8002bfe:	4093      	lsls	r3, r2
 8002c00:	461a      	mov	r2, r3
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c08:	4936      	ldr	r1, [pc, #216]	@ (8002ce4 <HAL_GPIO_Init+0x310>)
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	089b      	lsrs	r3, r3, #2
 8002c0e:	3302      	adds	r3, #2
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c16:	4b3d      	ldr	r3, [pc, #244]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	43db      	mvns	r3, r3
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	4013      	ands	r3, r2
 8002c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002c32:	693a      	ldr	r2, [r7, #16]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	4313      	orrs	r3, r2
 8002c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c3a:	4a34      	ldr	r2, [pc, #208]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c40:	4b32      	ldr	r3, [pc, #200]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	693a      	ldr	r2, [r7, #16]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d003      	beq.n	8002c64 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002c64:	4a29      	ldr	r2, [pc, #164]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c6a:	4b28      	ldr	r3, [pc, #160]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	43db      	mvns	r3, r3
 8002c74:	693a      	ldr	r2, [r7, #16]
 8002c76:	4013      	ands	r3, r2
 8002c78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c94:	4b1d      	ldr	r3, [pc, #116]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	693a      	ldr	r2, [r7, #16]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d003      	beq.n	8002cb8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002cb8:	4a14      	ldr	r2, [pc, #80]	@ (8002d0c <HAL_GPIO_Init+0x338>)
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	fa22 f303 	lsr.w	r3, r2, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	f47f ae88 	bne.w	80029e4 <HAL_GPIO_Init+0x10>
  }
}
 8002cd4:	bf00      	nop
 8002cd6:	bf00      	nop
 8002cd8:	371c      	adds	r7, #28
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bc80      	pop	{r7}
 8002cde:	4770      	bx	lr
 8002ce0:	40023800 	.word	0x40023800
 8002ce4:	40013800 	.word	0x40013800
 8002ce8:	40020000 	.word	0x40020000
 8002cec:	40020400 	.word	0x40020400
 8002cf0:	40020800 	.word	0x40020800
 8002cf4:	40020c00 	.word	0x40020c00
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	40021400 	.word	0x40021400
 8002d00:	40021800 	.word	0x40021800
 8002d04:	40021c00 	.word	0x40021c00
 8002d08:	40022000 	.word	0x40022000
 8002d0c:	40013c00 	.word	0x40013c00

08002d10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	460b      	mov	r3, r1
 8002d1a:	807b      	strh	r3, [r7, #2]
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d20:	787b      	ldrb	r3, [r7, #1]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d003      	beq.n	8002d2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d26:	887a      	ldrh	r2, [r7, #2]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d2c:	e003      	b.n	8002d36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d2e:	887b      	ldrh	r3, [r7, #2]
 8002d30:	041a      	lsls	r2, r3, #16
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	619a      	str	r2, [r3, #24]
}
 8002d36:	bf00      	nop
 8002d38:	370c      	adds	r7, #12
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bc80      	pop	{r7}
 8002d3e:	4770      	bx	lr

08002d40 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	695b      	ldr	r3, [r3, #20]
 8002d50:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d52:	887a      	ldrh	r2, [r7, #2]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	4013      	ands	r3, r2
 8002d58:	041a      	lsls	r2, r3, #16
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	43d9      	mvns	r1, r3
 8002d5e:	887b      	ldrh	r3, [r7, #2]
 8002d60:	400b      	ands	r3, r1
 8002d62:	431a      	orrs	r2, r3
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	619a      	str	r2, [r3, #24]
}
 8002d68:	bf00      	nop
 8002d6a:	3714      	adds	r7, #20
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bc80      	pop	{r7}
 8002d70:	4770      	bx	lr

08002d72 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b086      	sub	sp, #24
 8002d76:	af02      	add	r7, sp, #8
 8002d78:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d101      	bne.n	8002d84 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e101      	b.n	8002f88 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d106      	bne.n	8002da4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	f006 fb8e 	bl	80094c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2203      	movs	r2, #3
 8002da8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002db2:	d102      	bne.n	8002dba <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f003 fbe6 	bl	8006590 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	7c1a      	ldrb	r2, [r3, #16]
 8002dcc:	f88d 2000 	strb.w	r2, [sp]
 8002dd0:	3304      	adds	r3, #4
 8002dd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dd4:	f003 fad0 	bl	8006378 <USB_CoreInit>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d005      	beq.n	8002dea <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2202      	movs	r2, #2
 8002de2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e0ce      	b.n	8002f88 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2100      	movs	r1, #0
 8002df0:	4618      	mov	r0, r3
 8002df2:	f003 fbdd 	bl	80065b0 <USB_SetCurrentMode>
 8002df6:	4603      	mov	r3, r0
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d005      	beq.n	8002e08 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2202      	movs	r2, #2
 8002e00:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e0bf      	b.n	8002f88 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e08:	2300      	movs	r3, #0
 8002e0a:	73fb      	strb	r3, [r7, #15]
 8002e0c:	e04a      	b.n	8002ea4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002e0e:	7bfa      	ldrb	r2, [r7, #15]
 8002e10:	6879      	ldr	r1, [r7, #4]
 8002e12:	4613      	mov	r3, r2
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	4413      	add	r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	440b      	add	r3, r1
 8002e1c:	3315      	adds	r3, #21
 8002e1e:	2201      	movs	r2, #1
 8002e20:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002e22:	7bfa      	ldrb	r2, [r7, #15]
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	4613      	mov	r3, r2
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	4413      	add	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	3314      	adds	r3, #20
 8002e32:	7bfa      	ldrb	r2, [r7, #15]
 8002e34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002e36:	7bfa      	ldrb	r2, [r7, #15]
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	b298      	uxth	r0, r3
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	4413      	add	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	332e      	adds	r3, #46	@ 0x2e
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002e4e:	7bfa      	ldrb	r2, [r7, #15]
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	4613      	mov	r3, r2
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	4413      	add	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	3318      	adds	r3, #24
 8002e5e:	2200      	movs	r2, #0
 8002e60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002e62:	7bfa      	ldrb	r2, [r7, #15]
 8002e64:	6879      	ldr	r1, [r7, #4]
 8002e66:	4613      	mov	r3, r2
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	440b      	add	r3, r1
 8002e70:	331c      	adds	r3, #28
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002e76:	7bfa      	ldrb	r2, [r7, #15]
 8002e78:	6879      	ldr	r1, [r7, #4]
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	4413      	add	r3, r2
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	440b      	add	r3, r1
 8002e84:	3320      	adds	r3, #32
 8002e86:	2200      	movs	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002e8a:	7bfa      	ldrb	r2, [r7, #15]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	00db      	lsls	r3, r3, #3
 8002e92:	4413      	add	r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3324      	adds	r3, #36	@ 0x24
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	73fb      	strb	r3, [r7, #15]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	791b      	ldrb	r3, [r3, #4]
 8002ea8:	7bfa      	ldrb	r2, [r7, #15]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	d3af      	bcc.n	8002e0e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002eae:	2300      	movs	r3, #0
 8002eb0:	73fb      	strb	r3, [r7, #15]
 8002eb2:	e044      	b.n	8002f3e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002eb4:	7bfa      	ldrb	r2, [r7, #15]
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	4613      	mov	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	4413      	add	r3, r2
 8002ebe:	009b      	lsls	r3, r3, #2
 8002ec0:	440b      	add	r3, r1
 8002ec2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002eca:	7bfa      	ldrb	r2, [r7, #15]
 8002ecc:	6879      	ldr	r1, [r7, #4]
 8002ece:	4613      	mov	r3, r2
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	4413      	add	r3, r2
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	440b      	add	r3, r1
 8002ed8:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002edc:	7bfa      	ldrb	r2, [r7, #15]
 8002ede:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002ee0:	7bfa      	ldrb	r2, [r7, #15]
 8002ee2:	6879      	ldr	r1, [r7, #4]
 8002ee4:	4613      	mov	r3, r2
 8002ee6:	00db      	lsls	r3, r3, #3
 8002ee8:	4413      	add	r3, r2
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	440b      	add	r3, r1
 8002eee:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002ef6:	7bfa      	ldrb	r2, [r7, #15]
 8002ef8:	6879      	ldr	r1, [r7, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	4413      	add	r3, r2
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	440b      	add	r3, r1
 8002f04:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002f0c:	7bfa      	ldrb	r2, [r7, #15]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	00db      	lsls	r3, r3, #3
 8002f14:	4413      	add	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002f22:	7bfa      	ldrb	r2, [r7, #15]
 8002f24:	6879      	ldr	r1, [r7, #4]
 8002f26:	4613      	mov	r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	4413      	add	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	440b      	add	r3, r1
 8002f30:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002f34:	2200      	movs	r2, #0
 8002f36:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	73fb      	strb	r3, [r7, #15]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	791b      	ldrb	r3, [r3, #4]
 8002f42:	7bfa      	ldrb	r2, [r7, #15]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d3b5      	bcc.n	8002eb4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6818      	ldr	r0, [r3, #0]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	7c1a      	ldrb	r2, [r3, #16]
 8002f50:	f88d 2000 	strb.w	r2, [sp]
 8002f54:	3304      	adds	r3, #4
 8002f56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f58:	f003 fb76 	bl	8006648 <USB_DevInit>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d005      	beq.n	8002f6e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2202      	movs	r2, #2
 8002f66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e00c      	b.n	8002f88 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f004 fbad 	bl	80076e0 <USB_DevDisconnect>

  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f9e:	2b01      	cmp	r3, #1
 8002fa0:	d101      	bne.n	8002fa6 <HAL_PCD_Start+0x16>
 8002fa2:	2302      	movs	r3, #2
 8002fa4:	e012      	b.n	8002fcc <HAL_PCD_Start+0x3c>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2201      	movs	r2, #1
 8002faa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f003 fadc 	bl	8006570 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f004 fb6f 	bl	80076a0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3708      	adds	r7, #8
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}

08002fd4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002fd4:	b590      	push	{r4, r7, lr}
 8002fd6:	b08d      	sub	sp, #52	@ 0x34
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fe2:	6a3b      	ldr	r3, [r7, #32]
 8002fe4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f004 fc26 	bl	800783c <USB_GetMode>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	f040 847e 	bne.w	80038f4 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f004 fb8f 	bl	8007720 <USB_ReadInterrupts>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 8474 	beq.w	80038f2 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	0a1b      	lsrs	r3, r3, #8
 8003014:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4618      	mov	r0, r3
 8003024:	f004 fb7c 	bl	8007720 <USB_ReadInterrupts>
 8003028:	4603      	mov	r3, r0
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	2b02      	cmp	r3, #2
 8003030:	d107      	bne.n	8003042 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	695a      	ldr	r2, [r3, #20]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f002 0202 	and.w	r2, r2, #2
 8003040:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f004 fb6a 	bl	8007720 <USB_ReadInterrupts>
 800304c:	4603      	mov	r3, r0
 800304e:	f003 0310 	and.w	r3, r3, #16
 8003052:	2b10      	cmp	r3, #16
 8003054:	d161      	bne.n	800311a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	699a      	ldr	r2, [r3, #24]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 0210 	bic.w	r2, r2, #16
 8003064:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	6a1b      	ldr	r3, [r3, #32]
 800306a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800306c:	69bb      	ldr	r3, [r7, #24]
 800306e:	f003 020f 	and.w	r2, r3, #15
 8003072:	4613      	mov	r3, r2
 8003074:	00db      	lsls	r3, r3, #3
 8003076:	4413      	add	r3, r2
 8003078:	009b      	lsls	r3, r3, #2
 800307a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	4413      	add	r3, r2
 8003082:	3304      	adds	r3, #4
 8003084:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800308c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003090:	d124      	bne.n	80030dc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d035      	beq.n	800310a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	091b      	lsrs	r3, r3, #4
 80030a6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80030a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	461a      	mov	r2, r3
 80030b0:	6a38      	ldr	r0, [r7, #32]
 80030b2:	f004 f9a7 	bl	8007404 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	091b      	lsrs	r3, r3, #4
 80030be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030c2:	441a      	add	r2, r3
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	695a      	ldr	r2, [r3, #20]
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	091b      	lsrs	r3, r3, #4
 80030d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80030d4:	441a      	add	r2, r3
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	615a      	str	r2, [r3, #20]
 80030da:	e016      	b.n	800310a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80030e2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80030e6:	d110      	bne.n	800310a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80030ee:	2208      	movs	r2, #8
 80030f0:	4619      	mov	r1, r3
 80030f2:	6a38      	ldr	r0, [r7, #32]
 80030f4:	f004 f986 	bl	8007404 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	695a      	ldr	r2, [r3, #20]
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	091b      	lsrs	r3, r3, #4
 8003100:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003104:	441a      	add	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	699a      	ldr	r2, [r3, #24]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0210 	orr.w	r2, r2, #16
 8003118:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f004 fafe 	bl	8007720 <USB_ReadInterrupts>
 8003124:	4603      	mov	r3, r0
 8003126:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800312a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800312e:	f040 80a7 	bne.w	8003280 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f004 fb02 	bl	8007744 <USB_ReadDevAllOutEpInterrupt>
 8003140:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003142:	e099      	b.n	8003278 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 808e 	beq.w	800326c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003156:	b2d2      	uxtb	r2, r2
 8003158:	4611      	mov	r1, r2
 800315a:	4618      	mov	r0, r3
 800315c:	f004 fb24 	bl	80077a8 <USB_ReadDevOutEPInterrupt>
 8003160:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00c      	beq.n	8003186 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800316c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316e:	015a      	lsls	r2, r3, #5
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	4413      	add	r3, r2
 8003174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003178:	461a      	mov	r2, r3
 800317a:	2301      	movs	r3, #1
 800317c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800317e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 fe93 	bl	8003eac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	f003 0308 	and.w	r3, r3, #8
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00c      	beq.n	80031aa <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003192:	015a      	lsls	r2, r3, #5
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	4413      	add	r3, r2
 8003198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800319c:	461a      	mov	r2, r3
 800319e:	2308      	movs	r3, #8
 80031a0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80031a2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80031a4:	6878      	ldr	r0, [r7, #4]
 80031a6:	f000 ff69 	bl	800407c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	f003 0310 	and.w	r3, r3, #16
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80031b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b6:	015a      	lsls	r2, r3, #5
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	4413      	add	r3, r2
 80031bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80031c0:	461a      	mov	r2, r3
 80031c2:	2310      	movs	r3, #16
 80031c4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d030      	beq.n	8003232 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80031d0:	6a3b      	ldr	r3, [r7, #32]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d8:	2b80      	cmp	r3, #128	@ 0x80
 80031da:	d109      	bne.n	80031f0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	69fa      	ldr	r2, [r7, #28]
 80031e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80031ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031ee:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80031f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031f2:	4613      	mov	r3, r2
 80031f4:	00db      	lsls	r3, r3, #3
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	4413      	add	r3, r2
 8003202:	3304      	adds	r3, #4
 8003204:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	78db      	ldrb	r3, [r3, #3]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d108      	bne.n	8003220 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	2200      	movs	r2, #0
 8003212:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003216:	b2db      	uxtb	r3, r3
 8003218:	4619      	mov	r1, r3
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f006 fa64 	bl	80096e8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003222:	015a      	lsls	r2, r3, #5
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	4413      	add	r3, r2
 8003228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800322c:	461a      	mov	r2, r3
 800322e:	2302      	movs	r3, #2
 8003230:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	f003 0320 	and.w	r3, r3, #32
 8003238:	2b00      	cmp	r3, #0
 800323a:	d008      	beq.n	800324e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800323c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323e:	015a      	lsls	r2, r3, #5
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	4413      	add	r3, r2
 8003244:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003248:	461a      	mov	r2, r3
 800324a:	2320      	movs	r3, #32
 800324c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d009      	beq.n	800326c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325a:	015a      	lsls	r2, r3, #5
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	4413      	add	r3, r2
 8003260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003264:	461a      	mov	r2, r3
 8003266:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800326a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	3301      	adds	r3, #1
 8003270:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003274:	085b      	lsrs	r3, r3, #1
 8003276:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800327a:	2b00      	cmp	r3, #0
 800327c:	f47f af62 	bne.w	8003144 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f004 fa4b 	bl	8007720 <USB_ReadInterrupts>
 800328a:	4603      	mov	r3, r0
 800328c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003290:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003294:	f040 80db 	bne.w	800344e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4618      	mov	r0, r3
 800329e:	f004 fa6a 	bl	8007776 <USB_ReadDevAllInEpInterrupt>
 80032a2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80032a4:	2300      	movs	r3, #0
 80032a6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80032a8:	e0cd      	b.n	8003446 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80032aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	f000 80c2 	beq.w	800343a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032bc:	b2d2      	uxtb	r2, r2
 80032be:	4611      	mov	r1, r2
 80032c0:	4618      	mov	r0, r3
 80032c2:	f004 fa8e 	bl	80077e2 <USB_ReadDevInEPInterrupt>
 80032c6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f003 0301 	and.w	r3, r3, #1
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d057      	beq.n	8003382 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	f003 030f 	and.w	r3, r3, #15
 80032d8:	2201      	movs	r2, #1
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80032e6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	43db      	mvns	r3, r3
 80032ec:	69f9      	ldr	r1, [r7, #28]
 80032ee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80032f2:	4013      	ands	r3, r2
 80032f4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80032f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f8:	015a      	lsls	r2, r3, #5
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	4413      	add	r3, r2
 80032fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003302:	461a      	mov	r2, r3
 8003304:	2301      	movs	r3, #1
 8003306:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	799b      	ldrb	r3, [r3, #6]
 800330c:	2b01      	cmp	r3, #1
 800330e:	d132      	bne.n	8003376 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003314:	4613      	mov	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	3320      	adds	r3, #32
 8003320:	6819      	ldr	r1, [r3, #0]
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003326:	4613      	mov	r3, r2
 8003328:	00db      	lsls	r3, r3, #3
 800332a:	4413      	add	r3, r2
 800332c:	009b      	lsls	r3, r3, #2
 800332e:	4403      	add	r3, r0
 8003330:	331c      	adds	r3, #28
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4419      	add	r1, r3
 8003336:	6878      	ldr	r0, [r7, #4]
 8003338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800333a:	4613      	mov	r3, r2
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	4413      	add	r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	4403      	add	r3, r0
 8003344:	3320      	adds	r3, #32
 8003346:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334a:	2b00      	cmp	r3, #0
 800334c:	d113      	bne.n	8003376 <HAL_PCD_IRQHandler+0x3a2>
 800334e:	6879      	ldr	r1, [r7, #4]
 8003350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003352:	4613      	mov	r3, r2
 8003354:	00db      	lsls	r3, r3, #3
 8003356:	4413      	add	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	3324      	adds	r3, #36	@ 0x24
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d108      	bne.n	8003376 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800336e:	461a      	mov	r2, r3
 8003370:	2101      	movs	r1, #1
 8003372:	f004 fa93 	bl	800789c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	b2db      	uxtb	r3, r3
 800337a:	4619      	mov	r1, r3
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f006 f92e 	bl	80095de <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f003 0308 	and.w	r3, r3, #8
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800338c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800338e:	015a      	lsls	r2, r3, #5
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	4413      	add	r3, r2
 8003394:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003398:	461a      	mov	r2, r3
 800339a:	2308      	movs	r3, #8
 800339c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	f003 0310 	and.w	r3, r3, #16
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d008      	beq.n	80033ba <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80033a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033aa:	015a      	lsls	r2, r3, #5
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033b4:	461a      	mov	r2, r3
 80033b6:	2310      	movs	r3, #16
 80033b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d008      	beq.n	80033d6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80033c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c6:	015a      	lsls	r2, r3, #5
 80033c8:	69fb      	ldr	r3, [r7, #28]
 80033ca:	4413      	add	r3, r2
 80033cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80033d0:	461a      	mov	r2, r3
 80033d2:	2340      	movs	r3, #64	@ 0x40
 80033d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d023      	beq.n	8003428 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80033e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033e2:	6a38      	ldr	r0, [r7, #32]
 80033e4:	f003 fa94 	bl	8006910 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80033e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033ea:	4613      	mov	r3, r2
 80033ec:	00db      	lsls	r3, r3, #3
 80033ee:	4413      	add	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	3310      	adds	r3, #16
 80033f4:	687a      	ldr	r2, [r7, #4]
 80033f6:	4413      	add	r3, r2
 80033f8:	3304      	adds	r3, #4
 80033fa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	78db      	ldrb	r3, [r3, #3]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d108      	bne.n	8003416 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	2200      	movs	r2, #0
 8003408:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	b2db      	uxtb	r3, r3
 800340e:	4619      	mov	r1, r3
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f006 f97b 	bl	800970c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	015a      	lsls	r2, r3, #5
 800341a:	69fb      	ldr	r3, [r7, #28]
 800341c:	4413      	add	r3, r2
 800341e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003422:	461a      	mov	r2, r3
 8003424:	2302      	movs	r3, #2
 8003426:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003432:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f000 fcac 	bl	8003d92 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800343a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800343c:	3301      	adds	r3, #1
 800343e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003442:	085b      	lsrs	r3, r3, #1
 8003444:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003448:	2b00      	cmp	r3, #0
 800344a:	f47f af2e 	bne.w	80032aa <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4618      	mov	r0, r3
 8003454:	f004 f964 	bl	8007720 <USB_ReadInterrupts>
 8003458:	4603      	mov	r3, r0
 800345a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800345e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003462:	d114      	bne.n	800348e <HAL_PCD_IRQHandler+0x4ba>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	69fa      	ldr	r2, [r7, #28]
 800346e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003472:	f023 0301 	bic.w	r3, r3, #1
 8003476:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f006 f927 	bl	80096cc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	695a      	ldr	r2, [r3, #20]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800348c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4618      	mov	r0, r3
 8003494:	f004 f944 	bl	8007720 <USB_ReadInterrupts>
 8003498:	4603      	mov	r3, r0
 800349a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800349e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80034a2:	d112      	bne.n	80034ca <HAL_PCD_IRQHandler+0x4f6>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d102      	bne.n	80034ba <HAL_PCD_IRQHandler+0x4e6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f006 f8e3 	bl	8009680 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	695a      	ldr	r2, [r3, #20]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80034c8:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f004 f926 	bl	8007720 <USB_ReadInterrupts>
 80034d4:	4603      	mov	r3, r0
 80034d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034de:	f040 80b7 	bne.w	8003650 <HAL_PCD_IRQHandler+0x67c>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80034e2:	69fb      	ldr	r3, [r7, #28]
 80034e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	69fa      	ldr	r2, [r7, #28]
 80034ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80034f0:	f023 0301 	bic.w	r3, r3, #1
 80034f4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2110      	movs	r1, #16
 80034fc:	4618      	mov	r0, r3
 80034fe:	f003 fa07 	bl	8006910 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003502:	2300      	movs	r3, #0
 8003504:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003506:	e046      	b.n	8003596 <HAL_PCD_IRQHandler+0x5c2>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800350a:	015a      	lsls	r2, r3, #5
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	4413      	add	r3, r2
 8003510:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003514:	461a      	mov	r2, r3
 8003516:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800351a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800351c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800351e:	015a      	lsls	r2, r3, #5
 8003520:	69fb      	ldr	r3, [r7, #28]
 8003522:	4413      	add	r3, r2
 8003524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800352c:	0151      	lsls	r1, r2, #5
 800352e:	69fa      	ldr	r2, [r7, #28]
 8003530:	440a      	add	r2, r1
 8003532:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003536:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800353a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800353c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353e:	015a      	lsls	r2, r3, #5
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	4413      	add	r3, r2
 8003544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003548:	461a      	mov	r2, r3
 800354a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800354e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003552:	015a      	lsls	r2, r3, #5
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	4413      	add	r3, r2
 8003558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003560:	0151      	lsls	r1, r2, #5
 8003562:	69fa      	ldr	r2, [r7, #28]
 8003564:	440a      	add	r2, r1
 8003566:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800356a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800356e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003572:	015a      	lsls	r2, r3, #5
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	4413      	add	r3, r2
 8003578:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003580:	0151      	lsls	r1, r2, #5
 8003582:	69fa      	ldr	r2, [r7, #28]
 8003584:	440a      	add	r2, r1
 8003586:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800358a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800358e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003590:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003592:	3301      	adds	r3, #1
 8003594:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	791b      	ldrb	r3, [r3, #4]
 800359a:	461a      	mov	r2, r3
 800359c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800359e:	4293      	cmp	r3, r2
 80035a0:	d3b2      	bcc.n	8003508 <HAL_PCD_IRQHandler+0x534>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	69fa      	ldr	r2, [r7, #28]
 80035ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035b0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80035b4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	7bdb      	ldrb	r3, [r3, #15]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d016      	beq.n	80035ec <HAL_PCD_IRQHandler+0x618>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80035c8:	69fa      	ldr	r2, [r7, #28]
 80035ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035ce:	f043 030b 	orr.w	r3, r3, #11
 80035d2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035de:	69fa      	ldr	r2, [r7, #28]
 80035e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035e4:	f043 030b 	orr.w	r3, r3, #11
 80035e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80035ea:	e015      	b.n	8003618 <HAL_PCD_IRQHandler+0x644>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	69fa      	ldr	r2, [r7, #28]
 80035f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80035fe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003602:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003604:	69fb      	ldr	r3, [r7, #28]
 8003606:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	69fa      	ldr	r2, [r7, #28]
 800360e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003612:	f043 030b 	orr.w	r3, r3, #11
 8003616:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	69fa      	ldr	r2, [r7, #28]
 8003622:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003626:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800362a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6818      	ldr	r0, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800363a:	461a      	mov	r2, r3
 800363c:	f004 f92e 	bl	800789c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695a      	ldr	r2, [r3, #20]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800364e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4618      	mov	r0, r3
 8003656:	f004 f863 	bl	8007720 <USB_ReadInterrupts>
 800365a:	4603      	mov	r3, r0
 800365c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003660:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003664:	d123      	bne.n	80036ae <HAL_PCD_IRQHandler+0x6da>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f004 f8f3 	bl	8007856 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4618      	mov	r0, r3
 8003676:	f003 f9c1 	bl	80069fc <USB_GetDevSpeed>
 800367a:	4603      	mov	r3, r0
 800367c:	461a      	mov	r2, r3
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681c      	ldr	r4, [r3, #0]
 8003686:	f001 f99b 	bl	80049c0 <HAL_RCC_GetHCLKFreq>
 800368a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003690:	461a      	mov	r2, r3
 8003692:	4620      	mov	r0, r4
 8003694:	f002 feca 	bl	800642c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f005 ffc8 	bl	800962e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	695a      	ldr	r2, [r3, #20]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80036ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f004 f834 	bl	8007720 <USB_ReadInterrupts>
 80036b8:	4603      	mov	r3, r0
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b08      	cmp	r3, #8
 80036c0:	d10a      	bne.n	80036d8 <HAL_PCD_IRQHandler+0x704>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f005 ffa5 	bl	8009612 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	695a      	ldr	r2, [r3, #20]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f002 0208 	and.w	r2, r2, #8
 80036d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f004 f81f 	bl	8007720 <USB_ReadInterrupts>
 80036e2:	4603      	mov	r3, r0
 80036e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036e8:	2b80      	cmp	r3, #128	@ 0x80
 80036ea:	d123      	bne.n	8003734 <HAL_PCD_IRQHandler+0x760>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80036ec:	6a3b      	ldr	r3, [r7, #32]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80036f4:	6a3b      	ldr	r3, [r7, #32]
 80036f6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80036f8:	2301      	movs	r3, #1
 80036fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80036fc:	e014      	b.n	8003728 <HAL_PCD_IRQHandler+0x754>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	440b      	add	r3, r1
 800370c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d105      	bne.n	8003722 <HAL_PCD_IRQHandler+0x74e>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003718:	b2db      	uxtb	r3, r3
 800371a:	4619      	mov	r1, r3
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f000 fb07 	bl	8003d30 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003724:	3301      	adds	r3, #1
 8003726:	627b      	str	r3, [r7, #36]	@ 0x24
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	791b      	ldrb	r3, [r3, #4]
 800372c:	461a      	mov	r2, r3
 800372e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003730:	4293      	cmp	r3, r2
 8003732:	d3e4      	bcc.n	80036fe <HAL_PCD_IRQHandler+0x72a>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4618      	mov	r0, r3
 800373a:	f003 fff1 	bl	8007720 <USB_ReadInterrupts>
 800373e:	4603      	mov	r3, r0
 8003740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003744:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003748:	d13c      	bne.n	80037c4 <HAL_PCD_IRQHandler+0x7f0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800374a:	2301      	movs	r3, #1
 800374c:	627b      	str	r3, [r7, #36]	@ 0x24
 800374e:	e02b      	b.n	80037a8 <HAL_PCD_IRQHandler+0x7d4>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003752:	015a      	lsls	r2, r3, #5
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	4413      	add	r3, r2
 8003758:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003760:	6879      	ldr	r1, [r7, #4]
 8003762:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003764:	4613      	mov	r3, r2
 8003766:	00db      	lsls	r3, r3, #3
 8003768:	4413      	add	r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	440b      	add	r3, r1
 800376e:	3318      	adds	r3, #24
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d115      	bne.n	80037a2 <HAL_PCD_IRQHandler+0x7ce>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003776:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003778:	2b00      	cmp	r3, #0
 800377a:	da12      	bge.n	80037a2 <HAL_PCD_IRQHandler+0x7ce>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003780:	4613      	mov	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	3317      	adds	r3, #23
 800378c:	2201      	movs	r2, #1
 800378e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003792:	b2db      	uxtb	r3, r3
 8003794:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003798:	b2db      	uxtb	r3, r3
 800379a:	4619      	mov	r1, r3
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 fac7 	bl	8003d30 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037a4:	3301      	adds	r3, #1
 80037a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	791b      	ldrb	r3, [r3, #4]
 80037ac:	461a      	mov	r2, r3
 80037ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d3cd      	bcc.n	8003750 <HAL_PCD_IRQHandler+0x77c>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	695a      	ldr	r2, [r3, #20]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80037c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f003 ffa9 	bl	8007720 <USB_ReadInterrupts>
 80037ce:	4603      	mov	r3, r0
 80037d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037d8:	d156      	bne.n	8003888 <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80037da:	2301      	movs	r3, #1
 80037dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80037de:	e045      	b.n	800386c <HAL_PCD_IRQHandler+0x898>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80037e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037e2:	015a      	lsls	r2, r3, #5
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	4413      	add	r3, r2
 80037e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037f4:	4613      	mov	r3, r2
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	4413      	add	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	440b      	add	r3, r1
 80037fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003802:	781b      	ldrb	r3, [r3, #0]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d12e      	bne.n	8003866 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003808:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800380a:	2b00      	cmp	r3, #0
 800380c:	da2b      	bge.n	8003866 <HAL_PCD_IRQHandler+0x892>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800381a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800381e:	429a      	cmp	r2, r3
 8003820:	d121      	bne.n	8003866 <HAL_PCD_IRQHandler+0x892>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003822:	6879      	ldr	r1, [r7, #4]
 8003824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003826:	4613      	mov	r3, r2
 8003828:	00db      	lsls	r3, r3, #3
 800382a:	4413      	add	r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003834:	2201      	movs	r2, #1
 8003836:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003838:	6a3b      	ldr	r3, [r7, #32]
 800383a:	699b      	ldr	r3, [r3, #24]
 800383c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003840:	6a3b      	ldr	r3, [r7, #32]
 8003842:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800384c:	2b00      	cmp	r3, #0
 800384e:	d10a      	bne.n	8003866 <HAL_PCD_IRQHandler+0x892>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	69fa      	ldr	r2, [r7, #28]
 800385a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800385e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003862:	6053      	str	r3, [r2, #4]
            break;
 8003864:	e008      	b.n	8003878 <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003868:	3301      	adds	r3, #1
 800386a:	627b      	str	r3, [r7, #36]	@ 0x24
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	791b      	ldrb	r3, [r3, #4]
 8003870:	461a      	mov	r2, r3
 8003872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003874:	4293      	cmp	r3, r2
 8003876:	d3b3      	bcc.n	80037e0 <HAL_PCD_IRQHandler+0x80c>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	695a      	ldr	r2, [r3, #20]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003886:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4618      	mov	r0, r3
 800388e:	f003 ff47 	bl	8007720 <USB_ReadInterrupts>
 8003892:	4603      	mov	r3, r0
 8003894:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800389c:	d10a      	bne.n	80038b4 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f005 ff46 	bl	8009730 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695a      	ldr	r2, [r3, #20]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80038b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f003 ff31 	bl	8007720 <USB_ReadInterrupts>
 80038be:	4603      	mov	r3, r0
 80038c0:	f003 0304 	and.w	r3, r3, #4
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d115      	bne.n	80038f4 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80038d0:	69bb      	ldr	r3, [r7, #24]
 80038d2:	f003 0304 	and.w	r3, r3, #4
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d002      	beq.n	80038e0 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f005 ff36 	bl	800974c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	6859      	ldr	r1, [r3, #4]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	605a      	str	r2, [r3, #4]
 80038f0:	e000      	b.n	80038f4 <HAL_PCD_IRQHandler+0x920>
      return;
 80038f2:	bf00      	nop
    }
  }
}
 80038f4:	3734      	adds	r7, #52	@ 0x34
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd90      	pop	{r4, r7, pc}

080038fa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b082      	sub	sp, #8
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
 8003902:	460b      	mov	r3, r1
 8003904:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_PCD_SetAddress+0x1a>
 8003910:	2302      	movs	r3, #2
 8003912:	e012      	b.n	800393a <HAL_PCD_SetAddress+0x40>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	78fa      	ldrb	r2, [r7, #3]
 8003920:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	78fa      	ldrb	r2, [r7, #3]
 8003928:	4611      	mov	r1, r2
 800392a:	4618      	mov	r0, r3
 800392c:	f003 fe93 	bl	8007656 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003938:	2300      	movs	r3, #0
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}

08003942 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003942:	b580      	push	{r7, lr}
 8003944:	b084      	sub	sp, #16
 8003946:	af00      	add	r7, sp, #0
 8003948:	6078      	str	r0, [r7, #4]
 800394a:	4608      	mov	r0, r1
 800394c:	4611      	mov	r1, r2
 800394e:	461a      	mov	r2, r3
 8003950:	4603      	mov	r3, r0
 8003952:	70fb      	strb	r3, [r7, #3]
 8003954:	460b      	mov	r3, r1
 8003956:	803b      	strh	r3, [r7, #0]
 8003958:	4613      	mov	r3, r2
 800395a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800395c:	2300      	movs	r3, #0
 800395e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003960:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003964:	2b00      	cmp	r3, #0
 8003966:	da0f      	bge.n	8003988 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003968:	78fb      	ldrb	r3, [r7, #3]
 800396a:	f003 020f 	and.w	r2, r3, #15
 800396e:	4613      	mov	r3, r2
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	4413      	add	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	3310      	adds	r3, #16
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	4413      	add	r3, r2
 800397c:	3304      	adds	r3, #4
 800397e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2201      	movs	r2, #1
 8003984:	705a      	strb	r2, [r3, #1]
 8003986:	e00f      	b.n	80039a8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003988:	78fb      	ldrb	r3, [r7, #3]
 800398a:	f003 020f 	and.w	r2, r3, #15
 800398e:	4613      	mov	r3, r2
 8003990:	00db      	lsls	r3, r3, #3
 8003992:	4413      	add	r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800399a:	687a      	ldr	r2, [r7, #4]
 800399c:	4413      	add	r3, r2
 800399e:	3304      	adds	r3, #4
 80039a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80039a8:	78fb      	ldrb	r3, [r7, #3]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	b2da      	uxtb	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80039b4:	883a      	ldrh	r2, [r7, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	78ba      	ldrb	r2, [r7, #2]
 80039be:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	785b      	ldrb	r3, [r3, #1]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d004      	beq.n	80039d2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	461a      	mov	r2, r3
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80039d2:	78bb      	ldrb	r3, [r7, #2]
 80039d4:	2b02      	cmp	r3, #2
 80039d6:	d102      	bne.n	80039de <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d101      	bne.n	80039ec <HAL_PCD_EP_Open+0xaa>
 80039e8:	2302      	movs	r3, #2
 80039ea:	e00e      	b.n	8003a0a <HAL_PCD_EP_Open+0xc8>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	68f9      	ldr	r1, [r7, #12]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f003 f822 	bl	8006a44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003a08:	7afb      	ldrb	r3, [r7, #11]
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a12:	b580      	push	{r7, lr}
 8003a14:	b084      	sub	sp, #16
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003a1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	da0f      	bge.n	8003a46 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a26:	78fb      	ldrb	r3, [r7, #3]
 8003a28:	f003 020f 	and.w	r2, r3, #15
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	4413      	add	r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	3310      	adds	r3, #16
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	4413      	add	r3, r2
 8003a3a:	3304      	adds	r3, #4
 8003a3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2201      	movs	r2, #1
 8003a42:	705a      	strb	r2, [r3, #1]
 8003a44:	e00f      	b.n	8003a66 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a46:	78fb      	ldrb	r3, [r7, #3]
 8003a48:	f003 020f 	and.w	r2, r3, #15
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	4413      	add	r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	3304      	adds	r3, #4
 8003a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003a66:	78fb      	ldrb	r3, [r7, #3]
 8003a68:	f003 030f 	and.w	r3, r3, #15
 8003a6c:	b2da      	uxtb	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d101      	bne.n	8003a80 <HAL_PCD_EP_Close+0x6e>
 8003a7c:	2302      	movs	r3, #2
 8003a7e:	e00e      	b.n	8003a9e <HAL_PCD_EP_Close+0x8c>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68f9      	ldr	r1, [r7, #12]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f003 f85e 	bl	8006b50 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3710      	adds	r7, #16
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b086      	sub	sp, #24
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	60f8      	str	r0, [r7, #12]
 8003aae:	607a      	str	r2, [r7, #4]
 8003ab0:	603b      	str	r3, [r7, #0]
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003ab6:	7afb      	ldrb	r3, [r7, #11]
 8003ab8:	f003 020f 	and.w	r2, r3, #15
 8003abc:	4613      	mov	r3, r2
 8003abe:	00db      	lsls	r3, r3, #3
 8003ac0:	4413      	add	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4413      	add	r3, r2
 8003acc:	3304      	adds	r3, #4
 8003ace:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003ae8:	7afb      	ldrb	r3, [r7, #11]
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	b2da      	uxtb	r2, r3
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	799b      	ldrb	r3, [r3, #6]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d102      	bne.n	8003b02 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6818      	ldr	r0, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	799b      	ldrb	r3, [r3, #6]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	6979      	ldr	r1, [r7, #20]
 8003b0e:	f003 f8fb 	bl	8006d08 <USB_EPStartXfer>

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003b28:	78fb      	ldrb	r3, [r7, #3]
 8003b2a:	f003 020f 	and.w	r2, r3, #15
 8003b2e:	6879      	ldr	r1, [r7, #4]
 8003b30:	4613      	mov	r3, r2
 8003b32:	00db      	lsls	r3, r3, #3
 8003b34:	4413      	add	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	440b      	add	r3, r1
 8003b3a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8003b3e:	681b      	ldr	r3, [r3, #0]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr

08003b4a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b086      	sub	sp, #24
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	60f8      	str	r0, [r7, #12]
 8003b52:	607a      	str	r2, [r7, #4]
 8003b54:	603b      	str	r3, [r7, #0]
 8003b56:	460b      	mov	r3, r1
 8003b58:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b5a:	7afb      	ldrb	r3, [r7, #11]
 8003b5c:	f003 020f 	and.w	r2, r3, #15
 8003b60:	4613      	mov	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	4413      	add	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	3310      	adds	r3, #16
 8003b6a:	68fa      	ldr	r2, [r7, #12]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	3304      	adds	r3, #4
 8003b70:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	2200      	movs	r2, #0
 8003b82:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	2201      	movs	r2, #1
 8003b88:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003b8a:	7afb      	ldrb	r3, [r7, #11]
 8003b8c:	f003 030f 	and.w	r3, r3, #15
 8003b90:	b2da      	uxtb	r2, r3
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	799b      	ldrb	r3, [r3, #6]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d102      	bne.n	8003ba4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6818      	ldr	r0, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	799b      	ldrb	r3, [r3, #6]
 8003bac:	461a      	mov	r2, r3
 8003bae:	6979      	ldr	r1, [r7, #20]
 8003bb0:	f003 f8aa 	bl	8006d08 <USB_EPStartXfer>

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
 8003bc6:	460b      	mov	r3, r1
 8003bc8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003bca:	78fb      	ldrb	r3, [r7, #3]
 8003bcc:	f003 030f 	and.w	r3, r3, #15
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	7912      	ldrb	r2, [r2, #4]
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d901      	bls.n	8003bdc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e04f      	b.n	8003c7c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003bdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	da0f      	bge.n	8003c04 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003be4:	78fb      	ldrb	r3, [r7, #3]
 8003be6:	f003 020f 	and.w	r2, r3, #15
 8003bea:	4613      	mov	r3, r2
 8003bec:	00db      	lsls	r3, r3, #3
 8003bee:	4413      	add	r3, r2
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	3310      	adds	r3, #16
 8003bf4:	687a      	ldr	r2, [r7, #4]
 8003bf6:	4413      	add	r3, r2
 8003bf8:	3304      	adds	r3, #4
 8003bfa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	705a      	strb	r2, [r3, #1]
 8003c02:	e00d      	b.n	8003c20 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003c04:	78fa      	ldrb	r2, [r7, #3]
 8003c06:	4613      	mov	r3, r2
 8003c08:	00db      	lsls	r3, r3, #3
 8003c0a:	4413      	add	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	4413      	add	r3, r2
 8003c16:	3304      	adds	r3, #4
 8003c18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003c26:	78fb      	ldrb	r3, [r7, #3]
 8003c28:	f003 030f 	and.w	r3, r3, #15
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d101      	bne.n	8003c40 <HAL_PCD_EP_SetStall+0x82>
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	e01d      	b.n	8003c7c <HAL_PCD_EP_SetStall+0xbe>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68f9      	ldr	r1, [r7, #12]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f003 fc2f 	bl	80074b2 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003c54:	78fb      	ldrb	r3, [r7, #3]
 8003c56:	f003 030f 	and.w	r3, r3, #15
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d109      	bne.n	8003c72 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6818      	ldr	r0, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	7999      	ldrb	r1, [r3, #6]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	f003 fe15 	bl	800789c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3710      	adds	r7, #16
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}

08003c84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
 8003c8c:	460b      	mov	r3, r1
 8003c8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003c90:	78fb      	ldrb	r3, [r7, #3]
 8003c92:	f003 030f 	and.w	r3, r3, #15
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	7912      	ldrb	r2, [r2, #4]
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d901      	bls.n	8003ca2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e042      	b.n	8003d28 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003ca2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	da0f      	bge.n	8003cca <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003caa:	78fb      	ldrb	r3, [r7, #3]
 8003cac:	f003 020f 	and.w	r2, r3, #15
 8003cb0:	4613      	mov	r3, r2
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	3310      	adds	r3, #16
 8003cba:	687a      	ldr	r2, [r7, #4]
 8003cbc:	4413      	add	r3, r2
 8003cbe:	3304      	adds	r3, #4
 8003cc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	705a      	strb	r2, [r3, #1]
 8003cc8:	e00f      	b.n	8003cea <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003cca:	78fb      	ldrb	r3, [r7, #3]
 8003ccc:	f003 020f 	and.w	r2, r3, #15
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	00db      	lsls	r3, r3, #3
 8003cd4:	4413      	add	r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	4413      	add	r3, r2
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2200      	movs	r2, #0
 8003cee:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003cf0:	78fb      	ldrb	r3, [r7, #3]
 8003cf2:	f003 030f 	and.w	r3, r3, #15
 8003cf6:	b2da      	uxtb	r2, r3
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d101      	bne.n	8003d0a <HAL_PCD_EP_ClrStall+0x86>
 8003d06:	2302      	movs	r3, #2
 8003d08:	e00e      	b.n	8003d28 <HAL_PCD_EP_ClrStall+0xa4>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68f9      	ldr	r1, [r7, #12]
 8003d18:	4618      	mov	r0, r3
 8003d1a:	f003 fc37 	bl	800758c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3710      	adds	r7, #16
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}

08003d30 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	460b      	mov	r3, r1
 8003d3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003d3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	da0c      	bge.n	8003d5e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003d44:	78fb      	ldrb	r3, [r7, #3]
 8003d46:	f003 020f 	and.w	r2, r3, #15
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	4413      	add	r3, r2
 8003d50:	009b      	lsls	r3, r3, #2
 8003d52:	3310      	adds	r3, #16
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	4413      	add	r3, r2
 8003d58:	3304      	adds	r3, #4
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	e00c      	b.n	8003d78 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003d5e:	78fb      	ldrb	r3, [r7, #3]
 8003d60:	f003 020f 	and.w	r2, r3, #15
 8003d64:	4613      	mov	r3, r2
 8003d66:	00db      	lsls	r3, r3, #3
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	4413      	add	r3, r2
 8003d74:	3304      	adds	r3, #4
 8003d76:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	68f9      	ldr	r1, [r7, #12]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f003 fa5a 	bl	8007238 <USB_EPStopXfer>
 8003d84:	4603      	mov	r3, r0
 8003d86:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003d88:	7afb      	ldrb	r3, [r7, #11]
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b08a      	sub	sp, #40	@ 0x28
 8003d96:	af02      	add	r7, sp, #8
 8003d98:	6078      	str	r0, [r7, #4]
 8003d9a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	4613      	mov	r3, r2
 8003daa:	00db      	lsls	r3, r3, #3
 8003dac:	4413      	add	r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	3310      	adds	r3, #16
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	4413      	add	r3, r2
 8003db6:	3304      	adds	r3, #4
 8003db8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	695a      	ldr	r2, [r3, #20]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d901      	bls.n	8003dca <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e06b      	b.n	8003ea2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	691a      	ldr	r2, [r3, #16]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	69fa      	ldr	r2, [r7, #28]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d902      	bls.n	8003de6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	3303      	adds	r3, #3
 8003dea:	089b      	lsrs	r3, r3, #2
 8003dec:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003dee:	e02a      	b.n	8003e46 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	691a      	ldr	r2, [r3, #16]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	69fa      	ldr	r2, [r7, #28]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	d902      	bls.n	8003e0c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	3303      	adds	r3, #3
 8003e10:	089b      	lsrs	r3, r3, #2
 8003e12:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	68d9      	ldr	r1, [r3, #12]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003e24:	9300      	str	r3, [sp, #0]
 8003e26:	4603      	mov	r3, r0
 8003e28:	6978      	ldr	r0, [r7, #20]
 8003e2a:	f003 faae 	bl	800738a <USB_WritePacket>

    ep->xfer_buff  += len;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	68da      	ldr	r2, [r3, #12]
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	441a      	add	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	695a      	ldr	r2, [r3, #20]
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	441a      	add	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d809      	bhi.n	8003e70 <PCD_WriteEmptyTxFifo+0xde>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	695a      	ldr	r2, [r3, #20]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d203      	bcs.n	8003e70 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	691b      	ldr	r3, [r3, #16]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1bf      	bne.n	8003df0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	691a      	ldr	r2, [r3, #16]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d811      	bhi.n	8003ea0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	2201      	movs	r2, #1
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	43db      	mvns	r3, r3
 8003e96:	6939      	ldr	r1, [r7, #16]
 8003e98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003ea0:	2300      	movs	r3, #0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3720      	adds	r7, #32
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
	...

08003eac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b088      	sub	sp, #32
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	333c      	adds	r3, #60	@ 0x3c
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	015a      	lsls	r2, r3, #5
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	4413      	add	r3, r2
 8003ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	799b      	ldrb	r3, [r3, #6]
 8003ede:	2b01      	cmp	r3, #1
 8003ee0:	d17b      	bne.n	8003fda <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d015      	beq.n	8003f18 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	4a61      	ldr	r2, [pc, #388]	@ (8004074 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	f240 80b9 	bls.w	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f000 80b3 	beq.w	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f0e:	461a      	mov	r2, r3
 8003f10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f14:	6093      	str	r3, [r2, #8]
 8003f16:	e0a7      	b.n	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	f003 0320 	and.w	r3, r3, #32
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d009      	beq.n	8003f36 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	015a      	lsls	r2, r3, #5
 8003f26:	69bb      	ldr	r3, [r7, #24]
 8003f28:	4413      	add	r3, r2
 8003f2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f2e:	461a      	mov	r2, r3
 8003f30:	2320      	movs	r3, #32
 8003f32:	6093      	str	r3, [r2, #8]
 8003f34:	e098      	b.n	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f040 8093 	bne.w	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f42:	697b      	ldr	r3, [r7, #20]
 8003f44:	4a4b      	ldr	r2, [pc, #300]	@ (8004074 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d90f      	bls.n	8003f6a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00a      	beq.n	8003f6a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	015a      	lsls	r2, r3, #5
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f60:	461a      	mov	r2, r3
 8003f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f66:	6093      	str	r3, [r2, #8]
 8003f68:	e07e      	b.n	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	4413      	add	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	3304      	adds	r3, #4
 8003f7e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6a1a      	ldr	r2, [r3, #32]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	0159      	lsls	r1, r3, #5
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	440b      	add	r3, r1
 8003f8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f96:	1ad2      	subs	r2, r2, r3
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d114      	bne.n	8003fcc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d109      	bne.n	8003fbe <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6818      	ldr	r0, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	f003 fc70 	bl	800789c <USB_EP0_OutStart>
 8003fbc:	e006      	b.n	8003fcc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	68da      	ldr	r2, [r3, #12]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	441a      	add	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f005 fae8 	bl	80095a8 <HAL_PCD_DataOutStageCallback>
 8003fd8:	e046      	b.n	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	4a26      	ldr	r2, [pc, #152]	@ (8004078 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d124      	bne.n	800402c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00a      	beq.n	8004002 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	015a      	lsls	r2, r3, #5
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ffe:	6093      	str	r3, [r2, #8]
 8004000:	e032      	b.n	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	f003 0320 	and.w	r3, r3, #32
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	015a      	lsls	r2, r3, #5
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	4413      	add	r3, r2
 8004014:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004018:	461a      	mov	r2, r3
 800401a:	2320      	movs	r3, #32
 800401c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	b2db      	uxtb	r3, r3
 8004022:	4619      	mov	r1, r3
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f005 fabf 	bl	80095a8 <HAL_PCD_DataOutStageCallback>
 800402a:	e01d      	b.n	8004068 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d114      	bne.n	800405c <PCD_EP_OutXfrComplete_int+0x1b0>
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	4613      	mov	r3, r2
 8004038:	00db      	lsls	r3, r3, #3
 800403a:	4413      	add	r3, r2
 800403c:	009b      	lsls	r3, r3, #2
 800403e:	440b      	add	r3, r1
 8004040:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d108      	bne.n	800405c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6818      	ldr	r0, [r3, #0]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004054:	461a      	mov	r2, r3
 8004056:	2100      	movs	r1, #0
 8004058:	f003 fc20 	bl	800789c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	b2db      	uxtb	r3, r3
 8004060:	4619      	mov	r1, r3
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f005 faa0 	bl	80095a8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3720      	adds	r7, #32
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	4f54300a 	.word	0x4f54300a
 8004078:	4f54310a 	.word	0x4f54310a

0800407c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	333c      	adds	r3, #60	@ 0x3c
 8004094:	3304      	adds	r3, #4
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	015a      	lsls	r2, r3, #5
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	4413      	add	r3, r2
 80040a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	4a15      	ldr	r2, [pc, #84]	@ (8004104 <PCD_EP_OutSetupPacket_int+0x88>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d90e      	bls.n	80040d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d009      	beq.n	80040d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	015a      	lsls	r2, r3, #5
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040c8:	461a      	mov	r2, r3
 80040ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f005 fa57 	bl	8009584 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	4a0a      	ldr	r2, [pc, #40]	@ (8004104 <PCD_EP_OutSetupPacket_int+0x88>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d90c      	bls.n	80040f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	799b      	ldrb	r3, [r3, #6]
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d108      	bne.n	80040f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6818      	ldr	r0, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040f0:	461a      	mov	r2, r3
 80040f2:	2101      	movs	r1, #1
 80040f4:	f003 fbd2 	bl	800789c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3718      	adds	r7, #24
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	4f54300a 	.word	0x4f54300a

08004108 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	460b      	mov	r3, r1
 8004112:	70fb      	strb	r3, [r7, #3]
 8004114:	4613      	mov	r3, r2
 8004116:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004120:	78fb      	ldrb	r3, [r7, #3]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d107      	bne.n	8004136 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004126:	883b      	ldrh	r3, [r7, #0]
 8004128:	0419      	lsls	r1, r3, #16
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68ba      	ldr	r2, [r7, #8]
 8004130:	430a      	orrs	r2, r1
 8004132:	629a      	str	r2, [r3, #40]	@ 0x28
 8004134:	e028      	b.n	8004188 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413c:	0c1b      	lsrs	r3, r3, #16
 800413e:	68ba      	ldr	r2, [r7, #8]
 8004140:	4413      	add	r3, r2
 8004142:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004144:	2300      	movs	r3, #0
 8004146:	73fb      	strb	r3, [r7, #15]
 8004148:	e00d      	b.n	8004166 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	7bfb      	ldrb	r3, [r7, #15]
 8004150:	3340      	adds	r3, #64	@ 0x40
 8004152:	009b      	lsls	r3, r3, #2
 8004154:	4413      	add	r3, r2
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	0c1b      	lsrs	r3, r3, #16
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	4413      	add	r3, r2
 800415e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	3301      	adds	r3, #1
 8004164:	73fb      	strb	r3, [r7, #15]
 8004166:	7bfa      	ldrb	r2, [r7, #15]
 8004168:	78fb      	ldrb	r3, [r7, #3]
 800416a:	3b01      	subs	r3, #1
 800416c:	429a      	cmp	r2, r3
 800416e:	d3ec      	bcc.n	800414a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004170:	883b      	ldrh	r3, [r7, #0]
 8004172:	0418      	lsls	r0, r3, #16
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6819      	ldr	r1, [r3, #0]
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	3b01      	subs	r3, #1
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	4302      	orrs	r2, r0
 8004180:	3340      	adds	r3, #64	@ 0x40
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	440b      	add	r3, r1
 8004186:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr

08004194 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	887a      	ldrh	r2, [r7, #2]
 80041a6:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	370c      	adds	r7, #12
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bc80      	pop	{r7}
 80041b2:	4770      	bx	lr

080041b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b08a      	sub	sp, #40	@ 0x28
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e23b      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0301 	and.w	r3, r3, #1
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d050      	beq.n	8004274 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041d2:	4b9e      	ldr	r3, [pc, #632]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 030c 	and.w	r3, r3, #12
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d00c      	beq.n	80041f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041de:	4b9b      	ldr	r3, [pc, #620]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80041e6:	2b08      	cmp	r3, #8
 80041e8:	d112      	bne.n	8004210 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80041ea:	4b98      	ldr	r3, [pc, #608]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80041f6:	d10b      	bne.n	8004210 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041f8:	4b94      	ldr	r3, [pc, #592]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d036      	beq.n	8004272 <HAL_RCC_OscConfig+0xbe>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d132      	bne.n	8004272 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e216      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	4b8e      	ldr	r3, [pc, #568]	@ (8004450 <HAL_RCC_OscConfig+0x29c>)
 8004216:	b2d2      	uxtb	r2, r2
 8004218:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d013      	beq.n	800424a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004222:	f7fd fabd 	bl	80017a0 <HAL_GetTick>
 8004226:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800422a:	f7fd fab9 	bl	80017a0 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	6a3b      	ldr	r3, [r7, #32]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b64      	cmp	r3, #100	@ 0x64
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e200      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423c:	4b83      	ldr	r3, [pc, #524]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0f0      	beq.n	800422a <HAL_RCC_OscConfig+0x76>
 8004248:	e014      	b.n	8004274 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424a:	f7fd faa9 	bl	80017a0 <HAL_GetTick>
 800424e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004252:	f7fd faa5 	bl	80017a0 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b64      	cmp	r3, #100	@ 0x64
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e1ec      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004264:	4b79      	ldr	r3, [pc, #484]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d1f0      	bne.n	8004252 <HAL_RCC_OscConfig+0x9e>
 8004270:	e000      	b.n	8004274 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004272:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d077      	beq.n	8004370 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004280:	4b72      	ldr	r3, [pc, #456]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f003 030c 	and.w	r3, r3, #12
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00b      	beq.n	80042a4 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800428c:	4b6f      	ldr	r3, [pc, #444]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 800428e:	689b      	ldr	r3, [r3, #8]
 8004290:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004294:	2b08      	cmp	r3, #8
 8004296:	d126      	bne.n	80042e6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004298:	4b6c      	ldr	r3, [pc, #432]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d120      	bne.n	80042e6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a4:	4b69      	ldr	r3, [pc, #420]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <HAL_RCC_OscConfig+0x108>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d001      	beq.n	80042bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e1c0      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042bc:	4b63      	ldr	r3, [pc, #396]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	691b      	ldr	r3, [r3, #16]
 80042c8:	21f8      	movs	r1, #248	@ 0xf8
 80042ca:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042cc:	68f9      	ldr	r1, [r7, #12]
 80042ce:	fa91 f1a1 	rbit	r1, r1
 80042d2:	6139      	str	r1, [r7, #16]
  return result;
 80042d4:	6939      	ldr	r1, [r7, #16]
 80042d6:	fab1 f181 	clz	r1, r1
 80042da:	b2c9      	uxtb	r1, r1
 80042dc:	408b      	lsls	r3, r1
 80042de:	495b      	ldr	r1, [pc, #364]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042e4:	e044      	b.n	8004370 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d02a      	beq.n	8004344 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042ee:	4b59      	ldr	r3, [pc, #356]	@ (8004454 <HAL_RCC_OscConfig+0x2a0>)
 80042f0:	2201      	movs	r2, #1
 80042f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f4:	f7fd fa54 	bl	80017a0 <HAL_GetTick>
 80042f8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042fa:	e008      	b.n	800430e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042fc:	f7fd fa50 	bl	80017a0 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	6a3b      	ldr	r3, [r7, #32]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b02      	cmp	r3, #2
 8004308:	d901      	bls.n	800430e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800430a:	2303      	movs	r3, #3
 800430c:	e197      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800430e:	4b4f      	ldr	r3, [pc, #316]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f003 0302 	and.w	r3, r3, #2
 8004316:	2b00      	cmp	r3, #0
 8004318:	d0f0      	beq.n	80042fc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800431a:	4b4c      	ldr	r3, [pc, #304]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	21f8      	movs	r1, #248	@ 0xf8
 8004328:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800432a:	6979      	ldr	r1, [r7, #20]
 800432c:	fa91 f1a1 	rbit	r1, r1
 8004330:	61b9      	str	r1, [r7, #24]
  return result;
 8004332:	69b9      	ldr	r1, [r7, #24]
 8004334:	fab1 f181 	clz	r1, r1
 8004338:	b2c9      	uxtb	r1, r1
 800433a:	408b      	lsls	r3, r1
 800433c:	4943      	ldr	r1, [pc, #268]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 800433e:	4313      	orrs	r3, r2
 8004340:	600b      	str	r3, [r1, #0]
 8004342:	e015      	b.n	8004370 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004344:	4b43      	ldr	r3, [pc, #268]	@ (8004454 <HAL_RCC_OscConfig+0x2a0>)
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800434a:	f7fd fa29 	bl	80017a0 <HAL_GetTick>
 800434e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004352:	f7fd fa25 	bl	80017a0 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e16c      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004364:	4b39      	ldr	r3, [pc, #228]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1f0      	bne.n	8004352 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b00      	cmp	r3, #0
 800437a:	d030      	beq.n	80043de <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d016      	beq.n	80043b2 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004384:	4b34      	ldr	r3, [pc, #208]	@ (8004458 <HAL_RCC_OscConfig+0x2a4>)
 8004386:	2201      	movs	r2, #1
 8004388:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800438a:	f7fd fa09 	bl	80017a0 <HAL_GetTick>
 800438e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004392:	f7fd fa05 	bl	80017a0 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e14c      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043a4:	4b29      	ldr	r3, [pc, #164]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80043a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0f0      	beq.n	8004392 <HAL_RCC_OscConfig+0x1de>
 80043b0:	e015      	b.n	80043de <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043b2:	4b29      	ldr	r3, [pc, #164]	@ (8004458 <HAL_RCC_OscConfig+0x2a4>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b8:	f7fd f9f2 	bl	80017a0 <HAL_GetTick>
 80043bc:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043be:	e008      	b.n	80043d2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043c0:	f7fd f9ee 	bl	80017a0 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	6a3b      	ldr	r3, [r7, #32]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	2b02      	cmp	r3, #2
 80043cc:	d901      	bls.n	80043d2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80043ce:	2303      	movs	r3, #3
 80043d0:	e135      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043d2:	4b1e      	ldr	r3, [pc, #120]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80043d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1f0      	bne.n	80043c0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	f000 8087 	beq.w	80044fa <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ec:	2300      	movs	r3, #0
 80043ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043f2:	4b16      	ldr	r3, [pc, #88]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d110      	bne.n	8004420 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	60bb      	str	r3, [r7, #8]
 8004402:	4b12      	ldr	r3, [pc, #72]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	4a11      	ldr	r2, [pc, #68]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004408:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800440c:	6413      	str	r3, [r2, #64]	@ 0x40
 800440e:	4b0f      	ldr	r3, [pc, #60]	@ (800444c <HAL_RCC_OscConfig+0x298>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004412:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004416:	60bb      	str	r3, [r7, #8]
 8004418:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800441a:	2301      	movs	r3, #1
 800441c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004420:	4b0e      	ldr	r3, [pc, #56]	@ (800445c <HAL_RCC_OscConfig+0x2a8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a0d      	ldr	r2, [pc, #52]	@ (800445c <HAL_RCC_OscConfig+0x2a8>)
 8004426:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800442a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800442c:	4b0b      	ldr	r3, [pc, #44]	@ (800445c <HAL_RCC_OscConfig+0x2a8>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004434:	2b00      	cmp	r3, #0
 8004436:	d122      	bne.n	800447e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004438:	4b08      	ldr	r3, [pc, #32]	@ (800445c <HAL_RCC_OscConfig+0x2a8>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a07      	ldr	r2, [pc, #28]	@ (800445c <HAL_RCC_OscConfig+0x2a8>)
 800443e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004442:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004444:	f7fd f9ac 	bl	80017a0 <HAL_GetTick>
 8004448:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800444a:	e012      	b.n	8004472 <HAL_RCC_OscConfig+0x2be>
 800444c:	40023800 	.word	0x40023800
 8004450:	40023802 	.word	0x40023802
 8004454:	42470000 	.word	0x42470000
 8004458:	42470e80 	.word	0x42470e80
 800445c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004460:	f7fd f99e 	bl	80017a0 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	6a3b      	ldr	r3, [r7, #32]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d901      	bls.n	8004472 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	e0e5      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004472:	4b75      	ldr	r3, [pc, #468]	@ (8004648 <HAL_RCC_OscConfig+0x494>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447a:	2b00      	cmp	r3, #0
 800447c:	d0f0      	beq.n	8004460 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	4b72      	ldr	r3, [pc, #456]	@ (800464c <HAL_RCC_OscConfig+0x498>)
 8004484:	b2d2      	uxtb	r2, r2
 8004486:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d015      	beq.n	80044bc <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004490:	f7fd f986 	bl	80017a0 <HAL_GetTick>
 8004494:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004496:	e00a      	b.n	80044ae <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004498:	f7fd f982 	bl	80017a0 <HAL_GetTick>
 800449c:	4602      	mov	r2, r0
 800449e:	6a3b      	ldr	r3, [r7, #32]
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e0c7      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044ae:	4b68      	ldr	r3, [pc, #416]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 80044b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d0ee      	beq.n	8004498 <HAL_RCC_OscConfig+0x2e4>
 80044ba:	e014      	b.n	80044e6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044bc:	f7fd f970 	bl	80017a0 <HAL_GetTick>
 80044c0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c2:	e00a      	b.n	80044da <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044c4:	f7fd f96c 	bl	80017a0 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	6a3b      	ldr	r3, [r7, #32]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e0b1      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044da:	4b5d      	ldr	r3, [pc, #372]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 80044dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1ee      	bne.n	80044c4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d105      	bne.n	80044fa <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044ee:	4b58      	ldr	r3, [pc, #352]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 80044f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f2:	4a57      	ldr	r2, [pc, #348]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 80044f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044f8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	f000 809c 	beq.w	800463c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004504:	4b52      	ldr	r3, [pc, #328]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	f003 030c 	and.w	r3, r3, #12
 800450c:	2b08      	cmp	r3, #8
 800450e:	d061      	beq.n	80045d4 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	699b      	ldr	r3, [r3, #24]
 8004514:	2b02      	cmp	r3, #2
 8004516:	d146      	bne.n	80045a6 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004518:	4b4e      	ldr	r3, [pc, #312]	@ (8004654 <HAL_RCC_OscConfig+0x4a0>)
 800451a:	2200      	movs	r2, #0
 800451c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800451e:	f7fd f93f 	bl	80017a0 <HAL_GetTick>
 8004522:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004524:	e008      	b.n	8004538 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004526:	f7fd f93b 	bl	80017a0 <HAL_GetTick>
 800452a:	4602      	mov	r2, r0
 800452c:	6a3b      	ldr	r3, [r7, #32]
 800452e:	1ad3      	subs	r3, r2, r3
 8004530:	2b64      	cmp	r3, #100	@ 0x64
 8004532:	d901      	bls.n	8004538 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e082      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004538:	4b45      	ldr	r3, [pc, #276]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d1f0      	bne.n	8004526 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004544:	4b42      	ldr	r3, [pc, #264]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 8004546:	685a      	ldr	r2, [r3, #4]
 8004548:	4b43      	ldr	r3, [pc, #268]	@ (8004658 <HAL_RCC_OscConfig+0x4a4>)
 800454a:	4013      	ands	r3, r2
 800454c:	687a      	ldr	r2, [r7, #4]
 800454e:	69d1      	ldr	r1, [r2, #28]
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6a12      	ldr	r2, [r2, #32]
 8004554:	4311      	orrs	r1, r2
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800455a:	0192      	lsls	r2, r2, #6
 800455c:	4311      	orrs	r1, r2
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004562:	0612      	lsls	r2, r2, #24
 8004564:	4311      	orrs	r1, r2
 8004566:	687a      	ldr	r2, [r7, #4]
 8004568:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800456a:	0852      	lsrs	r2, r2, #1
 800456c:	3a01      	subs	r2, #1
 800456e:	0412      	lsls	r2, r2, #16
 8004570:	430a      	orrs	r2, r1
 8004572:	4937      	ldr	r1, [pc, #220]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 8004574:	4313      	orrs	r3, r2
 8004576:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004578:	4b36      	ldr	r3, [pc, #216]	@ (8004654 <HAL_RCC_OscConfig+0x4a0>)
 800457a:	2201      	movs	r2, #1
 800457c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457e:	f7fd f90f 	bl	80017a0 <HAL_GetTick>
 8004582:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004584:	e008      	b.n	8004598 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004586:	f7fd f90b 	bl	80017a0 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b64      	cmp	r3, #100	@ 0x64
 8004592:	d901      	bls.n	8004598 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e052      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004598:	4b2d      	ldr	r3, [pc, #180]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0f0      	beq.n	8004586 <HAL_RCC_OscConfig+0x3d2>
 80045a4:	e04a      	b.n	800463c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045a6:	4b2b      	ldr	r3, [pc, #172]	@ (8004654 <HAL_RCC_OscConfig+0x4a0>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045ac:	f7fd f8f8 	bl	80017a0 <HAL_GetTick>
 80045b0:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045b4:	f7fd f8f4 	bl	80017a0 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	6a3b      	ldr	r3, [r7, #32]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b64      	cmp	r3, #100	@ 0x64
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e03b      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c6:	4b22      	ldr	r3, [pc, #136]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCC_OscConfig+0x400>
 80045d2:	e033      	b.n	800463c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d101      	bne.n	80045e0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e02e      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80045e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004650 <HAL_RCC_OscConfig+0x49c>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d121      	bne.n	8004638 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fe:	429a      	cmp	r2, r3
 8004600:	d11a      	bne.n	8004638 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004602:	69fa      	ldr	r2, [r7, #28]
 8004604:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004608:	4013      	ands	r3, r2
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800460e:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004610:	4293      	cmp	r3, r2
 8004612:	d111      	bne.n	8004638 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800461e:	085b      	lsrs	r3, r3, #1
 8004620:	3b01      	subs	r3, #1
 8004622:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004624:	429a      	cmp	r2, r3
 8004626:	d107      	bne.n	8004638 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004628:	69fb      	ldr	r3, [r7, #28]
 800462a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004632:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004634:	429a      	cmp	r2, r3
 8004636:	d001      	beq.n	800463c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e000      	b.n	800463e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 800463c:	2300      	movs	r3, #0
}
 800463e:	4618      	mov	r0, r3
 8004640:	3728      	adds	r7, #40	@ 0x28
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	40007000 	.word	0x40007000
 800464c:	40023870 	.word	0x40023870
 8004650:	40023800 	.word	0x40023800
 8004654:	42470060 	.word	0x42470060
 8004658:	f0bc8000 	.word	0xf0bc8000

0800465c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0d2      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004670:	4b6b      	ldr	r3, [pc, #428]	@ (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 030f 	and.w	r3, r3, #15
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d90c      	bls.n	8004698 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467e:	4b68      	ldr	r3, [pc, #416]	@ (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004686:	4b66      	ldr	r3, [pc, #408]	@ (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d001      	beq.n	8004698 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0be      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d020      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d005      	beq.n	80046bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b0:	4b5c      	ldr	r3, [pc, #368]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	4a5b      	ldr	r2, [pc, #364]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046b6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80046ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80046c8:	4b56      	ldr	r3, [pc, #344]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	4a55      	ldr	r2, [pc, #340]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046ce:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d4:	4b53      	ldr	r3, [pc, #332]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	4950      	ldr	r1, [pc, #320]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d040      	beq.n	8004774 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d107      	bne.n	800470a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046fa:	4b4a      	ldr	r3, [pc, #296]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d115      	bne.n	8004732 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e085      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d107      	bne.n	8004722 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004712:	4b44      	ldr	r3, [pc, #272]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800471a:	2b00      	cmp	r3, #0
 800471c:	d109      	bne.n	8004732 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e079      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004722:	4b40      	ldr	r3, [pc, #256]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e071      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004732:	4b3c      	ldr	r3, [pc, #240]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	f023 0203 	bic.w	r2, r3, #3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	685b      	ldr	r3, [r3, #4]
 800473e:	4939      	ldr	r1, [pc, #228]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 8004740:	4313      	orrs	r3, r2
 8004742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004744:	f7fd f82c 	bl	80017a0 <HAL_GetTick>
 8004748:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800474a:	e00a      	b.n	8004762 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800474c:	f7fd f828 	bl	80017a0 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800475a:	4293      	cmp	r3, r2
 800475c:	d901      	bls.n	8004762 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e059      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004762:	4b30      	ldr	r3, [pc, #192]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 8004764:	689b      	ldr	r3, [r3, #8]
 8004766:	f003 020c 	and.w	r2, r3, #12
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	429a      	cmp	r2, r3
 8004772:	d1eb      	bne.n	800474c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004774:	4b2a      	ldr	r3, [pc, #168]	@ (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 030f 	and.w	r3, r3, #15
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	429a      	cmp	r2, r3
 8004780:	d20c      	bcs.n	800479c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004782:	4b27      	ldr	r3, [pc, #156]	@ (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	b2d2      	uxtb	r2, r2
 8004788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478a:	4b25      	ldr	r3, [pc, #148]	@ (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 030f 	and.w	r3, r3, #15
 8004792:	683a      	ldr	r2, [r7, #0]
 8004794:	429a      	cmp	r2, r3
 8004796:	d001      	beq.n	800479c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	e03c      	b.n	8004816 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0304 	and.w	r3, r3, #4
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d008      	beq.n	80047ba <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047a8:	4b1e      	ldr	r3, [pc, #120]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	68db      	ldr	r3, [r3, #12]
 80047b4:	491b      	ldr	r1, [pc, #108]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f003 0308 	and.w	r3, r3, #8
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d009      	beq.n	80047da <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047c6:	4b17      	ldr	r3, [pc, #92]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	691b      	ldr	r3, [r3, #16]
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	4913      	ldr	r1, [pc, #76]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80047da:	f000 f82b 	bl	8004834 <HAL_RCC_GetSysClockFreq>
 80047de:	4601      	mov	r1, r0
 80047e0:	4b10      	ldr	r3, [pc, #64]	@ (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047e8:	22f0      	movs	r2, #240	@ 0xf0
 80047ea:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ec:	68fa      	ldr	r2, [r7, #12]
 80047ee:	fa92 f2a2 	rbit	r2, r2
 80047f2:	613a      	str	r2, [r7, #16]
  return result;
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	fab2 f282 	clz	r2, r2
 80047fa:	b2d2      	uxtb	r2, r2
 80047fc:	40d3      	lsrs	r3, r2
 80047fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004828 <HAL_RCC_ClockConfig+0x1cc>)
 8004800:	5cd3      	ldrb	r3, [r2, r3]
 8004802:	fa21 f303 	lsr.w	r3, r1, r3
 8004806:	4a09      	ldr	r2, [pc, #36]	@ (800482c <HAL_RCC_ClockConfig+0x1d0>)
 8004808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800480a:	4b09      	ldr	r3, [pc, #36]	@ (8004830 <HAL_RCC_ClockConfig+0x1d4>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4618      	mov	r0, r3
 8004810:	f7fc ff84 	bl	800171c <HAL_InitTick>

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3718      	adds	r7, #24
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40023c00 	.word	0x40023c00
 8004824:	40023800 	.word	0x40023800
 8004828:	0800a1cc 	.word	0x0800a1cc
 800482c:	20000004 	.word	0x20000004
 8004830:	20000008 	.word	0x20000008

08004834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004834:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004838:	b090      	sub	sp, #64	@ 0x40
 800483a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800483c:	2300      	movs	r3, #0
 800483e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004840:	2300      	movs	r3, #0
 8004842:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004844:	2300      	movs	r3, #0
 8004846:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800484c:	4b59      	ldr	r3, [pc, #356]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 030c 	and.w	r3, r3, #12
 8004854:	2b08      	cmp	r3, #8
 8004856:	d00d      	beq.n	8004874 <HAL_RCC_GetSysClockFreq+0x40>
 8004858:	2b08      	cmp	r3, #8
 800485a:	f200 80a2 	bhi.w	80049a2 <HAL_RCC_GetSysClockFreq+0x16e>
 800485e:	2b00      	cmp	r3, #0
 8004860:	d002      	beq.n	8004868 <HAL_RCC_GetSysClockFreq+0x34>
 8004862:	2b04      	cmp	r3, #4
 8004864:	d003      	beq.n	800486e <HAL_RCC_GetSysClockFreq+0x3a>
 8004866:	e09c      	b.n	80049a2 <HAL_RCC_GetSysClockFreq+0x16e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004868:	4b53      	ldr	r3, [pc, #332]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x184>)
 800486a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800486c:	e09c      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800486e:	4b53      	ldr	r3, [pc, #332]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x188>)
 8004870:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004872:	e099      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004874:	4b4f      	ldr	r3, [pc, #316]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800487c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800487e:	4b4d      	ldr	r3, [pc, #308]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d027      	beq.n	80048da <HAL_RCC_GetSysClockFreq+0xa6>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800488a:	4b4a      	ldr	r3, [pc, #296]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	099b      	lsrs	r3, r3, #6
 8004890:	2200      	movs	r2, #0
 8004892:	623b      	str	r3, [r7, #32]
 8004894:	627a      	str	r2, [r7, #36]	@ 0x24
 8004896:	6a3b      	ldr	r3, [r7, #32]
 8004898:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800489c:	2100      	movs	r1, #0
 800489e:	4b47      	ldr	r3, [pc, #284]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x188>)
 80048a0:	fb03 f201 	mul.w	r2, r3, r1
 80048a4:	2300      	movs	r3, #0
 80048a6:	fb00 f303 	mul.w	r3, r0, r3
 80048aa:	4413      	add	r3, r2
 80048ac:	4a43      	ldr	r2, [pc, #268]	@ (80049bc <HAL_RCC_GetSysClockFreq+0x188>)
 80048ae:	fba0 2102 	umull	r2, r1, r0, r2
 80048b2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80048b4:	62ba      	str	r2, [r7, #40]	@ 0x28
 80048b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048b8:	4413      	add	r3, r2
 80048ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048be:	2200      	movs	r2, #0
 80048c0:	61bb      	str	r3, [r7, #24]
 80048c2:	61fa      	str	r2, [r7, #28]
 80048c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80048cc:	f7fb fc7a 	bl	80001c4 <__aeabi_uldivmod>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	4613      	mov	r3, r2
 80048d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80048d8:	e055      	b.n	8004986 <HAL_RCC_GetSysClockFreq+0x152>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80048da:	4b36      	ldr	r3, [pc, #216]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	099b      	lsrs	r3, r3, #6
 80048e0:	2200      	movs	r2, #0
 80048e2:	613b      	str	r3, [r7, #16]
 80048e4:	617a      	str	r2, [r7, #20]
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80048ec:	f04f 0b00 	mov.w	fp, #0
 80048f0:	4652      	mov	r2, sl
 80048f2:	465b      	mov	r3, fp
 80048f4:	f04f 0000 	mov.w	r0, #0
 80048f8:	f04f 0100 	mov.w	r1, #0
 80048fc:	0159      	lsls	r1, r3, #5
 80048fe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004902:	0150      	lsls	r0, r2, #5
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	ebb2 080a 	subs.w	r8, r2, sl
 800490c:	eb63 090b 	sbc.w	r9, r3, fp
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800491c:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004920:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004924:	ebb2 0408 	subs.w	r4, r2, r8
 8004928:	eb63 0509 	sbc.w	r5, r3, r9
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	00eb      	lsls	r3, r5, #3
 8004936:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800493a:	00e2      	lsls	r2, r4, #3
 800493c:	4614      	mov	r4, r2
 800493e:	461d      	mov	r5, r3
 8004940:	eb14 030a 	adds.w	r3, r4, sl
 8004944:	603b      	str	r3, [r7, #0]
 8004946:	eb45 030b 	adc.w	r3, r5, fp
 800494a:	607b      	str	r3, [r7, #4]
 800494c:	f04f 0200 	mov.w	r2, #0
 8004950:	f04f 0300 	mov.w	r3, #0
 8004954:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004958:	4629      	mov	r1, r5
 800495a:	028b      	lsls	r3, r1, #10
 800495c:	4620      	mov	r0, r4
 800495e:	4629      	mov	r1, r5
 8004960:	4604      	mov	r4, r0
 8004962:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8004966:	4601      	mov	r1, r0
 8004968:	028a      	lsls	r2, r1, #10
 800496a:	4610      	mov	r0, r2
 800496c:	4619      	mov	r1, r3
 800496e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004970:	2200      	movs	r2, #0
 8004972:	60bb      	str	r3, [r7, #8]
 8004974:	60fa      	str	r2, [r7, #12]
 8004976:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800497a:	f7fb fc23 	bl	80001c4 <__aeabi_uldivmod>
 800497e:	4602      	mov	r2, r0
 8004980:	460b      	mov	r3, r1
 8004982:	4613      	mov	r3, r2
 8004984:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004986:	4b0b      	ldr	r3, [pc, #44]	@ (80049b4 <HAL_RCC_GetSysClockFreq+0x180>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	0c1b      	lsrs	r3, r3, #16
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	3301      	adds	r3, #1
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004996:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800499a:	fbb2 f3f3 	udiv	r3, r2, r3
 800499e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049a0:	e002      	b.n	80049a8 <HAL_RCC_GetSysClockFreq+0x174>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80049a2:	4b05      	ldr	r3, [pc, #20]	@ (80049b8 <HAL_RCC_GetSysClockFreq+0x184>)
 80049a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049a6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80049a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3740      	adds	r7, #64	@ 0x40
 80049ae:	46bd      	mov	sp, r7
 80049b0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049b4:	40023800 	.word	0x40023800
 80049b8:	00f42400 	.word	0x00f42400
 80049bc:	017d7840 	.word	0x017d7840

080049c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80049c0:	b480      	push	{r7}
 80049c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80049c4:	4b02      	ldr	r3, [pc, #8]	@ (80049d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80049c6:	681b      	ldr	r3, [r3, #0]
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bc80      	pop	{r7}
 80049ce:	4770      	bx	lr
 80049d0:	20000004 	.word	0x20000004

080049d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e07b      	b.n	8004ade <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d108      	bne.n	8004a00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049f6:	d009      	beq.n	8004a0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	61da      	str	r2, [r3, #28]
 80049fe:	e005      	b.n	8004a0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d106      	bne.n	8004a2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2200      	movs	r2, #0
 8004a22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f7fc fbd0 	bl	80011cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	689b      	ldr	r3, [r3, #8]
 8004a50:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a54:	431a      	orrs	r2, r3
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a5e:	431a      	orrs	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	691b      	ldr	r3, [r3, #16]
 8004a64:	f003 0302 	and.w	r3, r3, #2
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	431a      	orrs	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	69db      	ldr	r3, [r3, #28]
 8004a82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a1b      	ldr	r3, [r3, #32]
 8004a8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a90:	ea42 0103 	orr.w	r1, r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a98:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	430a      	orrs	r2, r1
 8004aa2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	0c1b      	lsrs	r3, r3, #16
 8004aaa:	f003 0104 	and.w	r1, r3, #4
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab2:	f003 0210 	and.w	r2, r3, #16
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	430a      	orrs	r2, r1
 8004abc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	69da      	ldr	r2, [r3, #28]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004acc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3708      	adds	r7, #8
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b088      	sub	sp, #32
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	60f8      	str	r0, [r7, #12]
 8004aee:	60b9      	str	r1, [r7, #8]
 8004af0:	603b      	str	r3, [r7, #0]
 8004af2:	4613      	mov	r3, r2
 8004af4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004af6:	f7fc fe53 	bl	80017a0 <HAL_GetTick>
 8004afa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004afc:	88fb      	ldrh	r3, [r7, #6]
 8004afe:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d001      	beq.n	8004b10 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	e12a      	b.n	8004d66 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <HAL_SPI_Transmit+0x36>
 8004b16:	88fb      	ldrh	r3, [r7, #6]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d101      	bne.n	8004b20 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e122      	b.n	8004d66 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d101      	bne.n	8004b2e <HAL_SPI_Transmit+0x48>
 8004b2a:	2302      	movs	r3, #2
 8004b2c:	e11b      	b.n	8004d66 <HAL_SPI_Transmit+0x280>
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2203      	movs	r2, #3
 8004b3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	88fa      	ldrh	r2, [r7, #6]
 8004b4e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	88fa      	ldrh	r2, [r7, #6]
 8004b54:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b7c:	d10f      	bne.n	8004b9e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b8c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b9c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba8:	2b40      	cmp	r3, #64	@ 0x40
 8004baa:	d007      	beq.n	8004bbc <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bc4:	d152      	bne.n	8004c6c <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d002      	beq.n	8004bd4 <HAL_SPI_Transmit+0xee>
 8004bce:	8b7b      	ldrh	r3, [r7, #26]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d145      	bne.n	8004c60 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd8:	881a      	ldrh	r2, [r3, #0]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004be4:	1c9a      	adds	r2, r3, #2
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	3b01      	subs	r3, #1
 8004bf2:	b29a      	uxth	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bf8:	e032      	b.n	8004c60 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f003 0302 	and.w	r3, r3, #2
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d112      	bne.n	8004c2e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c0c:	881a      	ldrh	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c18:	1c9a      	adds	r2, r3, #2
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	3b01      	subs	r3, #1
 8004c26:	b29a      	uxth	r2, r3
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c2c:	e018      	b.n	8004c60 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c2e:	f7fc fdb7 	bl	80017a0 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	683a      	ldr	r2, [r7, #0]
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d803      	bhi.n	8004c46 <HAL_SPI_Transmit+0x160>
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c44:	d102      	bne.n	8004c4c <HAL_SPI_Transmit+0x166>
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d109      	bne.n	8004c60 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e082      	b.n	8004d66 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1c7      	bne.n	8004bfa <HAL_SPI_Transmit+0x114>
 8004c6a:	e053      	b.n	8004d14 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d002      	beq.n	8004c7a <HAL_SPI_Transmit+0x194>
 8004c74:	8b7b      	ldrh	r3, [r7, #26]
 8004c76:	2b01      	cmp	r3, #1
 8004c78:	d147      	bne.n	8004d0a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	330c      	adds	r3, #12
 8004c84:	7812      	ldrb	r2, [r2, #0]
 8004c86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c8c:	1c5a      	adds	r2, r3, #1
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	3b01      	subs	r3, #1
 8004c9a:	b29a      	uxth	r2, r3
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004ca0:	e033      	b.n	8004d0a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 0302 	and.w	r3, r3, #2
 8004cac:	2b02      	cmp	r3, #2
 8004cae:	d113      	bne.n	8004cd8 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	330c      	adds	r3, #12
 8004cba:	7812      	ldrb	r2, [r2, #0]
 8004cbc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	3b01      	subs	r3, #1
 8004cd0:	b29a      	uxth	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cd6:	e018      	b.n	8004d0a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cd8:	f7fc fd62 	bl	80017a0 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d803      	bhi.n	8004cf0 <HAL_SPI_Transmit+0x20a>
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cee:	d102      	bne.n	8004cf6 <HAL_SPI_Transmit+0x210>
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d109      	bne.n	8004d0a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004d06:	2303      	movs	r3, #3
 8004d08:	e02d      	b.n	8004d66 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d1c6      	bne.n	8004ca2 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	6839      	ldr	r1, [r7, #0]
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f000 fba8 	bl	800546e <SPI_EndRxTxTransaction>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d002      	beq.n	8004d2a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10a      	bne.n	8004d48 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d32:	2300      	movs	r3, #0
 8004d34:	617b      	str	r3, [r7, #20]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	617b      	str	r3, [r7, #20]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	617b      	str	r3, [r7, #20]
 8004d46:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2200      	movs	r2, #0
 8004d54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d001      	beq.n	8004d64 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e000      	b.n	8004d66 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d64:	2300      	movs	r3, #0
  }
}
 8004d66:	4618      	mov	r0, r3
 8004d68:	3720      	adds	r7, #32
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	bd80      	pop	{r7, pc}

08004d6e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d6e:	b580      	push	{r7, lr}
 8004d70:	b088      	sub	sp, #32
 8004d72:	af02      	add	r7, sp, #8
 8004d74:	60f8      	str	r0, [r7, #12]
 8004d76:	60b9      	str	r1, [r7, #8]
 8004d78:	603b      	str	r3, [r7, #0]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d001      	beq.n	8004d8e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	e104      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d96:	d112      	bne.n	8004dbe <HAL_SPI_Receive+0x50>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10e      	bne.n	8004dbe <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2204      	movs	r2, #4
 8004da4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004da8:	88fa      	ldrh	r2, [r7, #6]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	9300      	str	r3, [sp, #0]
 8004dae:	4613      	mov	r3, r2
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	68b9      	ldr	r1, [r7, #8]
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f8f3 	bl	8004fa0 <HAL_SPI_TransmitReceive>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	e0ec      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dbe:	f7fc fcef 	bl	80017a0 <HAL_GetTick>
 8004dc2:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <HAL_SPI_Receive+0x62>
 8004dca:	88fb      	ldrh	r3, [r7, #6]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d101      	bne.n	8004dd4 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e0e1      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d101      	bne.n	8004de2 <HAL_SPI_Receive+0x74>
 8004dde:	2302      	movs	r3, #2
 8004de0:	e0da      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2201      	movs	r2, #1
 8004de6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2204      	movs	r2, #4
 8004dee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	68ba      	ldr	r2, [r7, #8]
 8004dfc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	88fa      	ldrh	r2, [r7, #6]
 8004e02:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	88fa      	ldrh	r2, [r7, #6]
 8004e08:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	689b      	ldr	r3, [r3, #8]
 8004e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e30:	d10f      	bne.n	8004e52 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e50:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e5c:	2b40      	cmp	r3, #64	@ 0x40
 8004e5e:	d007      	beq.n	8004e70 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e6e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d170      	bne.n	8004f5a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e78:	e035      	b.n	8004ee6 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d115      	bne.n	8004eb4 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f103 020c 	add.w	r2, r3, #12
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e94:	7812      	ldrb	r2, [r2, #0]
 8004e96:	b2d2      	uxtb	r2, r2
 8004e98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9e:	1c5a      	adds	r2, r3, #1
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	b29a      	uxth	r2, r3
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004eb2:	e018      	b.n	8004ee6 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004eb4:	f7fc fc74 	bl	80017a0 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	683a      	ldr	r2, [r7, #0]
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d803      	bhi.n	8004ecc <HAL_SPI_Receive+0x15e>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eca:	d102      	bne.n	8004ed2 <HAL_SPI_Receive+0x164>
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d109      	bne.n	8004ee6 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	2200      	movs	r2, #0
 8004ede:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	e058      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1c4      	bne.n	8004e7a <HAL_SPI_Receive+0x10c>
 8004ef0:	e038      	b.n	8004f64 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689b      	ldr	r3, [r3, #8]
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d113      	bne.n	8004f28 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f0a:	b292      	uxth	r2, r2
 8004f0c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f12:	1c9a      	adds	r2, r3, #2
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f26:	e018      	b.n	8004f5a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f28:	f7fc fc3a 	bl	80017a0 <HAL_GetTick>
 8004f2c:	4602      	mov	r2, r0
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	1ad3      	subs	r3, r2, r3
 8004f32:	683a      	ldr	r2, [r7, #0]
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d803      	bhi.n	8004f40 <HAL_SPI_Receive+0x1d2>
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f3e:	d102      	bne.n	8004f46 <HAL_SPI_Receive+0x1d8>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d109      	bne.n	8004f5a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f56:	2303      	movs	r3, #3
 8004f58:	e01e      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d1c6      	bne.n	8004ef2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	6839      	ldr	r1, [r7, #0]
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 fa4b 	bl	8005404 <SPI_EndRxTransaction>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d002      	beq.n	8004f7a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2220      	movs	r2, #32
 8004f78:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2201      	movs	r2, #1
 8004f7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d001      	beq.n	8004f96 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e000      	b.n	8004f98 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f96:	2300      	movs	r3, #0
  }
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3718      	adds	r7, #24
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	@ 0x28
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	60f8      	str	r0, [r7, #12]
 8004fa8:	60b9      	str	r1, [r7, #8]
 8004faa:	607a      	str	r2, [r7, #4]
 8004fac:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fb2:	f7fc fbf5 	bl	80017a0 <HAL_GetTick>
 8004fb6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fbe:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004fc6:	887b      	ldrh	r3, [r7, #2]
 8004fc8:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004fca:	7ffb      	ldrb	r3, [r7, #31]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d00c      	beq.n	8004fea <HAL_SPI_TransmitReceive+0x4a>
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fd6:	d106      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d102      	bne.n	8004fe6 <HAL_SPI_TransmitReceive+0x46>
 8004fe0:	7ffb      	ldrb	r3, [r7, #31]
 8004fe2:	2b04      	cmp	r3, #4
 8004fe4:	d001      	beq.n	8004fea <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004fe6:	2302      	movs	r3, #2
 8004fe8:	e17f      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d005      	beq.n	8004ffc <HAL_SPI_TransmitReceive+0x5c>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d002      	beq.n	8004ffc <HAL_SPI_TransmitReceive+0x5c>
 8004ff6:	887b      	ldrh	r3, [r7, #2]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e174      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005006:	2b01      	cmp	r3, #1
 8005008:	d101      	bne.n	800500e <HAL_SPI_TransmitReceive+0x6e>
 800500a:	2302      	movs	r3, #2
 800500c:	e16d      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2201      	movs	r2, #1
 8005012:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800501c:	b2db      	uxtb	r3, r3
 800501e:	2b04      	cmp	r3, #4
 8005020:	d003      	beq.n	800502a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2205      	movs	r2, #5
 8005026:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	887a      	ldrh	r2, [r7, #2]
 800503a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	887a      	ldrh	r2, [r7, #2]
 8005040:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	887a      	ldrh	r2, [r7, #2]
 800504c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	887a      	ldrh	r2, [r7, #2]
 8005052:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2200      	movs	r2, #0
 800505e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800506a:	2b40      	cmp	r3, #64	@ 0x40
 800506c:	d007      	beq.n	800507e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800507c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005086:	d17e      	bne.n	8005186 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d002      	beq.n	8005096 <HAL_SPI_TransmitReceive+0xf6>
 8005090:	8afb      	ldrh	r3, [r7, #22]
 8005092:	2b01      	cmp	r3, #1
 8005094:	d16c      	bne.n	8005170 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800509a:	881a      	ldrh	r2, [r3, #0]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a6:	1c9a      	adds	r2, r3, #2
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050ba:	e059      	b.n	8005170 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f003 0302 	and.w	r3, r3, #2
 80050c6:	2b02      	cmp	r3, #2
 80050c8:	d11b      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x162>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d016      	beq.n	8005102 <HAL_SPI_TransmitReceive+0x162>
 80050d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d113      	bne.n	8005102 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050de:	881a      	ldrh	r2, [r3, #0]
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ea:	1c9a      	adds	r2, r3, #2
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	3b01      	subs	r3, #1
 80050f8:	b29a      	uxth	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050fe:	2300      	movs	r3, #0
 8005100:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b01      	cmp	r3, #1
 800510e:	d119      	bne.n	8005144 <HAL_SPI_TransmitReceive+0x1a4>
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005114:	b29b      	uxth	r3, r3
 8005116:	2b00      	cmp	r3, #0
 8005118:	d014      	beq.n	8005144 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68da      	ldr	r2, [r3, #12]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005124:	b292      	uxth	r2, r2
 8005126:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800512c:	1c9a      	adds	r2, r3, #2
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005136:	b29b      	uxth	r3, r3
 8005138:	3b01      	subs	r3, #1
 800513a:	b29a      	uxth	r2, r3
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005140:	2301      	movs	r3, #1
 8005142:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005144:	f7fc fb2c 	bl	80017a0 <HAL_GetTick>
 8005148:	4602      	mov	r2, r0
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005150:	429a      	cmp	r2, r3
 8005152:	d80d      	bhi.n	8005170 <HAL_SPI_TransmitReceive+0x1d0>
 8005154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515a:	d009      	beq.n	8005170 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2201      	movs	r2, #1
 8005160:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e0bc      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005174:	b29b      	uxth	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d1a0      	bne.n	80050bc <HAL_SPI_TransmitReceive+0x11c>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800517e:	b29b      	uxth	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d19b      	bne.n	80050bc <HAL_SPI_TransmitReceive+0x11c>
 8005184:	e082      	b.n	800528c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <HAL_SPI_TransmitReceive+0x1f4>
 800518e:	8afb      	ldrh	r3, [r7, #22]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d171      	bne.n	8005278 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	330c      	adds	r3, #12
 800519e:	7812      	ldrb	r2, [r2, #0]
 80051a0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a6:	1c5a      	adds	r2, r3, #1
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	3b01      	subs	r3, #1
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051ba:	e05d      	b.n	8005278 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f003 0302 	and.w	r3, r3, #2
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d11c      	bne.n	8005204 <HAL_SPI_TransmitReceive+0x264>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d017      	beq.n	8005204 <HAL_SPI_TransmitReceive+0x264>
 80051d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d114      	bne.n	8005204 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	330c      	adds	r3, #12
 80051e4:	7812      	ldrb	r2, [r2, #0]
 80051e6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ec:	1c5a      	adds	r2, r3, #1
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	3b01      	subs	r3, #1
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005200:	2300      	movs	r3, #0
 8005202:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	f003 0301 	and.w	r3, r3, #1
 800520e:	2b01      	cmp	r3, #1
 8005210:	d119      	bne.n	8005246 <HAL_SPI_TransmitReceive+0x2a6>
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005216:	b29b      	uxth	r3, r3
 8005218:	2b00      	cmp	r3, #0
 800521a:	d014      	beq.n	8005246 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68da      	ldr	r2, [r3, #12]
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005226:	b2d2      	uxtb	r2, r2
 8005228:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800522e:	1c5a      	adds	r2, r3, #1
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005238:	b29b      	uxth	r3, r3
 800523a:	3b01      	subs	r3, #1
 800523c:	b29a      	uxth	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005242:	2301      	movs	r3, #1
 8005244:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005246:	f7fc faab 	bl	80017a0 <HAL_GetTick>
 800524a:	4602      	mov	r2, r0
 800524c:	6a3b      	ldr	r3, [r7, #32]
 800524e:	1ad3      	subs	r3, r2, r3
 8005250:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005252:	429a      	cmp	r2, r3
 8005254:	d803      	bhi.n	800525e <HAL_SPI_TransmitReceive+0x2be>
 8005256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525c:	d102      	bne.n	8005264 <HAL_SPI_TransmitReceive+0x2c4>
 800525e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005260:	2b00      	cmp	r3, #0
 8005262:	d109      	bne.n	8005278 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e038      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d19c      	bne.n	80051bc <HAL_SPI_TransmitReceive+0x21c>
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005286:	b29b      	uxth	r3, r3
 8005288:	2b00      	cmp	r3, #0
 800528a:	d197      	bne.n	80051bc <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800528c:	6a3a      	ldr	r2, [r7, #32]
 800528e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 f8ec 	bl	800546e <SPI_EndRxTxTransaction>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d008      	beq.n	80052ae <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2220      	movs	r2, #32
 80052a0:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e01d      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d10a      	bne.n	80052cc <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052b6:	2300      	movs	r3, #0
 80052b8:	613b      	str	r3, [r7, #16]
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d001      	beq.n	80052e8 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e000      	b.n	80052ea <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80052e8:	2300      	movs	r3, #0
  }
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3728      	adds	r7, #40	@ 0x28
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
	...

080052f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b088      	sub	sp, #32
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	603b      	str	r3, [r7, #0]
 8005300:	4613      	mov	r3, r2
 8005302:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005304:	f7fc fa4c 	bl	80017a0 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530c:	1a9b      	subs	r3, r3, r2
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	4413      	add	r3, r2
 8005312:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005314:	f7fc fa44 	bl	80017a0 <HAL_GetTick>
 8005318:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800531a:	4b39      	ldr	r3, [pc, #228]	@ (8005400 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	015b      	lsls	r3, r3, #5
 8005320:	0d1b      	lsrs	r3, r3, #20
 8005322:	69fa      	ldr	r2, [r7, #28]
 8005324:	fb02 f303 	mul.w	r3, r2, r3
 8005328:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800532a:	e054      	b.n	80053d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005332:	d050      	beq.n	80053d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005334:	f7fc fa34 	bl	80017a0 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	69bb      	ldr	r3, [r7, #24]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	69fa      	ldr	r2, [r7, #28]
 8005340:	429a      	cmp	r2, r3
 8005342:	d902      	bls.n	800534a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d13d      	bne.n	80053c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	685a      	ldr	r2, [r3, #4]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005358:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005362:	d111      	bne.n	8005388 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800536c:	d004      	beq.n	8005378 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005376:	d107      	bne.n	8005388 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005386:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800538c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005390:	d10f      	bne.n	80053b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053a0:	601a      	str	r2, [r3, #0]
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80053b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e017      	b.n	80053f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d101      	bne.n	80053d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	3b01      	subs	r3, #1
 80053d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	4013      	ands	r3, r2
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	bf0c      	ite	eq
 80053e6:	2301      	moveq	r3, #1
 80053e8:	2300      	movne	r3, #0
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	461a      	mov	r2, r3
 80053ee:	79fb      	ldrb	r3, [r7, #7]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d19b      	bne.n	800532c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3720      	adds	r7, #32
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	20000004 	.word	0x20000004

08005404 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af02      	add	r7, sp, #8
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005418:	d111      	bne.n	800543e <SPI_EndRxTransaction+0x3a>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005422:	d004      	beq.n	800542e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800542c:	d107      	bne.n	800543e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800543c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	2200      	movs	r2, #0
 8005446:	2180      	movs	r1, #128	@ 0x80
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	f7ff ff53 	bl	80052f4 <SPI_WaitFlagStateUntilTimeout>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d007      	beq.n	8005464 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005458:	f043 0220 	orr.w	r2, r3, #32
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005460:	2303      	movs	r3, #3
 8005462:	e000      	b.n	8005466 <SPI_EndRxTransaction+0x62>
  }
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800546e:	b580      	push	{r7, lr}
 8005470:	b086      	sub	sp, #24
 8005472:	af02      	add	r7, sp, #8
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	2201      	movs	r2, #1
 8005482:	2102      	movs	r1, #2
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f7ff ff35 	bl	80052f4 <SPI_WaitFlagStateUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d007      	beq.n	80054a0 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005494:	f043 0220 	orr.w	r2, r3, #32
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800549c:	2303      	movs	r3, #3
 800549e:	e013      	b.n	80054c8 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	2200      	movs	r2, #0
 80054a8:	2180      	movs	r1, #128	@ 0x80
 80054aa:	68f8      	ldr	r0, [r7, #12]
 80054ac:	f7ff ff22 	bl	80052f4 <SPI_WaitFlagStateUntilTimeout>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d007      	beq.n	80054c6 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ba:	f043 0220 	orr.w	r2, r3, #32
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e000      	b.n	80054c8 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3710      	adds	r7, #16
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d101      	bne.n	80054e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e041      	b.n	8005566 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d106      	bne.n	80054fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f7fc f858 	bl	80015ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2202      	movs	r2, #2
 8005500:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	3304      	adds	r3, #4
 800550c:	4619      	mov	r1, r3
 800550e:	4610      	mov	r0, r2
 8005510:	f000 fbae 	bl	8005c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2201      	movs	r2, #1
 8005520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2201      	movs	r2, #1
 8005530:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2201      	movs	r2, #1
 8005538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005564:	2300      	movs	r3, #0
}
 8005566:	4618      	mov	r0, r3
 8005568:	3708      	adds	r7, #8
 800556a:	46bd      	mov	sp, r7
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005570:	b480      	push	{r7}
 8005572:	b085      	sub	sp, #20
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800557e:	b2db      	uxtb	r3, r3
 8005580:	2b01      	cmp	r3, #1
 8005582:	d001      	beq.n	8005588 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005584:	2301      	movs	r3, #1
 8005586:	e04e      	b.n	8005626 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	68da      	ldr	r2, [r3, #12]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0201 	orr.w	r2, r2, #1
 800559e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a22      	ldr	r2, [pc, #136]	@ (8005630 <HAL_TIM_Base_Start_IT+0xc0>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d022      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055b2:	d01d      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005634 <HAL_TIM_Base_Start_IT+0xc4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d018      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a1d      	ldr	r2, [pc, #116]	@ (8005638 <HAL_TIM_Base_Start_IT+0xc8>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d013      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a1b      	ldr	r2, [pc, #108]	@ (800563c <HAL_TIM_Base_Start_IT+0xcc>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d00e      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005640 <HAL_TIM_Base_Start_IT+0xd0>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d009      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a18      	ldr	r2, [pc, #96]	@ (8005644 <HAL_TIM_Base_Start_IT+0xd4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d004      	beq.n	80055f0 <HAL_TIM_Base_Start_IT+0x80>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a17      	ldr	r2, [pc, #92]	@ (8005648 <HAL_TIM_Base_Start_IT+0xd8>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	d111      	bne.n	8005614 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b06      	cmp	r3, #6
 8005600:	d010      	beq.n	8005624 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f042 0201 	orr.w	r2, r2, #1
 8005610:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005612:	e007      	b.n	8005624 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0201 	orr.w	r2, r2, #1
 8005622:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	bc80      	pop	{r7}
 800562e:	4770      	bx	lr
 8005630:	40010000 	.word	0x40010000
 8005634:	40000400 	.word	0x40000400
 8005638:	40000800 	.word	0x40000800
 800563c:	40000c00 	.word	0x40000c00
 8005640:	40010400 	.word	0x40010400
 8005644:	40014000 	.word	0x40014000
 8005648:	40001800 	.word	0x40001800

0800564c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e041      	b.n	80056e2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f839 	bl	80056ea <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	3304      	adds	r3, #4
 8005688:	4619      	mov	r1, r3
 800568a:	4610      	mov	r0, r2
 800568c:	f000 faf0 	bl	8005c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2201      	movs	r2, #1
 8005694:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2201      	movs	r2, #1
 800569c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2201      	movs	r2, #1
 80056a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2201      	movs	r2, #1
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056e0:	2300      	movs	r3, #0
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3708      	adds	r7, #8
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80056ea:	b480      	push	{r7}
 80056ec:	b083      	sub	sp, #12
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80056f2:	bf00      	nop
 80056f4:	370c      	adds	r7, #12
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bc80      	pop	{r7}
 80056fa:	4770      	bx	lr

080056fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	691b      	ldr	r3, [r3, #16]
 8005712:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	f003 0302 	and.w	r3, r3, #2
 800571a:	2b00      	cmp	r3, #0
 800571c:	d020      	beq.n	8005760 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d01b      	beq.n	8005760 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f06f 0202 	mvn.w	r2, #2
 8005730:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	699b      	ldr	r3, [r3, #24]
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	2b00      	cmp	r3, #0
 8005744:	d003      	beq.n	800574e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f000 fa76 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 800574c:	e005      	b.n	800575a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 fa69 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 fa78 	bl	8005c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2200      	movs	r2, #0
 800575e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d020      	beq.n	80057ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d01b      	beq.n	80057ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f06f 0204 	mvn.w	r2, #4
 800577c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2202      	movs	r2, #2
 8005782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 fa50 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 8005798:	e005      	b.n	80057a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 fa43 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	f000 fa52 	bl	8005c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2200      	movs	r2, #0
 80057aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	f003 0308 	and.w	r3, r3, #8
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d020      	beq.n	80057f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f003 0308 	and.w	r3, r3, #8
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01b      	beq.n	80057f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0208 	mvn.w	r2, #8
 80057c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2204      	movs	r2, #4
 80057ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	f003 0303 	and.w	r3, r3, #3
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 fa2a 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fa1d 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 fa2c 	bl	8005c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	f003 0310 	and.w	r3, r3, #16
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d020      	beq.n	8005844 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f003 0310 	and.w	r3, r3, #16
 8005808:	2b00      	cmp	r3, #0
 800580a:	d01b      	beq.n	8005844 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0210 	mvn.w	r2, #16
 8005814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2208      	movs	r2, #8
 800581a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	69db      	ldr	r3, [r3, #28]
 8005822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005826:	2b00      	cmp	r3, #0
 8005828:	d003      	beq.n	8005832 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 fa04 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 8005830:	e005      	b.n	800583e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f9f7 	bl	8005c26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f000 fa06 	bl	8005c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f003 0301 	and.w	r3, r3, #1
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00c      	beq.n	8005868 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f003 0301 	and.w	r3, r3, #1
 8005854:	2b00      	cmp	r3, #0
 8005856:	d007      	beq.n	8005868 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0201 	mvn.w	r2, #1
 8005860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7fb f80e 	bl	8000884 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800586e:	2b00      	cmp	r3, #0
 8005870:	d00c      	beq.n	800588c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005884:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f000 fd6d 	bl	8006366 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f9d6 	bl	8005c5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f003 0320 	and.w	r3, r3, #32
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0320 	and.w	r3, r3, #32
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d007      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0220 	mvn.w	r2, #32
 80058cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 fd40 	bl	8006354 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058d4:	bf00      	nop
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b086      	sub	sp, #24
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	60f8      	str	r0, [r7, #12]
 80058e4:	60b9      	str	r1, [r7, #8]
 80058e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058e8:	2300      	movs	r3, #0
 80058ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058f2:	2b01      	cmp	r3, #1
 80058f4:	d101      	bne.n	80058fa <HAL_TIM_IC_ConfigChannel+0x1e>
 80058f6:	2302      	movs	r3, #2
 80058f8:	e088      	b.n	8005a0c <HAL_TIM_IC_ConfigChannel+0x130>
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d11b      	bne.n	8005940 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005918:	f000 fae6 	bl	8005ee8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699a      	ldr	r2, [r3, #24]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f022 020c 	bic.w	r2, r2, #12
 800592a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	6999      	ldr	r1, [r3, #24]
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	689a      	ldr	r2, [r3, #8]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	430a      	orrs	r2, r1
 800593c:	619a      	str	r2, [r3, #24]
 800593e:	e060      	b.n	8005a02 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2b04      	cmp	r3, #4
 8005944:	d11c      	bne.n	8005980 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005956:	f000 fb67 	bl	8006028 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	699a      	ldr	r2, [r3, #24]
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005968:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	6999      	ldr	r1, [r3, #24]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	021a      	lsls	r2, r3, #8
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	430a      	orrs	r2, r1
 800597c:	619a      	str	r2, [r3, #24]
 800597e:	e040      	b.n	8005a02 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2b08      	cmp	r3, #8
 8005984:	d11b      	bne.n	80059be <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005996:	f000 fbb2 	bl	80060fe <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69da      	ldr	r2, [r3, #28]
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f022 020c 	bic.w	r2, r2, #12
 80059a8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	69d9      	ldr	r1, [r3, #28]
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	430a      	orrs	r2, r1
 80059ba:	61da      	str	r2, [r3, #28]
 80059bc:	e021      	b.n	8005a02 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b0c      	cmp	r3, #12
 80059c2:	d11c      	bne.n	80059fe <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80059d4:	f000 fbce 	bl	8006174 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	69da      	ldr	r2, [r3, #28]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80059e6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	69d9      	ldr	r1, [r3, #28]
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	021a      	lsls	r2, r3, #8
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	430a      	orrs	r2, r1
 80059fa:	61da      	str	r2, [r3, #28]
 80059fc:	e001      	b.n	8005a02 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80059fe:	2301      	movs	r3, #1
 8005a00:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3718      	adds	r7, #24
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
 8005a1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d101      	bne.n	8005a30 <HAL_TIM_ConfigClockSource+0x1c>
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e0b4      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x186>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2201      	movs	r2, #1
 8005a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2202      	movs	r2, #2
 8005a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005a4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a56:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	68ba      	ldr	r2, [r7, #8]
 8005a5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a68:	d03e      	beq.n	8005ae8 <HAL_TIM_ConfigClockSource+0xd4>
 8005a6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a6e:	f200 8087 	bhi.w	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a76:	f000 8086 	beq.w	8005b86 <HAL_TIM_ConfigClockSource+0x172>
 8005a7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a7e:	d87f      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a80:	2b70      	cmp	r3, #112	@ 0x70
 8005a82:	d01a      	beq.n	8005aba <HAL_TIM_ConfigClockSource+0xa6>
 8005a84:	2b70      	cmp	r3, #112	@ 0x70
 8005a86:	d87b      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a88:	2b60      	cmp	r3, #96	@ 0x60
 8005a8a:	d050      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0x11a>
 8005a8c:	2b60      	cmp	r3, #96	@ 0x60
 8005a8e:	d877      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a90:	2b50      	cmp	r3, #80	@ 0x50
 8005a92:	d03c      	beq.n	8005b0e <HAL_TIM_ConfigClockSource+0xfa>
 8005a94:	2b50      	cmp	r3, #80	@ 0x50
 8005a96:	d873      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d058      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0x13a>
 8005a9c:	2b40      	cmp	r3, #64	@ 0x40
 8005a9e:	d86f      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b30      	cmp	r3, #48	@ 0x30
 8005aa2:	d064      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005aa4:	2b30      	cmp	r3, #48	@ 0x30
 8005aa6:	d86b      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b20      	cmp	r3, #32
 8005aaa:	d060      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005aac:	2b20      	cmp	r3, #32
 8005aae:	d867      	bhi.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d05c      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005ab4:	2b10      	cmp	r3, #16
 8005ab6:	d05a      	beq.n	8005b6e <HAL_TIM_ConfigClockSource+0x15a>
 8005ab8:	e062      	b.n	8005b80 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005aca:	f000 fba9 	bl	8006220 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005adc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	609a      	str	r2, [r3, #8]
      break;
 8005ae6:	e04f      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005af8:	f000 fb92 	bl	8006220 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b0a:	609a      	str	r2, [r3, #8]
      break;
 8005b0c:	e03c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	f000 fa56 	bl	8005fcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2150      	movs	r1, #80	@ 0x50
 8005b26:	4618      	mov	r0, r3
 8005b28:	f000 fb60 	bl	80061ec <TIM_ITRx_SetConfig>
      break;
 8005b2c:	e02c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b3a:	461a      	mov	r2, r3
 8005b3c:	f000 fab0 	bl	80060a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2160      	movs	r1, #96	@ 0x60
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fb50 	bl	80061ec <TIM_ITRx_SetConfig>
      break;
 8005b4c:	e01c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	f000 fa36 	bl	8005fcc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	2140      	movs	r1, #64	@ 0x40
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 fb40 	bl	80061ec <TIM_ITRx_SetConfig>
      break;
 8005b6c:	e00c      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4619      	mov	r1, r3
 8005b78:	4610      	mov	r0, r2
 8005b7a:	f000 fb37 	bl	80061ec <TIM_ITRx_SetConfig>
      break;
 8005b7e:	e003      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	73fb      	strb	r3, [r7, #15]
      break;
 8005b84:	e000      	b.n	8005b88 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2201      	movs	r2, #1
 8005b8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}

08005ba2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005ba2:	b580      	push	{r7, lr}
 8005ba4:	b082      	sub	sp, #8
 8005ba6:	af00      	add	r7, sp, #0
 8005ba8:	6078      	str	r0, [r7, #4]
 8005baa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d101      	bne.n	8005bba <HAL_TIM_SlaveConfigSynchro+0x18>
 8005bb6:	2302      	movs	r3, #2
 8005bb8:	e031      	b.n	8005c1e <HAL_TIM_SlaveConfigSynchro+0x7c>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2202      	movs	r2, #2
 8005bc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8005bca:	6839      	ldr	r1, [r7, #0]
 8005bcc:	6878      	ldr	r0, [r7, #4]
 8005bce:	f000 f8f9 	bl	8005dc4 <TIM_SlaveTimer_SetConfig>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d009      	beq.n	8005bec <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8005be8:	2301      	movs	r3, #1
 8005bea:	e018      	b.n	8005c1e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bfa:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c0a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c1c:	2300      	movs	r3, #0
}
 8005c1e:	4618      	mov	r0, r3
 8005c20:	3708      	adds	r7, #8
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bc80      	pop	{r7}
 8005c36:	4770      	bx	lr

08005c38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	bc80      	pop	{r7}
 8005c48:	4770      	bx	lr

08005c4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c4a:	b480      	push	{r7}
 8005c4c:	b083      	sub	sp, #12
 8005c4e:	af00      	add	r7, sp, #0
 8005c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c52:	bf00      	nop
 8005c54:	370c      	adds	r7, #12
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bc80      	pop	{r7}
 8005c5a:	4770      	bx	lr

08005c5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c64:	bf00      	nop
 8005c66:	370c      	adds	r7, #12
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	bc80      	pop	{r7}
 8005c6c:	4770      	bx	lr
	...

08005c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a45      	ldr	r2, [pc, #276]	@ (8005d98 <TIM_Base_SetConfig+0x128>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d013      	beq.n	8005cb0 <TIM_Base_SetConfig+0x40>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8e:	d00f      	beq.n	8005cb0 <TIM_Base_SetConfig+0x40>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a42      	ldr	r2, [pc, #264]	@ (8005d9c <TIM_Base_SetConfig+0x12c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d00b      	beq.n	8005cb0 <TIM_Base_SetConfig+0x40>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a41      	ldr	r2, [pc, #260]	@ (8005da0 <TIM_Base_SetConfig+0x130>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d007      	beq.n	8005cb0 <TIM_Base_SetConfig+0x40>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a40      	ldr	r2, [pc, #256]	@ (8005da4 <TIM_Base_SetConfig+0x134>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d003      	beq.n	8005cb0 <TIM_Base_SetConfig+0x40>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	4a3f      	ldr	r2, [pc, #252]	@ (8005da8 <TIM_Base_SetConfig+0x138>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d108      	bne.n	8005cc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	68fa      	ldr	r2, [r7, #12]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a34      	ldr	r2, [pc, #208]	@ (8005d98 <TIM_Base_SetConfig+0x128>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d02b      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cd0:	d027      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a31      	ldr	r2, [pc, #196]	@ (8005d9c <TIM_Base_SetConfig+0x12c>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d023      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a30      	ldr	r2, [pc, #192]	@ (8005da0 <TIM_Base_SetConfig+0x130>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d01f      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8005da4 <TIM_Base_SetConfig+0x134>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d01b      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a2e      	ldr	r2, [pc, #184]	@ (8005da8 <TIM_Base_SetConfig+0x138>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d017      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8005dac <TIM_Base_SetConfig+0x13c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d013      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a2c      	ldr	r2, [pc, #176]	@ (8005db0 <TIM_Base_SetConfig+0x140>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d00f      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a2b      	ldr	r2, [pc, #172]	@ (8005db4 <TIM_Base_SetConfig+0x144>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00b      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a2a      	ldr	r2, [pc, #168]	@ (8005db8 <TIM_Base_SetConfig+0x148>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d007      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a29      	ldr	r2, [pc, #164]	@ (8005dbc <TIM_Base_SetConfig+0x14c>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d003      	beq.n	8005d22 <TIM_Base_SetConfig+0xb2>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a28      	ldr	r2, [pc, #160]	@ (8005dc0 <TIM_Base_SetConfig+0x150>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d108      	bne.n	8005d34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	689a      	ldr	r2, [r3, #8]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a0f      	ldr	r2, [pc, #60]	@ (8005d98 <TIM_Base_SetConfig+0x128>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d003      	beq.n	8005d68 <TIM_Base_SetConfig+0xf8>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a11      	ldr	r2, [pc, #68]	@ (8005da8 <TIM_Base_SetConfig+0x138>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d103      	bne.n	8005d70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	691a      	ldr	r2, [r3, #16]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	691b      	ldr	r3, [r3, #16]
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d105      	bne.n	8005d8e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	f023 0201 	bic.w	r2, r3, #1
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	611a      	str	r2, [r3, #16]
  }
}
 8005d8e:	bf00      	nop
 8005d90:	3714      	adds	r7, #20
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bc80      	pop	{r7}
 8005d96:	4770      	bx	lr
 8005d98:	40010000 	.word	0x40010000
 8005d9c:	40000400 	.word	0x40000400
 8005da0:	40000800 	.word	0x40000800
 8005da4:	40000c00 	.word	0x40000c00
 8005da8:	40010400 	.word	0x40010400
 8005dac:	40014000 	.word	0x40014000
 8005db0:	40014400 	.word	0x40014400
 8005db4:	40014800 	.word	0x40014800
 8005db8:	40001800 	.word	0x40001800
 8005dbc:	40001c00 	.word	0x40001c00
 8005dc0:	40002000 	.word	0x40002000

08005dc4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b086      	sub	sp, #24
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	f023 0307 	bic.w	r3, r3, #7
 8005df2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	2b70      	cmp	r3, #112	@ 0x70
 8005e0c:	d01a      	beq.n	8005e44 <TIM_SlaveTimer_SetConfig+0x80>
 8005e0e:	2b70      	cmp	r3, #112	@ 0x70
 8005e10:	d860      	bhi.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
 8005e12:	2b60      	cmp	r3, #96	@ 0x60
 8005e14:	d054      	beq.n	8005ec0 <TIM_SlaveTimer_SetConfig+0xfc>
 8005e16:	2b60      	cmp	r3, #96	@ 0x60
 8005e18:	d85c      	bhi.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
 8005e1a:	2b50      	cmp	r3, #80	@ 0x50
 8005e1c:	d046      	beq.n	8005eac <TIM_SlaveTimer_SetConfig+0xe8>
 8005e1e:	2b50      	cmp	r3, #80	@ 0x50
 8005e20:	d858      	bhi.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
 8005e22:	2b40      	cmp	r3, #64	@ 0x40
 8005e24:	d019      	beq.n	8005e5a <TIM_SlaveTimer_SetConfig+0x96>
 8005e26:	2b40      	cmp	r3, #64	@ 0x40
 8005e28:	d854      	bhi.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
 8005e2a:	2b30      	cmp	r3, #48	@ 0x30
 8005e2c:	d055      	beq.n	8005eda <TIM_SlaveTimer_SetConfig+0x116>
 8005e2e:	2b30      	cmp	r3, #48	@ 0x30
 8005e30:	d850      	bhi.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
 8005e32:	2b20      	cmp	r3, #32
 8005e34:	d051      	beq.n	8005eda <TIM_SlaveTimer_SetConfig+0x116>
 8005e36:	2b20      	cmp	r3, #32
 8005e38:	d84c      	bhi.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d04d      	beq.n	8005eda <TIM_SlaveTimer_SetConfig+0x116>
 8005e3e:	2b10      	cmp	r3, #16
 8005e40:	d04b      	beq.n	8005eda <TIM_SlaveTimer_SetConfig+0x116>
 8005e42:	e047      	b.n	8005ed4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8005e54:	f000 f9e4 	bl	8006220 <TIM_ETR_SetConfig>
      break;
 8005e58:	e040      	b.n	8005edc <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b05      	cmp	r3, #5
 8005e60:	d101      	bne.n	8005e66 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005e62:	2301      	movs	r3, #1
 8005e64:	e03b      	b.n	8005ede <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	6a1b      	ldr	r3, [r3, #32]
 8005e6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6a1a      	ldr	r2, [r3, #32]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0201 	bic.w	r2, r2, #1
 8005e7c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	699b      	ldr	r3, [r3, #24]
 8005e84:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e8c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	691b      	ldr	r3, [r3, #16]
 8005e92:	011b      	lsls	r3, r3, #4
 8005e94:	68ba      	ldr	r2, [r7, #8]
 8005e96:	4313      	orrs	r3, r2
 8005e98:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	68fa      	ldr	r2, [r7, #12]
 8005ea8:	621a      	str	r2, [r3, #32]
      break;
 8005eaa:	e017      	b.n	8005edc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eb8:	461a      	mov	r2, r3
 8005eba:	f000 f887 	bl	8005fcc <TIM_TI1_ConfigInputStage>
      break;
 8005ebe:	e00d      	b.n	8005edc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ecc:	461a      	mov	r2, r3
 8005ece:	f000 f8e7 	bl	80060a0 <TIM_TI2_ConfigInputStage>
      break;
 8005ed2:	e003      	b.n	8005edc <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ed8:	e000      	b.n	8005edc <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005eda:	bf00      	nop
  }

  return status;
 8005edc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3718      	adds	r7, #24
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
	...

08005ee8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b087      	sub	sp, #28
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	607a      	str	r2, [r7, #4]
 8005ef4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f023 0201 	bic.w	r2, r3, #1
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4a27      	ldr	r2, [pc, #156]	@ (8005fb0 <TIM_TI1_SetConfig+0xc8>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d01b      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f1c:	d017      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	4a24      	ldr	r2, [pc, #144]	@ (8005fb4 <TIM_TI1_SetConfig+0xcc>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d013      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	4a23      	ldr	r2, [pc, #140]	@ (8005fb8 <TIM_TI1_SetConfig+0xd0>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d00f      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4a22      	ldr	r2, [pc, #136]	@ (8005fbc <TIM_TI1_SetConfig+0xd4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00b      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	4a21      	ldr	r2, [pc, #132]	@ (8005fc0 <TIM_TI1_SetConfig+0xd8>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	4a20      	ldr	r2, [pc, #128]	@ (8005fc4 <TIM_TI1_SetConfig+0xdc>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d003      	beq.n	8005f4e <TIM_TI1_SetConfig+0x66>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	4a1f      	ldr	r2, [pc, #124]	@ (8005fc8 <TIM_TI1_SetConfig+0xe0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d101      	bne.n	8005f52 <TIM_TI1_SetConfig+0x6a>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e000      	b.n	8005f54 <TIM_TI1_SetConfig+0x6c>
 8005f52:	2300      	movs	r3, #0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d008      	beq.n	8005f6a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f023 0303 	bic.w	r3, r3, #3
 8005f5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005f60:	697a      	ldr	r2, [r7, #20]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	617b      	str	r3, [r7, #20]
 8005f68:	e003      	b.n	8005f72 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f043 0301 	orr.w	r3, r3, #1
 8005f70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	011b      	lsls	r3, r3, #4
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	697a      	ldr	r2, [r7, #20]
 8005f82:	4313      	orrs	r3, r2
 8005f84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005f86:	693b      	ldr	r3, [r7, #16]
 8005f88:	f023 030a 	bic.w	r3, r3, #10
 8005f8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	f003 030a 	and.w	r3, r3, #10
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	4313      	orrs	r3, r2
 8005f98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	693a      	ldr	r2, [r7, #16]
 8005fa4:	621a      	str	r2, [r3, #32]
}
 8005fa6:	bf00      	nop
 8005fa8:	371c      	adds	r7, #28
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bc80      	pop	{r7}
 8005fae:	4770      	bx	lr
 8005fb0:	40010000 	.word	0x40010000
 8005fb4:	40000400 	.word	0x40000400
 8005fb8:	40000800 	.word	0x40000800
 8005fbc:	40000c00 	.word	0x40000c00
 8005fc0:	40010400 	.word	0x40010400
 8005fc4:	40014000 	.word	0x40014000
 8005fc8:	40001800 	.word	0x40001800

08005fcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b087      	sub	sp, #28
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	60f8      	str	r0, [r7, #12]
 8005fd4:	60b9      	str	r1, [r7, #8]
 8005fd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6a1b      	ldr	r3, [r3, #32]
 8005fdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	f023 0201 	bic.w	r2, r3, #1
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	699b      	ldr	r3, [r3, #24]
 8005fee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ff0:	693b      	ldr	r3, [r7, #16]
 8005ff2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ff6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	011b      	lsls	r3, r3, #4
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	4313      	orrs	r3, r2
 8006000:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	f023 030a 	bic.w	r3, r3, #10
 8006008:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	4313      	orrs	r3, r2
 8006010:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	693a      	ldr	r2, [r7, #16]
 8006016:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	621a      	str	r2, [r3, #32]
}
 800601e:	bf00      	nop
 8006020:	371c      	adds	r7, #28
 8006022:	46bd      	mov	sp, r7
 8006024:	bc80      	pop	{r7}
 8006026:	4770      	bx	lr

08006028 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006028:	b480      	push	{r7}
 800602a:	b087      	sub	sp, #28
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
 8006034:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6a1b      	ldr	r3, [r3, #32]
 8006040:	f023 0210 	bic.w	r2, r3, #16
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	699b      	ldr	r3, [r3, #24]
 800604c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006054:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	021b      	lsls	r3, r3, #8
 800605a:	693a      	ldr	r2, [r7, #16]
 800605c:	4313      	orrs	r3, r2
 800605e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	031b      	lsls	r3, r3, #12
 800606c:	b29b      	uxth	r3, r3
 800606e:	693a      	ldr	r2, [r7, #16]
 8006070:	4313      	orrs	r3, r2
 8006072:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800607a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	011b      	lsls	r3, r3, #4
 8006080:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4313      	orrs	r3, r2
 8006088:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	621a      	str	r2, [r3, #32]
}
 8006096:	bf00      	nop
 8006098:	371c      	adds	r7, #28
 800609a:	46bd      	mov	sp, r7
 800609c:	bc80      	pop	{r7}
 800609e:	4770      	bx	lr

080060a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b087      	sub	sp, #28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a1b      	ldr	r3, [r3, #32]
 80060b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6a1b      	ldr	r3, [r3, #32]
 80060b6:	f023 0210 	bic.w	r2, r3, #16
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	031b      	lsls	r3, r3, #12
 80060d0:	693a      	ldr	r2, [r7, #16]
 80060d2:	4313      	orrs	r3, r2
 80060d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	011b      	lsls	r3, r3, #4
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	697a      	ldr	r2, [r7, #20]
 80060f2:	621a      	str	r2, [r3, #32]
}
 80060f4:	bf00      	nop
 80060f6:	371c      	adds	r7, #28
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bc80      	pop	{r7}
 80060fc:	4770      	bx	lr

080060fe <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80060fe:	b480      	push	{r7}
 8006100:	b087      	sub	sp, #28
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
 800610a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6a1b      	ldr	r3, [r3, #32]
 8006110:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	f023 0303 	bic.w	r3, r3, #3
 800612a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800612c:	693a      	ldr	r2, [r7, #16]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800613a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	b2db      	uxtb	r3, r3
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	4313      	orrs	r3, r2
 8006146:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800614e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	693a      	ldr	r2, [r7, #16]
 8006162:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	697a      	ldr	r2, [r7, #20]
 8006168:	621a      	str	r2, [r3, #32]
}
 800616a:	bf00      	nop
 800616c:	371c      	adds	r7, #28
 800616e:	46bd      	mov	sp, r7
 8006170:	bc80      	pop	{r7}
 8006172:	4770      	bx	lr

08006174 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
 8006180:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	6a1b      	ldr	r3, [r3, #32]
 8006186:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6a1b      	ldr	r3, [r3, #32]
 800618c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	69db      	ldr	r3, [r3, #28]
 8006198:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061a0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	021b      	lsls	r3, r3, #8
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	031b      	lsls	r3, r3, #12
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	693a      	ldr	r2, [r7, #16]
 80061bc:	4313      	orrs	r3, r2
 80061be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80061c6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	031b      	lsls	r3, r3, #12
 80061cc:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	4313      	orrs	r3, r2
 80061d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	693a      	ldr	r2, [r7, #16]
 80061da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	697a      	ldr	r2, [r7, #20]
 80061e0:	621a      	str	r2, [r3, #32]
}
 80061e2:	bf00      	nop
 80061e4:	371c      	adds	r7, #28
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bc80      	pop	{r7}
 80061ea:	4770      	bx	lr

080061ec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006202:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006204:	683a      	ldr	r2, [r7, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	4313      	orrs	r3, r2
 800620a:	f043 0307 	orr.w	r3, r3, #7
 800620e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	609a      	str	r2, [r3, #8]
}
 8006216:	bf00      	nop
 8006218:	3714      	adds	r7, #20
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr

08006220 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006220:	b480      	push	{r7}
 8006222:	b087      	sub	sp, #28
 8006224:	af00      	add	r7, sp, #0
 8006226:	60f8      	str	r0, [r7, #12]
 8006228:	60b9      	str	r1, [r7, #8]
 800622a:	607a      	str	r2, [r7, #4]
 800622c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006234:	697b      	ldr	r3, [r7, #20]
 8006236:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800623a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	021a      	lsls	r2, r3, #8
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	431a      	orrs	r2, r3
 8006244:	68bb      	ldr	r3, [r7, #8]
 8006246:	4313      	orrs	r3, r2
 8006248:	697a      	ldr	r2, [r7, #20]
 800624a:	4313      	orrs	r3, r2
 800624c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	697a      	ldr	r2, [r7, #20]
 8006252:	609a      	str	r2, [r3, #8]
}
 8006254:	bf00      	nop
 8006256:	371c      	adds	r7, #28
 8006258:	46bd      	mov	sp, r7
 800625a:	bc80      	pop	{r7}
 800625c:	4770      	bx	lr
	...

08006260 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006260:	b480      	push	{r7}
 8006262:	b085      	sub	sp, #20
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
 8006268:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006270:	2b01      	cmp	r3, #1
 8006272:	d101      	bne.n	8006278 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006274:	2302      	movs	r3, #2
 8006276:	e05a      	b.n	800632e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2201      	movs	r2, #1
 800627c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2202      	movs	r2, #2
 8006284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800629e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	4313      	orrs	r3, r2
 80062a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a20      	ldr	r2, [pc, #128]	@ (8006338 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d022      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062c4:	d01d      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a1c      	ldr	r2, [pc, #112]	@ (800633c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d018      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a1a      	ldr	r2, [pc, #104]	@ (8006340 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d013      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a19      	ldr	r2, [pc, #100]	@ (8006344 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d00e      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a17      	ldr	r2, [pc, #92]	@ (8006348 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d009      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a16      	ldr	r2, [pc, #88]	@ (800634c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d004      	beq.n	8006302 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a14      	ldr	r2, [pc, #80]	@ (8006350 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d10c      	bne.n	800631c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006308:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	68ba      	ldr	r2, [r7, #8]
 8006310:	4313      	orrs	r3, r2
 8006312:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2201      	movs	r2, #1
 8006320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800632c:	2300      	movs	r3, #0
}
 800632e:	4618      	mov	r0, r3
 8006330:	3714      	adds	r7, #20
 8006332:	46bd      	mov	sp, r7
 8006334:	bc80      	pop	{r7}
 8006336:	4770      	bx	lr
 8006338:	40010000 	.word	0x40010000
 800633c:	40000400 	.word	0x40000400
 8006340:	40000800 	.word	0x40000800
 8006344:	40000c00 	.word	0x40000c00
 8006348:	40010400 	.word	0x40010400
 800634c:	40014000 	.word	0x40014000
 8006350:	40001800 	.word	0x40001800

08006354 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	bc80      	pop	{r7}
 8006364:	4770      	bx	lr

08006366 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006366:	b480      	push	{r7}
 8006368:	b083      	sub	sp, #12
 800636a:	af00      	add	r7, sp, #0
 800636c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800636e:	bf00      	nop
 8006370:	370c      	adds	r7, #12
 8006372:	46bd      	mov	sp, r7
 8006374:	bc80      	pop	{r7}
 8006376:	4770      	bx	lr

08006378 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006378:	b084      	sub	sp, #16
 800637a:	b580      	push	{r7, lr}
 800637c:	b084      	sub	sp, #16
 800637e:	af00      	add	r7, sp, #0
 8006380:	6078      	str	r0, [r7, #4]
 8006382:	f107 001c 	add.w	r0, r7, #28
 8006386:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800638a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800638e:	2b01      	cmp	r3, #1
 8006390:	d123      	bne.n	80063da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006396:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80063a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80063ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80063be:	2b01      	cmp	r3, #1
 80063c0:	d105      	bne.n	80063ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	68db      	ldr	r3, [r3, #12]
 80063c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f001 fac0 	bl	8007954 <USB_CoreReset>
 80063d4:	4603      	mov	r3, r0
 80063d6:	73fb      	strb	r3, [r7, #15]
 80063d8:	e010      	b.n	80063fc <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	68db      	ldr	r3, [r3, #12]
 80063de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f001 fab4 	bl	8007954 <USB_CoreReset>
 80063ec:	4603      	mov	r3, r0
 80063ee:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80063fc:	7fbb      	ldrb	r3, [r7, #30]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d10b      	bne.n	800641a <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	689b      	ldr	r3, [r3, #8]
 8006406:	f043 0206 	orr.w	r2, r3, #6
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	689b      	ldr	r3, [r3, #8]
 8006412:	f043 0220 	orr.w	r2, r3, #32
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800641a:	7bfb      	ldrb	r3, [r7, #15]
}
 800641c:	4618      	mov	r0, r3
 800641e:	3710      	adds	r7, #16
 8006420:	46bd      	mov	sp, r7
 8006422:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006426:	b004      	add	sp, #16
 8006428:	4770      	bx	lr
	...

0800642c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	4613      	mov	r3, r2
 8006438:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800643a:	79fb      	ldrb	r3, [r7, #7]
 800643c:	2b02      	cmp	r3, #2
 800643e:	d165      	bne.n	800650c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	4a41      	ldr	r2, [pc, #260]	@ (8006548 <USB_SetTurnaroundTime+0x11c>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d906      	bls.n	8006456 <USB_SetTurnaroundTime+0x2a>
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	4a40      	ldr	r2, [pc, #256]	@ (800654c <USB_SetTurnaroundTime+0x120>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d202      	bcs.n	8006456 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006450:	230f      	movs	r3, #15
 8006452:	617b      	str	r3, [r7, #20]
 8006454:	e062      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	4a3c      	ldr	r2, [pc, #240]	@ (800654c <USB_SetTurnaroundTime+0x120>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d306      	bcc.n	800646c <USB_SetTurnaroundTime+0x40>
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	4a3b      	ldr	r2, [pc, #236]	@ (8006550 <USB_SetTurnaroundTime+0x124>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d202      	bcs.n	800646c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006466:	230e      	movs	r3, #14
 8006468:	617b      	str	r3, [r7, #20]
 800646a:	e057      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	4a38      	ldr	r2, [pc, #224]	@ (8006550 <USB_SetTurnaroundTime+0x124>)
 8006470:	4293      	cmp	r3, r2
 8006472:	d306      	bcc.n	8006482 <USB_SetTurnaroundTime+0x56>
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	4a37      	ldr	r2, [pc, #220]	@ (8006554 <USB_SetTurnaroundTime+0x128>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d202      	bcs.n	8006482 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800647c:	230d      	movs	r3, #13
 800647e:	617b      	str	r3, [r7, #20]
 8006480:	e04c      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	4a33      	ldr	r2, [pc, #204]	@ (8006554 <USB_SetTurnaroundTime+0x128>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d306      	bcc.n	8006498 <USB_SetTurnaroundTime+0x6c>
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	4a32      	ldr	r2, [pc, #200]	@ (8006558 <USB_SetTurnaroundTime+0x12c>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d802      	bhi.n	8006498 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006492:	230c      	movs	r3, #12
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	e041      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4a2f      	ldr	r2, [pc, #188]	@ (8006558 <USB_SetTurnaroundTime+0x12c>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d906      	bls.n	80064ae <USB_SetTurnaroundTime+0x82>
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4a2e      	ldr	r2, [pc, #184]	@ (800655c <USB_SetTurnaroundTime+0x130>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d802      	bhi.n	80064ae <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80064a8:	230b      	movs	r3, #11
 80064aa:	617b      	str	r3, [r7, #20]
 80064ac:	e036      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80064ae:	68bb      	ldr	r3, [r7, #8]
 80064b0:	4a2a      	ldr	r2, [pc, #168]	@ (800655c <USB_SetTurnaroundTime+0x130>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d906      	bls.n	80064c4 <USB_SetTurnaroundTime+0x98>
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	4a29      	ldr	r2, [pc, #164]	@ (8006560 <USB_SetTurnaroundTime+0x134>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d802      	bhi.n	80064c4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80064be:	230a      	movs	r3, #10
 80064c0:	617b      	str	r3, [r7, #20]
 80064c2:	e02b      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	4a26      	ldr	r2, [pc, #152]	@ (8006560 <USB_SetTurnaroundTime+0x134>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d906      	bls.n	80064da <USB_SetTurnaroundTime+0xae>
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	4a25      	ldr	r2, [pc, #148]	@ (8006564 <USB_SetTurnaroundTime+0x138>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d202      	bcs.n	80064da <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80064d4:	2309      	movs	r3, #9
 80064d6:	617b      	str	r3, [r7, #20]
 80064d8:	e020      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	4a21      	ldr	r2, [pc, #132]	@ (8006564 <USB_SetTurnaroundTime+0x138>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d306      	bcc.n	80064f0 <USB_SetTurnaroundTime+0xc4>
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	4a20      	ldr	r2, [pc, #128]	@ (8006568 <USB_SetTurnaroundTime+0x13c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d802      	bhi.n	80064f0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80064ea:	2308      	movs	r3, #8
 80064ec:	617b      	str	r3, [r7, #20]
 80064ee:	e015      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	4a1d      	ldr	r2, [pc, #116]	@ (8006568 <USB_SetTurnaroundTime+0x13c>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d906      	bls.n	8006506 <USB_SetTurnaroundTime+0xda>
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	4a1c      	ldr	r2, [pc, #112]	@ (800656c <USB_SetTurnaroundTime+0x140>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d202      	bcs.n	8006506 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006500:	2307      	movs	r3, #7
 8006502:	617b      	str	r3, [r7, #20]
 8006504:	e00a      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006506:	2306      	movs	r3, #6
 8006508:	617b      	str	r3, [r7, #20]
 800650a:	e007      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800650c:	79fb      	ldrb	r3, [r7, #7]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d102      	bne.n	8006518 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006512:	2309      	movs	r3, #9
 8006514:	617b      	str	r3, [r7, #20]
 8006516:	e001      	b.n	800651c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006518:	2309      	movs	r3, #9
 800651a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	68da      	ldr	r2, [r3, #12]
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	029b      	lsls	r3, r3, #10
 8006530:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006534:	431a      	orrs	r2, r3
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	371c      	adds	r7, #28
 8006540:	46bd      	mov	sp, r7
 8006542:	bc80      	pop	{r7}
 8006544:	4770      	bx	lr
 8006546:	bf00      	nop
 8006548:	00d8acbf 	.word	0x00d8acbf
 800654c:	00e4e1c0 	.word	0x00e4e1c0
 8006550:	00f42400 	.word	0x00f42400
 8006554:	01067380 	.word	0x01067380
 8006558:	011a499f 	.word	0x011a499f
 800655c:	01312cff 	.word	0x01312cff
 8006560:	014ca43f 	.word	0x014ca43f
 8006564:	016e3600 	.word	0x016e3600
 8006568:	01a6ab1f 	.word	0x01a6ab1f
 800656c:	01e84800 	.word	0x01e84800

08006570 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006570:	b480      	push	{r7}
 8006572:	b083      	sub	sp, #12
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	689b      	ldr	r3, [r3, #8]
 800657c:	f043 0201 	orr.w	r2, r3, #1
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	370c      	adds	r7, #12
 800658a:	46bd      	mov	sp, r7
 800658c:	bc80      	pop	{r7}
 800658e:	4770      	bx	lr

08006590 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f023 0201 	bic.w	r2, r3, #1
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	370c      	adds	r7, #12
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bc80      	pop	{r7}
 80065ae:	4770      	bx	lr

080065b0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	460b      	mov	r3, r1
 80065ba:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68db      	ldr	r3, [r3, #12]
 80065c4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80065cc:	78fb      	ldrb	r3, [r7, #3]
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d115      	bne.n	80065fe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68db      	ldr	r3, [r3, #12]
 80065d6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80065de:	200a      	movs	r0, #10
 80065e0:	f7fb f8e8 	bl	80017b4 <HAL_Delay>
      ms += 10U;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	330a      	adds	r3, #10
 80065e8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f001 f926 	bl	800783c <USB_GetMode>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b01      	cmp	r3, #1
 80065f4:	d01e      	beq.n	8006634 <USB_SetCurrentMode+0x84>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	2bc7      	cmp	r3, #199	@ 0xc7
 80065fa:	d9f0      	bls.n	80065de <USB_SetCurrentMode+0x2e>
 80065fc:	e01a      	b.n	8006634 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80065fe:	78fb      	ldrb	r3, [r7, #3]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d115      	bne.n	8006630 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006610:	200a      	movs	r0, #10
 8006612:	f7fb f8cf 	bl	80017b4 <HAL_Delay>
      ms += 10U;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	330a      	adds	r3, #10
 800661a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800661c:	6878      	ldr	r0, [r7, #4]
 800661e:	f001 f90d 	bl	800783c <USB_GetMode>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d005      	beq.n	8006634 <USB_SetCurrentMode+0x84>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2bc7      	cmp	r3, #199	@ 0xc7
 800662c:	d9f0      	bls.n	8006610 <USB_SetCurrentMode+0x60>
 800662e:	e001      	b.n	8006634 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e005      	b.n	8006640 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2bc8      	cmp	r3, #200	@ 0xc8
 8006638:	d101      	bne.n	800663e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800663a:	2301      	movs	r3, #1
 800663c:	e000      	b.n	8006640 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3710      	adds	r7, #16
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006648:	b084      	sub	sp, #16
 800664a:	b580      	push	{r7, lr}
 800664c:	b086      	sub	sp, #24
 800664e:	af00      	add	r7, sp, #0
 8006650:	6078      	str	r0, [r7, #4]
 8006652:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006656:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800665a:	2300      	movs	r3, #0
 800665c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006662:	2300      	movs	r3, #0
 8006664:	613b      	str	r3, [r7, #16]
 8006666:	e009      	b.n	800667c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006668:	687a      	ldr	r2, [r7, #4]
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	3340      	adds	r3, #64	@ 0x40
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	4413      	add	r3, r2
 8006672:	2200      	movs	r2, #0
 8006674:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	3301      	adds	r3, #1
 800667a:	613b      	str	r3, [r7, #16]
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	2b0e      	cmp	r3, #14
 8006680:	d9f2      	bls.n	8006668 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006682:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006686:	2b00      	cmp	r3, #0
 8006688:	d11c      	bne.n	80066c4 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	68fa      	ldr	r2, [r7, #12]
 8006694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006698:	f043 0302 	orr.w	r3, r3, #2
 800669c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066a2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ae:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ba:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	639a      	str	r2, [r3, #56]	@ 0x38
 80066c2:	e00b      	b.n	80066dc <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066c8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80066e2:	461a      	mov	r2, r3
 80066e4:	2300      	movs	r3, #0
 80066e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80066e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d10d      	bne.n	800670c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80066f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d104      	bne.n	8006702 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80066f8:	2100      	movs	r1, #0
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 f966 	bl	80069cc <USB_SetDevSpeed>
 8006700:	e008      	b.n	8006714 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006702:	2101      	movs	r1, #1
 8006704:	6878      	ldr	r0, [r7, #4]
 8006706:	f000 f961 	bl	80069cc <USB_SetDevSpeed>
 800670a:	e003      	b.n	8006714 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800670c:	2103      	movs	r1, #3
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f95c 	bl	80069cc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006714:	2110      	movs	r1, #16
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f8fa 	bl	8006910 <USB_FlushTxFifo>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d001      	beq.n	8006726 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006722:	2301      	movs	r3, #1
 8006724:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f923 	bl	8006972 <USB_FlushRxFifo>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800673c:	461a      	mov	r2, r3
 800673e:	2300      	movs	r3, #0
 8006740:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006748:	461a      	mov	r2, r3
 800674a:	2300      	movs	r3, #0
 800674c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006754:	461a      	mov	r2, r3
 8006756:	2300      	movs	r3, #0
 8006758:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800675a:	2300      	movs	r3, #0
 800675c:	613b      	str	r3, [r7, #16]
 800675e:	e043      	b.n	80067e8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	015a      	lsls	r2, r3, #5
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	4413      	add	r3, r2
 8006768:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006772:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006776:	d118      	bne.n	80067aa <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d10a      	bne.n	8006794 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800677e:	693b      	ldr	r3, [r7, #16]
 8006780:	015a      	lsls	r2, r3, #5
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	4413      	add	r3, r2
 8006786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800678a:	461a      	mov	r2, r3
 800678c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006790:	6013      	str	r3, [r2, #0]
 8006792:	e013      	b.n	80067bc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006794:	693b      	ldr	r3, [r7, #16]
 8006796:	015a      	lsls	r2, r3, #5
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4413      	add	r3, r2
 800679c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067a0:	461a      	mov	r2, r3
 80067a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80067a6:	6013      	str	r3, [r2, #0]
 80067a8:	e008      	b.n	80067bc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	015a      	lsls	r2, r3, #5
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067b6:	461a      	mov	r2, r3
 80067b8:	2300      	movs	r3, #0
 80067ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80067bc:	693b      	ldr	r3, [r7, #16]
 80067be:	015a      	lsls	r2, r3, #5
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	4413      	add	r3, r2
 80067c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067c8:	461a      	mov	r2, r3
 80067ca:	2300      	movs	r3, #0
 80067cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	015a      	lsls	r2, r3, #5
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	4413      	add	r3, r2
 80067d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80067da:	461a      	mov	r2, r3
 80067dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80067e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	3301      	adds	r3, #1
 80067e6:	613b      	str	r3, [r7, #16]
 80067e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80067ec:	461a      	mov	r2, r3
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d3b5      	bcc.n	8006760 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80067f4:	2300      	movs	r3, #0
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	e043      	b.n	8006882 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	015a      	lsls	r2, r3, #5
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	4413      	add	r3, r2
 8006802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800680c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006810:	d118      	bne.n	8006844 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d10a      	bne.n	800682e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	015a      	lsls	r2, r3, #5
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4413      	add	r3, r2
 8006820:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006824:	461a      	mov	r2, r3
 8006826:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800682a:	6013      	str	r3, [r2, #0]
 800682c:	e013      	b.n	8006856 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	015a      	lsls	r2, r3, #5
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	4413      	add	r3, r2
 8006836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800683a:	461a      	mov	r2, r3
 800683c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006840:	6013      	str	r3, [r2, #0]
 8006842:	e008      	b.n	8006856 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	015a      	lsls	r2, r3, #5
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	4413      	add	r3, r2
 800684c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006850:	461a      	mov	r2, r3
 8006852:	2300      	movs	r3, #0
 8006854:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	015a      	lsls	r2, r3, #5
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	4413      	add	r3, r2
 800685e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006862:	461a      	mov	r2, r3
 8006864:	2300      	movs	r3, #0
 8006866:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006868:	693b      	ldr	r3, [r7, #16]
 800686a:	015a      	lsls	r2, r3, #5
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	4413      	add	r3, r2
 8006870:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006874:	461a      	mov	r2, r3
 8006876:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800687a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	3301      	adds	r3, #1
 8006880:	613b      	str	r3, [r7, #16]
 8006882:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006886:	461a      	mov	r2, r3
 8006888:	693b      	ldr	r3, [r7, #16]
 800688a:	4293      	cmp	r3, r2
 800688c:	d3b5      	bcc.n	80067fa <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	68fa      	ldr	r2, [r7, #12]
 8006898:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800689c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068a0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80068ae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80068b0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d105      	bne.n	80068c4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	699b      	ldr	r3, [r3, #24]
 80068bc:	f043 0210 	orr.w	r2, r3, #16
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	699a      	ldr	r2, [r3, #24]
 80068c8:	4b10      	ldr	r3, [pc, #64]	@ (800690c <USB_DevInit+0x2c4>)
 80068ca:	4313      	orrs	r3, r2
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80068d0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d005      	beq.n	80068e4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	699b      	ldr	r3, [r3, #24]
 80068dc:	f043 0208 	orr.w	r2, r3, #8
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80068e4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80068e8:	2b01      	cmp	r3, #1
 80068ea:	d107      	bne.n	80068fc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	699b      	ldr	r3, [r3, #24]
 80068f0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80068f4:	f043 0304 	orr.w	r3, r3, #4
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80068fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3718      	adds	r7, #24
 8006902:	46bd      	mov	sp, r7
 8006904:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006908:	b004      	add	sp, #16
 800690a:	4770      	bx	lr
 800690c:	803c3800 	.word	0x803c3800

08006910 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
 8006918:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800691a:	2300      	movs	r3, #0
 800691c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	3301      	adds	r3, #1
 8006922:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800692a:	d901      	bls.n	8006930 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800692c:	2303      	movs	r3, #3
 800692e:	e01b      	b.n	8006968 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	2b00      	cmp	r3, #0
 8006936:	daf2      	bge.n	800691e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006938:	2300      	movs	r3, #0
 800693a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	019b      	lsls	r3, r3, #6
 8006940:	f043 0220 	orr.w	r2, r3, #32
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	3301      	adds	r3, #1
 800694c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006954:	d901      	bls.n	800695a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e006      	b.n	8006968 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	f003 0320 	and.w	r3, r3, #32
 8006962:	2b20      	cmp	r3, #32
 8006964:	d0f0      	beq.n	8006948 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006966:	2300      	movs	r3, #0
}
 8006968:	4618      	mov	r0, r3
 800696a:	3714      	adds	r7, #20
 800696c:	46bd      	mov	sp, r7
 800696e:	bc80      	pop	{r7}
 8006970:	4770      	bx	lr

08006972 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006972:	b480      	push	{r7}
 8006974:	b085      	sub	sp, #20
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800697a:	2300      	movs	r3, #0
 800697c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3301      	adds	r3, #1
 8006982:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800698a:	d901      	bls.n	8006990 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800698c:	2303      	movs	r3, #3
 800698e:	e018      	b.n	80069c2 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	2b00      	cmp	r3, #0
 8006996:	daf2      	bge.n	800697e <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006998:	2300      	movs	r3, #0
 800699a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2210      	movs	r2, #16
 80069a0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	3301      	adds	r3, #1
 80069a6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80069ae:	d901      	bls.n	80069b4 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80069b0:	2303      	movs	r3, #3
 80069b2:	e006      	b.n	80069c2 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	f003 0310 	and.w	r3, r3, #16
 80069bc:	2b10      	cmp	r3, #16
 80069be:	d0f0      	beq.n	80069a2 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80069c0:	2300      	movs	r3, #0
}
 80069c2:	4618      	mov	r0, r3
 80069c4:	3714      	adds	r7, #20
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bc80      	pop	{r7}
 80069ca:	4770      	bx	lr

080069cc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
 80069d4:	460b      	mov	r3, r1
 80069d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069e2:	681a      	ldr	r2, [r3, #0]
 80069e4:	78fb      	ldrb	r3, [r7, #3]
 80069e6:	68f9      	ldr	r1, [r7, #12]
 80069e8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80069ec:	4313      	orrs	r3, r2
 80069ee:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bc80      	pop	{r7}
 80069fa:	4770      	bx	lr

080069fc <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f003 0306 	and.w	r3, r3, #6
 8006a14:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d102      	bne.n	8006a22 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	75fb      	strb	r3, [r7, #23]
 8006a20:	e00a      	b.n	8006a38 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2b02      	cmp	r3, #2
 8006a26:	d002      	beq.n	8006a2e <USB_GetDevSpeed+0x32>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	2b06      	cmp	r3, #6
 8006a2c:	d102      	bne.n	8006a34 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006a2e:	2302      	movs	r3, #2
 8006a30:	75fb      	strb	r3, [r7, #23]
 8006a32:	e001      	b.n	8006a38 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006a34:	230f      	movs	r3, #15
 8006a36:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	371c      	adds	r7, #28
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bc80      	pop	{r7}
 8006a42:	4770      	bx	lr

08006a44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a44:	b480      	push	{r7}
 8006a46:	b085      	sub	sp, #20
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	785b      	ldrb	r3, [r3, #1]
 8006a5c:	2b01      	cmp	r3, #1
 8006a5e:	d13a      	bne.n	8006ad6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a66:	69da      	ldr	r2, [r3, #28]
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	f003 030f 	and.w	r3, r3, #15
 8006a70:	2101      	movs	r1, #1
 8006a72:	fa01 f303 	lsl.w	r3, r1, r3
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	68f9      	ldr	r1, [r7, #12]
 8006a7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	015a      	lsls	r2, r3, #5
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d155      	bne.n	8006b44 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	015a      	lsls	r2, r3, #5
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	4413      	add	r3, r2
 8006aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	689b      	ldr	r3, [r3, #8]
 8006aaa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	791b      	ldrb	r3, [r3, #4]
 8006ab2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ab4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	059b      	lsls	r3, r3, #22
 8006aba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006abc:	4313      	orrs	r3, r2
 8006abe:	68ba      	ldr	r2, [r7, #8]
 8006ac0:	0151      	lsls	r1, r2, #5
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	440a      	add	r2, r1
 8006ac6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006aca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ace:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ad2:	6013      	str	r3, [r2, #0]
 8006ad4:	e036      	b.n	8006b44 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006adc:	69da      	ldr	r2, [r3, #28]
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	f003 030f 	and.w	r3, r3, #15
 8006ae6:	2101      	movs	r1, #1
 8006ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8006aec:	041b      	lsls	r3, r3, #16
 8006aee:	68f9      	ldr	r1, [r7, #12]
 8006af0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006af4:	4313      	orrs	r3, r2
 8006af6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	015a      	lsls	r2, r3, #5
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	4413      	add	r3, r2
 8006b00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d11a      	bne.n	8006b44 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	015a      	lsls	r2, r3, #5
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	4413      	add	r3, r2
 8006b16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	689b      	ldr	r3, [r3, #8]
 8006b20:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	791b      	ldrb	r3, [r3, #4]
 8006b28:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006b2a:	430b      	orrs	r3, r1
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	68ba      	ldr	r2, [r7, #8]
 8006b30:	0151      	lsls	r1, r2, #5
 8006b32:	68fa      	ldr	r2, [r7, #12]
 8006b34:	440a      	add	r2, r1
 8006b36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b3e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b42:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3714      	adds	r7, #20
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bc80      	pop	{r7}
 8006b4e:	4770      	bx	lr

08006b50 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
 8006b58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	785b      	ldrb	r3, [r3, #1]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d161      	bne.n	8006c30 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b82:	d11f      	bne.n	8006bc4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	015a      	lsls	r2, r3, #5
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	4413      	add	r3, r2
 8006b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	68ba      	ldr	r2, [r7, #8]
 8006b94:	0151      	lsls	r1, r2, #5
 8006b96:	68fa      	ldr	r2, [r7, #12]
 8006b98:	440a      	add	r2, r1
 8006b9a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006b9e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006ba2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	015a      	lsls	r2, r3, #5
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	4413      	add	r3, r2
 8006bac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	0151      	lsls	r1, r2, #5
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	440a      	add	r2, r1
 8006bba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006bc2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	f003 030f 	and.w	r3, r3, #15
 8006bd4:	2101      	movs	r1, #1
 8006bd6:	fa01 f303 	lsl.w	r3, r1, r3
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	43db      	mvns	r3, r3
 8006bde:	68f9      	ldr	r1, [r7, #12]
 8006be0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006be4:	4013      	ands	r3, r2
 8006be6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bee:	69da      	ldr	r2, [r3, #28]
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	f003 030f 	and.w	r3, r3, #15
 8006bf8:	2101      	movs	r1, #1
 8006bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	43db      	mvns	r3, r3
 8006c02:	68f9      	ldr	r1, [r7, #12]
 8006c04:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006c08:	4013      	ands	r3, r2
 8006c0a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	015a      	lsls	r2, r3, #5
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	4413      	add	r3, r2
 8006c14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c18:	681a      	ldr	r2, [r3, #0]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	0159      	lsls	r1, r3, #5
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	440b      	add	r3, r1
 8006c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c26:	4619      	mov	r1, r3
 8006c28:	4b35      	ldr	r3, [pc, #212]	@ (8006d00 <USB_DeactivateEndpoint+0x1b0>)
 8006c2a:	4013      	ands	r3, r2
 8006c2c:	600b      	str	r3, [r1, #0]
 8006c2e:	e060      	b.n	8006cf2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	015a      	lsls	r2, r3, #5
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	4413      	add	r3, r2
 8006c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c46:	d11f      	bne.n	8006c88 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	015a      	lsls	r2, r3, #5
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	4413      	add	r3, r2
 8006c50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	0151      	lsls	r1, r2, #5
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	440a      	add	r2, r1
 8006c5e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c62:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006c66:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	015a      	lsls	r2, r3, #5
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	4413      	add	r3, r2
 8006c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	68ba      	ldr	r2, [r7, #8]
 8006c78:	0151      	lsls	r1, r2, #5
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	440a      	add	r2, r1
 8006c7e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c82:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006c86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	f003 030f 	and.w	r3, r3, #15
 8006c98:	2101      	movs	r1, #1
 8006c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c9e:	041b      	lsls	r3, r3, #16
 8006ca0:	43db      	mvns	r3, r3
 8006ca2:	68f9      	ldr	r1, [r7, #12]
 8006ca4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ca8:	4013      	ands	r3, r2
 8006caa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cb2:	69da      	ldr	r2, [r3, #28]
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	f003 030f 	and.w	r3, r3, #15
 8006cbc:	2101      	movs	r1, #1
 8006cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc2:	041b      	lsls	r3, r3, #16
 8006cc4:	43db      	mvns	r3, r3
 8006cc6:	68f9      	ldr	r1, [r7, #12]
 8006cc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006ccc:	4013      	ands	r3, r2
 8006cce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	015a      	lsls	r2, r3, #5
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	0159      	lsls	r1, r3, #5
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	440b      	add	r3, r1
 8006ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cea:	4619      	mov	r1, r3
 8006cec:	4b05      	ldr	r3, [pc, #20]	@ (8006d04 <USB_DeactivateEndpoint+0x1b4>)
 8006cee:	4013      	ands	r3, r2
 8006cf0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006cf2:	2300      	movs	r3, #0
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3714      	adds	r7, #20
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bc80      	pop	{r7}
 8006cfc:	4770      	bx	lr
 8006cfe:	bf00      	nop
 8006d00:	ec337800 	.word	0xec337800
 8006d04:	eff37800 	.word	0xeff37800

08006d08 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b08a      	sub	sp, #40	@ 0x28
 8006d0c:	af02      	add	r7, sp, #8
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	4613      	mov	r3, r2
 8006d14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	781b      	ldrb	r3, [r3, #0]
 8006d1e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	785b      	ldrb	r3, [r3, #1]
 8006d24:	2b01      	cmp	r3, #1
 8006d26:	f040 817a 	bne.w	800701e <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d132      	bne.n	8006d98 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	015a      	lsls	r2, r3, #5
 8006d36:	69fb      	ldr	r3, [r7, #28]
 8006d38:	4413      	add	r3, r2
 8006d3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d3e:	691b      	ldr	r3, [r3, #16]
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	0151      	lsls	r1, r2, #5
 8006d44:	69fa      	ldr	r2, [r7, #28]
 8006d46:	440a      	add	r2, r1
 8006d48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d4c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006d50:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006d54:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	015a      	lsls	r2, r3, #5
 8006d5a:	69fb      	ldr	r3, [r7, #28]
 8006d5c:	4413      	add	r3, r2
 8006d5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d62:	691b      	ldr	r3, [r3, #16]
 8006d64:	69ba      	ldr	r2, [r7, #24]
 8006d66:	0151      	lsls	r1, r2, #5
 8006d68:	69fa      	ldr	r2, [r7, #28]
 8006d6a:	440a      	add	r2, r1
 8006d6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d70:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006d74:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006d76:	69bb      	ldr	r3, [r7, #24]
 8006d78:	015a      	lsls	r2, r3, #5
 8006d7a:	69fb      	ldr	r3, [r7, #28]
 8006d7c:	4413      	add	r3, r2
 8006d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d82:	691b      	ldr	r3, [r3, #16]
 8006d84:	69ba      	ldr	r2, [r7, #24]
 8006d86:	0151      	lsls	r1, r2, #5
 8006d88:	69fa      	ldr	r2, [r7, #28]
 8006d8a:	440a      	add	r2, r1
 8006d8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006d90:	0cdb      	lsrs	r3, r3, #19
 8006d92:	04db      	lsls	r3, r3, #19
 8006d94:	6113      	str	r3, [r2, #16]
 8006d96:	e092      	b.n	8006ebe <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	015a      	lsls	r2, r3, #5
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	4413      	add	r3, r2
 8006da0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	69ba      	ldr	r2, [r7, #24]
 8006da8:	0151      	lsls	r1, r2, #5
 8006daa:	69fa      	ldr	r2, [r7, #28]
 8006dac:	440a      	add	r2, r1
 8006dae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006db2:	0cdb      	lsrs	r3, r3, #19
 8006db4:	04db      	lsls	r3, r3, #19
 8006db6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	015a      	lsls	r2, r3, #5
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	4413      	add	r3, r2
 8006dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	69ba      	ldr	r2, [r7, #24]
 8006dc8:	0151      	lsls	r1, r2, #5
 8006dca:	69fa      	ldr	r2, [r7, #28]
 8006dcc:	440a      	add	r2, r1
 8006dce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006dd2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8006dd6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8006dda:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8006ddc:	69bb      	ldr	r3, [r7, #24]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d11a      	bne.n	8006e18 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	691a      	ldr	r2, [r3, #16]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d903      	bls.n	8006df6 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006dee:	68bb      	ldr	r3, [r7, #8]
 8006df0:	689a      	ldr	r2, [r3, #8]
 8006df2:	68bb      	ldr	r3, [r7, #8]
 8006df4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006df6:	69bb      	ldr	r3, [r7, #24]
 8006df8:	015a      	lsls	r2, r3, #5
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	69ba      	ldr	r2, [r7, #24]
 8006e06:	0151      	lsls	r1, r2, #5
 8006e08:	69fa      	ldr	r2, [r7, #28]
 8006e0a:	440a      	add	r2, r1
 8006e0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e10:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006e14:	6113      	str	r3, [r2, #16]
 8006e16:	e01b      	b.n	8006e50 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	015a      	lsls	r2, r3, #5
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	4413      	add	r3, r2
 8006e20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e24:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	6919      	ldr	r1, [r3, #16]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	440b      	add	r3, r1
 8006e30:	1e59      	subs	r1, r3, #1
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	689b      	ldr	r3, [r3, #8]
 8006e36:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e3a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006e3c:	4ba2      	ldr	r3, [pc, #648]	@ (80070c8 <USB_EPStartXfer+0x3c0>)
 8006e3e:	400b      	ands	r3, r1
 8006e40:	69b9      	ldr	r1, [r7, #24]
 8006e42:	0148      	lsls	r0, r1, #5
 8006e44:	69f9      	ldr	r1, [r7, #28]
 8006e46:	4401      	add	r1, r0
 8006e48:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	4413      	add	r3, r2
 8006e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e5c:	691a      	ldr	r2, [r3, #16]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006e66:	69b9      	ldr	r1, [r7, #24]
 8006e68:	0148      	lsls	r0, r1, #5
 8006e6a:	69f9      	ldr	r1, [r7, #28]
 8006e6c:	4401      	add	r1, r0
 8006e6e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006e72:	4313      	orrs	r3, r2
 8006e74:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	791b      	ldrb	r3, [r3, #4]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d11f      	bne.n	8006ebe <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006e7e:	69bb      	ldr	r3, [r7, #24]
 8006e80:	015a      	lsls	r2, r3, #5
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	4413      	add	r3, r2
 8006e86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e8a:	691b      	ldr	r3, [r3, #16]
 8006e8c:	69ba      	ldr	r2, [r7, #24]
 8006e8e:	0151      	lsls	r1, r2, #5
 8006e90:	69fa      	ldr	r2, [r7, #28]
 8006e92:	440a      	add	r2, r1
 8006e94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006e98:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006e9c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	015a      	lsls	r2, r3, #5
 8006ea2:	69fb      	ldr	r3, [r7, #28]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eaa:	691b      	ldr	r3, [r3, #16]
 8006eac:	69ba      	ldr	r2, [r7, #24]
 8006eae:	0151      	lsls	r1, r2, #5
 8006eb0:	69fa      	ldr	r2, [r7, #28]
 8006eb2:	440a      	add	r2, r1
 8006eb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006eb8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006ebc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8006ebe:	79fb      	ldrb	r3, [r7, #7]
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d14b      	bne.n	8006f5c <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	69db      	ldr	r3, [r3, #28]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d009      	beq.n	8006ee0 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	015a      	lsls	r2, r3, #5
 8006ed0:	69fb      	ldr	r3, [r7, #28]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ed8:	461a      	mov	r2, r3
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	69db      	ldr	r3, [r3, #28]
 8006ede:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	791b      	ldrb	r3, [r3, #4]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d128      	bne.n	8006f3a <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d110      	bne.n	8006f1a <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	015a      	lsls	r2, r3, #5
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	4413      	add	r3, r2
 8006f00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69ba      	ldr	r2, [r7, #24]
 8006f08:	0151      	lsls	r1, r2, #5
 8006f0a:	69fa      	ldr	r2, [r7, #28]
 8006f0c:	440a      	add	r2, r1
 8006f0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f12:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006f16:	6013      	str	r3, [r2, #0]
 8006f18:	e00f      	b.n	8006f3a <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006f1a:	69bb      	ldr	r3, [r7, #24]
 8006f1c:	015a      	lsls	r2, r3, #5
 8006f1e:	69fb      	ldr	r3, [r7, #28]
 8006f20:	4413      	add	r3, r2
 8006f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	69ba      	ldr	r2, [r7, #24]
 8006f2a:	0151      	lsls	r1, r2, #5
 8006f2c:	69fa      	ldr	r2, [r7, #28]
 8006f2e:	440a      	add	r2, r1
 8006f30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f38:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f3a:	69bb      	ldr	r3, [r7, #24]
 8006f3c:	015a      	lsls	r2, r3, #5
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	4413      	add	r3, r2
 8006f42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	69ba      	ldr	r2, [r7, #24]
 8006f4a:	0151      	lsls	r1, r2, #5
 8006f4c:	69fa      	ldr	r2, [r7, #28]
 8006f4e:	440a      	add	r2, r1
 8006f50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f54:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f58:	6013      	str	r3, [r2, #0]
 8006f5a:	e165      	b.n	8007228 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006f5c:	69bb      	ldr	r3, [r7, #24]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	69fb      	ldr	r3, [r7, #28]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69ba      	ldr	r2, [r7, #24]
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	69fa      	ldr	r2, [r7, #28]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006f76:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006f7a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	791b      	ldrb	r3, [r3, #4]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d015      	beq.n	8006fb0 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	691b      	ldr	r3, [r3, #16]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 814d 	beq.w	8007228 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006f8e:	69fb      	ldr	r3, [r7, #28]
 8006f90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	781b      	ldrb	r3, [r3, #0]
 8006f9a:	f003 030f 	and.w	r3, r3, #15
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa4:	69f9      	ldr	r1, [r7, #28]
 8006fa6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006faa:	4313      	orrs	r3, r2
 8006fac:	634b      	str	r3, [r1, #52]	@ 0x34
 8006fae:	e13b      	b.n	8007228 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d110      	bne.n	8006fe2 <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	0151      	lsls	r1, r2, #5
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	440a      	add	r2, r1
 8006fd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006fda:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006fde:	6013      	str	r3, [r2, #0]
 8006fe0:	e00f      	b.n	8007002 <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006fe2:	69bb      	ldr	r3, [r7, #24]
 8006fe4:	015a      	lsls	r2, r3, #5
 8006fe6:	69fb      	ldr	r3, [r7, #28]
 8006fe8:	4413      	add	r3, r2
 8006fea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	69ba      	ldr	r2, [r7, #24]
 8006ff2:	0151      	lsls	r1, r2, #5
 8006ff4:	69fa      	ldr	r2, [r7, #28]
 8006ff6:	440a      	add	r2, r1
 8006ff8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ffc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007000:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	68d9      	ldr	r1, [r3, #12]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	781a      	ldrb	r2, [r3, #0]
 800700a:	68bb      	ldr	r3, [r7, #8]
 800700c:	691b      	ldr	r3, [r3, #16]
 800700e:	b298      	uxth	r0, r3
 8007010:	79fb      	ldrb	r3, [r7, #7]
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	4603      	mov	r3, r0
 8007016:	68f8      	ldr	r0, [r7, #12]
 8007018:	f000 f9b7 	bl	800738a <USB_WritePacket>
 800701c:	e104      	b.n	8007228 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	69ba      	ldr	r2, [r7, #24]
 800702e:	0151      	lsls	r1, r2, #5
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	440a      	add	r2, r1
 8007034:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007038:	0cdb      	lsrs	r3, r3, #19
 800703a:	04db      	lsls	r3, r3, #19
 800703c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	0151      	lsls	r1, r2, #5
 8007050:	69fa      	ldr	r2, [r7, #28]
 8007052:	440a      	add	r2, r1
 8007054:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007058:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800705c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007060:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d131      	bne.n	80070cc <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	691b      	ldr	r3, [r3, #16]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d003      	beq.n	8007078 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	689a      	ldr	r2, [r3, #8]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	015a      	lsls	r2, r3, #5
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	4413      	add	r3, r2
 8007088:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800708c:	691a      	ldr	r2, [r3, #16]
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	6a1b      	ldr	r3, [r3, #32]
 8007092:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007096:	69b9      	ldr	r1, [r7, #24]
 8007098:	0148      	lsls	r0, r1, #5
 800709a:	69f9      	ldr	r1, [r7, #28]
 800709c:	4401      	add	r1, r0
 800709e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80070a2:	4313      	orrs	r3, r2
 80070a4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	015a      	lsls	r2, r3, #5
 80070aa:	69fb      	ldr	r3, [r7, #28]
 80070ac:	4413      	add	r3, r2
 80070ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070b2:	691b      	ldr	r3, [r3, #16]
 80070b4:	69ba      	ldr	r2, [r7, #24]
 80070b6:	0151      	lsls	r1, r2, #5
 80070b8:	69fa      	ldr	r2, [r7, #28]
 80070ba:	440a      	add	r2, r1
 80070bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80070c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80070c4:	6113      	str	r3, [r2, #16]
 80070c6:	e061      	b.n	800718c <USB_EPStartXfer+0x484>
 80070c8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	691b      	ldr	r3, [r3, #16]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d123      	bne.n	800711c <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	015a      	lsls	r2, r3, #5
 80070d8:	69fb      	ldr	r3, [r7, #28]
 80070da:	4413      	add	r3, r2
 80070dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e0:	691a      	ldr	r2, [r3, #16]
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	689b      	ldr	r3, [r3, #8]
 80070e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80070ea:	69b9      	ldr	r1, [r7, #24]
 80070ec:	0148      	lsls	r0, r1, #5
 80070ee:	69f9      	ldr	r1, [r7, #28]
 80070f0:	4401      	add	r1, r0
 80070f2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80070f6:	4313      	orrs	r3, r2
 80070f8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	015a      	lsls	r2, r3, #5
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	4413      	add	r3, r2
 8007102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007106:	691b      	ldr	r3, [r3, #16]
 8007108:	69ba      	ldr	r2, [r7, #24]
 800710a:	0151      	lsls	r1, r2, #5
 800710c:	69fa      	ldr	r2, [r7, #28]
 800710e:	440a      	add	r2, r1
 8007110:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007114:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007118:	6113      	str	r3, [r2, #16]
 800711a:	e037      	b.n	800718c <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	691a      	ldr	r2, [r3, #16]
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	4413      	add	r3, r2
 8007126:	1e5a      	subs	r2, r3, #1
 8007128:	68bb      	ldr	r3, [r7, #8]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007130:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	8afa      	ldrh	r2, [r7, #22]
 8007138:	fb03 f202 	mul.w	r2, r3, r2
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	015a      	lsls	r2, r3, #5
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	4413      	add	r3, r2
 8007148:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800714c:	691a      	ldr	r2, [r3, #16]
 800714e:	8afb      	ldrh	r3, [r7, #22]
 8007150:	04d9      	lsls	r1, r3, #19
 8007152:	4b38      	ldr	r3, [pc, #224]	@ (8007234 <USB_EPStartXfer+0x52c>)
 8007154:	400b      	ands	r3, r1
 8007156:	69b9      	ldr	r1, [r7, #24]
 8007158:	0148      	lsls	r0, r1, #5
 800715a:	69f9      	ldr	r1, [r7, #28]
 800715c:	4401      	add	r1, r0
 800715e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007162:	4313      	orrs	r3, r2
 8007164:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	4413      	add	r3, r2
 800716e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007172:	691a      	ldr	r2, [r3, #16]
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	6a1b      	ldr	r3, [r3, #32]
 8007178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800717c:	69b9      	ldr	r1, [r7, #24]
 800717e:	0148      	lsls	r0, r1, #5
 8007180:	69f9      	ldr	r1, [r7, #28]
 8007182:	4401      	add	r1, r0
 8007184:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007188:	4313      	orrs	r3, r2
 800718a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800718c:	79fb      	ldrb	r3, [r7, #7]
 800718e:	2b01      	cmp	r3, #1
 8007190:	d10d      	bne.n	80071ae <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	68db      	ldr	r3, [r3, #12]
 8007196:	2b00      	cmp	r3, #0
 8007198:	d009      	beq.n	80071ae <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	68d9      	ldr	r1, [r3, #12]
 800719e:	69bb      	ldr	r3, [r7, #24]
 80071a0:	015a      	lsls	r2, r3, #5
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	4413      	add	r3, r2
 80071a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071aa:	460a      	mov	r2, r1
 80071ac:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	791b      	ldrb	r3, [r3, #4]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d128      	bne.n	8007208 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80071b6:	69fb      	ldr	r3, [r7, #28]
 80071b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d110      	bne.n	80071e8 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80071c6:	69bb      	ldr	r3, [r7, #24]
 80071c8:	015a      	lsls	r2, r3, #5
 80071ca:	69fb      	ldr	r3, [r7, #28]
 80071cc:	4413      	add	r3, r2
 80071ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	69ba      	ldr	r2, [r7, #24]
 80071d6:	0151      	lsls	r1, r2, #5
 80071d8:	69fa      	ldr	r2, [r7, #28]
 80071da:	440a      	add	r2, r1
 80071dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80071e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80071e4:	6013      	str	r3, [r2, #0]
 80071e6:	e00f      	b.n	8007208 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80071e8:	69bb      	ldr	r3, [r7, #24]
 80071ea:	015a      	lsls	r2, r3, #5
 80071ec:	69fb      	ldr	r3, [r7, #28]
 80071ee:	4413      	add	r3, r2
 80071f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	69ba      	ldr	r2, [r7, #24]
 80071f8:	0151      	lsls	r1, r2, #5
 80071fa:	69fa      	ldr	r2, [r7, #28]
 80071fc:	440a      	add	r2, r1
 80071fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007202:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007206:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007208:	69bb      	ldr	r3, [r7, #24]
 800720a:	015a      	lsls	r2, r3, #5
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	4413      	add	r3, r2
 8007210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	69ba      	ldr	r2, [r7, #24]
 8007218:	0151      	lsls	r1, r2, #5
 800721a:	69fa      	ldr	r2, [r7, #28]
 800721c:	440a      	add	r2, r1
 800721e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007222:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007226:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007228:	2300      	movs	r3, #0
}
 800722a:	4618      	mov	r0, r3
 800722c:	3720      	adds	r7, #32
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	1ff80000 	.word	0x1ff80000

08007238 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007238:	b480      	push	{r7}
 800723a:	b087      	sub	sp, #28
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007246:	2300      	movs	r3, #0
 8007248:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	785b      	ldrb	r3, [r3, #1]
 8007252:	2b01      	cmp	r3, #1
 8007254:	d14a      	bne.n	80072ec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	015a      	lsls	r2, r3, #5
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	4413      	add	r3, r2
 8007260:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800726a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800726e:	f040 8086 	bne.w	800737e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	4413      	add	r3, r2
 800727c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	683a      	ldr	r2, [r7, #0]
 8007284:	7812      	ldrb	r2, [r2, #0]
 8007286:	0151      	lsls	r1, r2, #5
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	440a      	add	r2, r1
 800728c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007290:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007294:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	781b      	ldrb	r3, [r3, #0]
 800729a:	015a      	lsls	r2, r3, #5
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	4413      	add	r3, r2
 80072a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	683a      	ldr	r2, [r7, #0]
 80072a8:	7812      	ldrb	r2, [r2, #0]
 80072aa:	0151      	lsls	r1, r2, #5
 80072ac:	693a      	ldr	r2, [r7, #16]
 80072ae:	440a      	add	r2, r1
 80072b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80072b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072b8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	3301      	adds	r3, #1
 80072be:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d902      	bls.n	80072d0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	75fb      	strb	r3, [r7, #23]
          break;
 80072ce:	e056      	b.n	800737e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	781b      	ldrb	r3, [r3, #0]
 80072d4:	015a      	lsls	r2, r3, #5
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	4413      	add	r3, r2
 80072da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072e8:	d0e7      	beq.n	80072ba <USB_EPStopXfer+0x82>
 80072ea:	e048      	b.n	800737e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	015a      	lsls	r2, r3, #5
 80072f2:	693b      	ldr	r3, [r7, #16]
 80072f4:	4413      	add	r3, r2
 80072f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007300:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007304:	d13b      	bne.n	800737e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	015a      	lsls	r2, r3, #5
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	4413      	add	r3, r2
 8007310:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	683a      	ldr	r2, [r7, #0]
 8007318:	7812      	ldrb	r2, [r2, #0]
 800731a:	0151      	lsls	r1, r2, #5
 800731c:	693a      	ldr	r2, [r7, #16]
 800731e:	440a      	add	r2, r1
 8007320:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007324:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007328:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	4413      	add	r3, r2
 8007334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	683a      	ldr	r2, [r7, #0]
 800733c:	7812      	ldrb	r2, [r2, #0]
 800733e:	0151      	lsls	r1, r2, #5
 8007340:	693a      	ldr	r2, [r7, #16]
 8007342:	440a      	add	r2, r1
 8007344:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007348:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800734c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	3301      	adds	r3, #1
 8007352:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f242 7210 	movw	r2, #10000	@ 0x2710
 800735a:	4293      	cmp	r3, r2
 800735c:	d902      	bls.n	8007364 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	75fb      	strb	r3, [r7, #23]
          break;
 8007362:	e00c      	b.n	800737e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	015a      	lsls	r2, r3, #5
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	4413      	add	r3, r2
 800736e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007378:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800737c:	d0e7      	beq.n	800734e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800737e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007380:	4618      	mov	r0, r3
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	bc80      	pop	{r7}
 8007388:	4770      	bx	lr

0800738a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800738a:	b480      	push	{r7}
 800738c:	b089      	sub	sp, #36	@ 0x24
 800738e:	af00      	add	r7, sp, #0
 8007390:	60f8      	str	r0, [r7, #12]
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	4611      	mov	r1, r2
 8007396:	461a      	mov	r2, r3
 8007398:	460b      	mov	r3, r1
 800739a:	71fb      	strb	r3, [r7, #7]
 800739c:	4613      	mov	r3, r2
 800739e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80073a8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d123      	bne.n	80073f8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80073b0:	88bb      	ldrh	r3, [r7, #4]
 80073b2:	3303      	adds	r3, #3
 80073b4:	089b      	lsrs	r3, r3, #2
 80073b6:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80073b8:	2300      	movs	r3, #0
 80073ba:	61bb      	str	r3, [r7, #24]
 80073bc:	e018      	b.n	80073f0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80073be:	79fb      	ldrb	r3, [r7, #7]
 80073c0:	031a      	lsls	r2, r3, #12
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	4413      	add	r3, r2
 80073c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073ca:	461a      	mov	r2, r3
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	6013      	str	r3, [r2, #0]
      pSrc++;
 80073d2:	69fb      	ldr	r3, [r7, #28]
 80073d4:	3301      	adds	r3, #1
 80073d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073d8:	69fb      	ldr	r3, [r7, #28]
 80073da:	3301      	adds	r3, #1
 80073dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	3301      	adds	r3, #1
 80073e2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80073e4:	69fb      	ldr	r3, [r7, #28]
 80073e6:	3301      	adds	r3, #1
 80073e8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	3301      	adds	r3, #1
 80073ee:	61bb      	str	r3, [r7, #24]
 80073f0:	69ba      	ldr	r2, [r7, #24]
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	429a      	cmp	r2, r3
 80073f6:	d3e2      	bcc.n	80073be <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3724      	adds	r7, #36	@ 0x24
 80073fe:	46bd      	mov	sp, r7
 8007400:	bc80      	pop	{r7}
 8007402:	4770      	bx	lr

08007404 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007404:	b480      	push	{r7}
 8007406:	b08b      	sub	sp, #44	@ 0x2c
 8007408:	af00      	add	r7, sp, #0
 800740a:	60f8      	str	r0, [r7, #12]
 800740c:	60b9      	str	r1, [r7, #8]
 800740e:	4613      	mov	r3, r2
 8007410:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800741a:	88fb      	ldrh	r3, [r7, #6]
 800741c:	089b      	lsrs	r3, r3, #2
 800741e:	b29b      	uxth	r3, r3
 8007420:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007422:	88fb      	ldrh	r3, [r7, #6]
 8007424:	f003 0303 	and.w	r3, r3, #3
 8007428:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800742a:	2300      	movs	r3, #0
 800742c:	623b      	str	r3, [r7, #32]
 800742e:	e014      	b.n	800745a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743a:	601a      	str	r2, [r3, #0]
    pDest++;
 800743c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800743e:	3301      	adds	r3, #1
 8007440:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007444:	3301      	adds	r3, #1
 8007446:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744a:	3301      	adds	r3, #1
 800744c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800744e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007450:	3301      	adds	r3, #1
 8007452:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	3301      	adds	r3, #1
 8007458:	623b      	str	r3, [r7, #32]
 800745a:	6a3a      	ldr	r2, [r7, #32]
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	429a      	cmp	r2, r3
 8007460:	d3e6      	bcc.n	8007430 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007462:	8bfb      	ldrh	r3, [r7, #30]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d01e      	beq.n	80074a6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007468:	2300      	movs	r3, #0
 800746a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800746c:	69bb      	ldr	r3, [r7, #24]
 800746e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007472:	461a      	mov	r2, r3
 8007474:	f107 0310 	add.w	r3, r7, #16
 8007478:	6812      	ldr	r2, [r2, #0]
 800747a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	6a3b      	ldr	r3, [r7, #32]
 8007480:	b2db      	uxtb	r3, r3
 8007482:	00db      	lsls	r3, r3, #3
 8007484:	fa22 f303 	lsr.w	r3, r2, r3
 8007488:	b2da      	uxtb	r2, r3
 800748a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748c:	701a      	strb	r2, [r3, #0]
      i++;
 800748e:	6a3b      	ldr	r3, [r7, #32]
 8007490:	3301      	adds	r3, #1
 8007492:	623b      	str	r3, [r7, #32]
      pDest++;
 8007494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007496:	3301      	adds	r3, #1
 8007498:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800749a:	8bfb      	ldrh	r3, [r7, #30]
 800749c:	3b01      	subs	r3, #1
 800749e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80074a0:	8bfb      	ldrh	r3, [r7, #30]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1ea      	bne.n	800747c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	372c      	adds	r7, #44	@ 0x2c
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bc80      	pop	{r7}
 80074b0:	4770      	bx	lr

080074b2 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80074b2:	b480      	push	{r7}
 80074b4:	b085      	sub	sp, #20
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
 80074ba:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	781b      	ldrb	r3, [r3, #0]
 80074c4:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	785b      	ldrb	r3, [r3, #1]
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d12c      	bne.n	8007528 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	015a      	lsls	r2, r3, #5
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	4413      	add	r3, r2
 80074d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	db12      	blt.n	8007506 <USB_EPSetStall+0x54>
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d00f      	beq.n	8007506 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80074e6:	68bb      	ldr	r3, [r7, #8]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	68ba      	ldr	r2, [r7, #8]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	68fa      	ldr	r2, [r7, #12]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007500:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007504:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	015a      	lsls	r2, r3, #5
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	4413      	add	r3, r2
 800750e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	68ba      	ldr	r2, [r7, #8]
 8007516:	0151      	lsls	r1, r2, #5
 8007518:	68fa      	ldr	r2, [r7, #12]
 800751a:	440a      	add	r2, r1
 800751c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007520:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007524:	6013      	str	r3, [r2, #0]
 8007526:	e02b      	b.n	8007580 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	015a      	lsls	r2, r3, #5
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4413      	add	r3, r2
 8007530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	db12      	blt.n	8007560 <USB_EPSetStall+0xae>
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00f      	beq.n	8007560 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	015a      	lsls	r2, r3, #5
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	4413      	add	r3, r2
 8007548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	68ba      	ldr	r2, [r7, #8]
 8007550:	0151      	lsls	r1, r2, #5
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	440a      	add	r2, r1
 8007556:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800755a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800755e:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007560:	68bb      	ldr	r3, [r7, #8]
 8007562:	015a      	lsls	r2, r3, #5
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	4413      	add	r3, r2
 8007568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	68ba      	ldr	r2, [r7, #8]
 8007570:	0151      	lsls	r1, r2, #5
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	440a      	add	r2, r1
 8007576:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800757a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800757e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3714      	adds	r7, #20
 8007586:	46bd      	mov	sp, r7
 8007588:	bc80      	pop	{r7}
 800758a:	4770      	bx	lr

0800758c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800758c:	b480      	push	{r7}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
 8007594:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	785b      	ldrb	r3, [r3, #1]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d128      	bne.n	80075fa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80075a8:	68bb      	ldr	r3, [r7, #8]
 80075aa:	015a      	lsls	r2, r3, #5
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	4413      	add	r3, r2
 80075b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	68ba      	ldr	r2, [r7, #8]
 80075b8:	0151      	lsls	r1, r2, #5
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	440a      	add	r2, r1
 80075be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80075c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	791b      	ldrb	r3, [r3, #4]
 80075cc:	2b03      	cmp	r3, #3
 80075ce:	d003      	beq.n	80075d8 <USB_EPClearStall+0x4c>
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	791b      	ldrb	r3, [r3, #4]
 80075d4:	2b02      	cmp	r3, #2
 80075d6:	d138      	bne.n	800764a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	015a      	lsls	r2, r3, #5
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	4413      	add	r3, r2
 80075e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	68ba      	ldr	r2, [r7, #8]
 80075e8:	0151      	lsls	r1, r2, #5
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	440a      	add	r2, r1
 80075ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075f6:	6013      	str	r3, [r2, #0]
 80075f8:	e027      	b.n	800764a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	4413      	add	r3, r2
 8007602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68ba      	ldr	r2, [r7, #8]
 800760a:	0151      	lsls	r1, r2, #5
 800760c:	68fa      	ldr	r2, [r7, #12]
 800760e:	440a      	add	r2, r1
 8007610:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007614:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007618:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	791b      	ldrb	r3, [r3, #4]
 800761e:	2b03      	cmp	r3, #3
 8007620:	d003      	beq.n	800762a <USB_EPClearStall+0x9e>
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	791b      	ldrb	r3, [r3, #4]
 8007626:	2b02      	cmp	r3, #2
 8007628:	d10f      	bne.n	800764a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	015a      	lsls	r2, r3, #5
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	4413      	add	r3, r2
 8007632:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	0151      	lsls	r1, r2, #5
 800763c:	68fa      	ldr	r2, [r7, #12]
 800763e:	440a      	add	r2, r1
 8007640:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007644:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007648:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800764a:	2300      	movs	r3, #0
}
 800764c:	4618      	mov	r0, r3
 800764e:	3714      	adds	r7, #20
 8007650:	46bd      	mov	sp, r7
 8007652:	bc80      	pop	{r7}
 8007654:	4770      	bx	lr

08007656 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007656:	b480      	push	{r7}
 8007658:	b085      	sub	sp, #20
 800765a:	af00      	add	r7, sp, #0
 800765c:	6078      	str	r0, [r7, #4]
 800765e:	460b      	mov	r3, r1
 8007660:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68fa      	ldr	r2, [r7, #12]
 8007670:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007674:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007678:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	78fb      	ldrb	r3, [r7, #3]
 8007684:	011b      	lsls	r3, r3, #4
 8007686:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800768a:	68f9      	ldr	r1, [r7, #12]
 800768c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007690:	4313      	orrs	r3, r2
 8007692:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3714      	adds	r7, #20
 800769a:	46bd      	mov	sp, r7
 800769c:	bc80      	pop	{r7}
 800769e:	4770      	bx	lr

080076a0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b085      	sub	sp, #20
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68fa      	ldr	r2, [r7, #12]
 80076b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80076ba:	f023 0303 	bic.w	r3, r3, #3
 80076be:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80076ce:	f023 0302 	bic.w	r3, r3, #2
 80076d2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3714      	adds	r7, #20
 80076da:	46bd      	mov	sp, r7
 80076dc:	bc80      	pop	{r7}
 80076de:	4770      	bx	lr

080076e0 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b085      	sub	sp, #20
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80076fa:	f023 0303 	bic.w	r3, r3, #3
 80076fe:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800770e:	f043 0302 	orr.w	r3, r3, #2
 8007712:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007714:	2300      	movs	r3, #0
}
 8007716:	4618      	mov	r0, r3
 8007718:	3714      	adds	r7, #20
 800771a:	46bd      	mov	sp, r7
 800771c:	bc80      	pop	{r7}
 800771e:	4770      	bx	lr

08007720 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007720:	b480      	push	{r7}
 8007722:	b085      	sub	sp, #20
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	695b      	ldr	r3, [r3, #20]
 800772c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	68fa      	ldr	r2, [r7, #12]
 8007734:	4013      	ands	r3, r2
 8007736:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007738:	68fb      	ldr	r3, [r7, #12]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3714      	adds	r7, #20
 800773e:	46bd      	mov	sp, r7
 8007740:	bc80      	pop	{r7}
 8007742:	4770      	bx	lr

08007744 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007760:	69db      	ldr	r3, [r3, #28]
 8007762:	68ba      	ldr	r2, [r7, #8]
 8007764:	4013      	ands	r3, r2
 8007766:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	0c1b      	lsrs	r3, r3, #16
}
 800776c:	4618      	mov	r0, r3
 800776e:	3714      	adds	r7, #20
 8007770:	46bd      	mov	sp, r7
 8007772:	bc80      	pop	{r7}
 8007774:	4770      	bx	lr

08007776 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007776:	b480      	push	{r7}
 8007778:	b085      	sub	sp, #20
 800777a:	af00      	add	r7, sp, #0
 800777c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007788:	699b      	ldr	r3, [r3, #24]
 800778a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007792:	69db      	ldr	r3, [r3, #28]
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	4013      	ands	r3, r2
 8007798:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	b29b      	uxth	r3, r3
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bc80      	pop	{r7}
 80077a6:	4770      	bx	lr

080077a8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
 80077b0:	460b      	mov	r3, r1
 80077b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80077b8:	78fb      	ldrb	r3, [r7, #3]
 80077ba:	015a      	lsls	r2, r3, #5
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	4413      	add	r3, r2
 80077c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077ce:	695b      	ldr	r3, [r3, #20]
 80077d0:	68ba      	ldr	r2, [r7, #8]
 80077d2:	4013      	ands	r3, r2
 80077d4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80077d6:	68bb      	ldr	r3, [r7, #8]
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3714      	adds	r7, #20
 80077dc:	46bd      	mov	sp, r7
 80077de:	bc80      	pop	{r7}
 80077e0:	4770      	bx	lr

080077e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80077e2:	b480      	push	{r7}
 80077e4:	b087      	sub	sp, #28
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
 80077ea:	460b      	mov	r3, r1
 80077ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007802:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007804:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007806:	78fb      	ldrb	r3, [r7, #3]
 8007808:	f003 030f 	and.w	r3, r3, #15
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	fa22 f303 	lsr.w	r3, r2, r3
 8007812:	01db      	lsls	r3, r3, #7
 8007814:	b2db      	uxtb	r3, r3
 8007816:	693a      	ldr	r2, [r7, #16]
 8007818:	4313      	orrs	r3, r2
 800781a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800781c:	78fb      	ldrb	r3, [r7, #3]
 800781e:	015a      	lsls	r2, r3, #5
 8007820:	697b      	ldr	r3, [r7, #20]
 8007822:	4413      	add	r3, r2
 8007824:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007828:	689b      	ldr	r3, [r3, #8]
 800782a:	693a      	ldr	r2, [r7, #16]
 800782c:	4013      	ands	r3, r2
 800782e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007830:	68bb      	ldr	r3, [r7, #8]
}
 8007832:	4618      	mov	r0, r3
 8007834:	371c      	adds	r7, #28
 8007836:	46bd      	mov	sp, r7
 8007838:	bc80      	pop	{r7}
 800783a:	4770      	bx	lr

0800783c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800783c:	b480      	push	{r7}
 800783e:	b083      	sub	sp, #12
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	f003 0301 	and.w	r3, r3, #1
}
 800784c:	4618      	mov	r0, r3
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	bc80      	pop	{r7}
 8007854:	4770      	bx	lr

08007856 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8007856:	b480      	push	{r7}
 8007858:	b085      	sub	sp, #20
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68fa      	ldr	r2, [r7, #12]
 800786c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007870:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007874:	f023 0307 	bic.w	r3, r3, #7
 8007878:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	68fa      	ldr	r2, [r7, #12]
 8007884:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007888:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800788c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3714      	adds	r7, #20
 8007894:	46bd      	mov	sp, r7
 8007896:	bc80      	pop	{r7}
 8007898:	4770      	bx	lr
	...

0800789c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	60f8      	str	r0, [r7, #12]
 80078a4:	460b      	mov	r3, r1
 80078a6:	607a      	str	r2, [r7, #4]
 80078a8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	333c      	adds	r3, #60	@ 0x3c
 80078b2:	3304      	adds	r3, #4
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	4a25      	ldr	r2, [pc, #148]	@ (8007950 <USB_EP0_OutStart+0xb4>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d90a      	bls.n	80078d6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80078cc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80078d0:	d101      	bne.n	80078d6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80078d2:	2300      	movs	r3, #0
 80078d4:	e037      	b.n	8007946 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078dc:	461a      	mov	r2, r3
 80078de:	2300      	movs	r3, #0
 80078e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078e8:	691b      	ldr	r3, [r3, #16]
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078fc:	691b      	ldr	r3, [r3, #16]
 80078fe:	697a      	ldr	r2, [r7, #20]
 8007900:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007904:	f043 0318 	orr.w	r3, r3, #24
 8007908:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007910:	691b      	ldr	r3, [r3, #16]
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007918:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800791c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800791e:	7afb      	ldrb	r3, [r7, #11]
 8007920:	2b01      	cmp	r3, #1
 8007922:	d10f      	bne.n	8007944 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800792a:	461a      	mov	r2, r3
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	697a      	ldr	r2, [r7, #20]
 800793a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800793e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8007942:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	371c      	adds	r7, #28
 800794a:	46bd      	mov	sp, r7
 800794c:	bc80      	pop	{r7}
 800794e:	4770      	bx	lr
 8007950:	4f54300a 	.word	0x4f54300a

08007954 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800795c:	2300      	movs	r3, #0
 800795e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	3301      	adds	r3, #1
 8007964:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800796c:	d901      	bls.n	8007972 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800796e:	2303      	movs	r3, #3
 8007970:	e01b      	b.n	80079aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	691b      	ldr	r3, [r3, #16]
 8007976:	2b00      	cmp	r3, #0
 8007978:	daf2      	bge.n	8007960 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800797a:	2300      	movs	r3, #0
 800797c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	f043 0201 	orr.w	r2, r3, #1
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	3301      	adds	r3, #1
 800798e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007996:	d901      	bls.n	800799c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007998:	2303      	movs	r3, #3
 800799a:	e006      	b.n	80079aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	691b      	ldr	r3, [r3, #16]
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	d0f0      	beq.n	800798a <USB_CoreReset+0x36>

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3714      	adds	r7, #20
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bc80      	pop	{r7}
 80079b2:	4770      	bx	lr

080079b4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079b4:	b580      	push	{r7, lr}
 80079b6:	b084      	sub	sp, #16
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	460b      	mov	r3, r1
 80079be:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	7c1b      	ldrb	r3, [r3, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d115      	bne.n	80079f8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80079cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079d0:	2202      	movs	r2, #2
 80079d2:	2181      	movs	r1, #129	@ 0x81
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f001 ff2c 	bl	8009832 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2201      	movs	r2, #1
 80079de:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80079e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80079e4:	2202      	movs	r2, #2
 80079e6:	2101      	movs	r1, #1
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f001 ff22 	bl	8009832 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 80079f6:	e012      	b.n	8007a1e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80079f8:	2340      	movs	r3, #64	@ 0x40
 80079fa:	2202      	movs	r2, #2
 80079fc:	2181      	movs	r1, #129	@ 0x81
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f001 ff17 	bl	8009832 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2201      	movs	r2, #1
 8007a08:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007a0a:	2340      	movs	r3, #64	@ 0x40
 8007a0c:	2202      	movs	r2, #2
 8007a0e:	2101      	movs	r1, #1
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f001 ff0e 	bl	8009832 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007a1e:	2308      	movs	r3, #8
 8007a20:	2203      	movs	r2, #3
 8007a22:	2182      	movs	r1, #130	@ 0x82
 8007a24:	6878      	ldr	r0, [r7, #4]
 8007a26:	f001 ff04 	bl	8009832 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2201      	movs	r2, #1
 8007a2e:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007a30:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007a34:	f002 f850 	bl	8009ad8 <malloc>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d102      	bne.n	8007a52 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	73fb      	strb	r3, [r7, #15]
 8007a50:	e026      	b.n	8007aa0 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007a58:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	2200      	movs	r2, #0
 8007a68:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8007a6c:	68bb      	ldr	r3, [r7, #8]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	7c1b      	ldrb	r3, [r3, #16]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d109      	bne.n	8007a90 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a7c:	68bb      	ldr	r3, [r7, #8]
 8007a7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007a86:	2101      	movs	r1, #1
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f001 ffc2 	bl	8009a12 <USBD_LL_PrepareReceive>
 8007a8e:	e007      	b.n	8007aa0 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007a96:	2340      	movs	r3, #64	@ 0x40
 8007a98:	2101      	movs	r1, #1
 8007a9a:	6878      	ldr	r0, [r7, #4]
 8007a9c:	f001 ffb9 	bl	8009a12 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}

08007aaa <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007aaa:	b580      	push	{r7, lr}
 8007aac:	b084      	sub	sp, #16
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007aba:	2181      	movs	r1, #129	@ 0x81
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f001 fede 	bl	800987e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007ac8:	2101      	movs	r1, #1
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f001 fed7 	bl	800987e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007ad8:	2182      	movs	r1, #130	@ 0x82
 8007ada:	6878      	ldr	r0, [r7, #4]
 8007adc:	f001 fecf 	bl	800987e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d00e      	beq.n	8007b0e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b00:	4618      	mov	r0, r3
 8007b02:	f001 fff1 	bl	8009ae8 <free>
    pdev->pClassData = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8007b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b086      	sub	sp, #24
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b28:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007b32:	2300      	movs	r3, #0
 8007b34:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	781b      	ldrb	r3, [r3, #0]
 8007b3a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d039      	beq.n	8007bb6 <USBD_CDC_Setup+0x9e>
 8007b42:	2b20      	cmp	r3, #32
 8007b44:	d17f      	bne.n	8007c46 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	88db      	ldrh	r3, [r3, #6]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d029      	beq.n	8007ba2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	b25b      	sxtb	r3, r3
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	da11      	bge.n	8007b7c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007b64:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007b66:	683a      	ldr	r2, [r7, #0]
 8007b68:	88d2      	ldrh	r2, [r2, #6]
 8007b6a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b6c:	6939      	ldr	r1, [r7, #16]
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	88db      	ldrh	r3, [r3, #6]
 8007b72:	461a      	mov	r2, r3
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f001 fa3d 	bl	8008ff4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8007b7a:	e06b      	b.n	8007c54 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	785a      	ldrb	r2, [r3, #1]
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	88db      	ldrh	r3, [r3, #6]
 8007b8a:	b2da      	uxtb	r2, r3
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007b92:	6939      	ldr	r1, [r7, #16]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	88db      	ldrh	r3, [r3, #6]
 8007b98:	461a      	mov	r2, r3
 8007b9a:	6878      	ldr	r0, [r7, #4]
 8007b9c:	f001 fa58 	bl	8009050 <USBD_CtlPrepareRx>
      break;
 8007ba0:	e058      	b.n	8007c54 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007ba8:	689b      	ldr	r3, [r3, #8]
 8007baa:	683a      	ldr	r2, [r7, #0]
 8007bac:	7850      	ldrb	r0, [r2, #1]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	6839      	ldr	r1, [r7, #0]
 8007bb2:	4798      	blx	r3
      break;
 8007bb4:	e04e      	b.n	8007c54 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	785b      	ldrb	r3, [r3, #1]
 8007bba:	2b0b      	cmp	r3, #11
 8007bbc:	d02e      	beq.n	8007c1c <USBD_CDC_Setup+0x104>
 8007bbe:	2b0b      	cmp	r3, #11
 8007bc0:	dc38      	bgt.n	8007c34 <USBD_CDC_Setup+0x11c>
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d002      	beq.n	8007bcc <USBD_CDC_Setup+0xb4>
 8007bc6:	2b0a      	cmp	r3, #10
 8007bc8:	d014      	beq.n	8007bf4 <USBD_CDC_Setup+0xdc>
 8007bca:	e033      	b.n	8007c34 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd2:	2b03      	cmp	r3, #3
 8007bd4:	d107      	bne.n	8007be6 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8007bd6:	f107 030c 	add.w	r3, r7, #12
 8007bda:	2202      	movs	r2, #2
 8007bdc:	4619      	mov	r1, r3
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f001 fa08 	bl	8008ff4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007be4:	e02e      	b.n	8007c44 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f001 f999 	bl	8008f20 <USBD_CtlError>
            ret = USBD_FAIL;
 8007bee:	2302      	movs	r3, #2
 8007bf0:	75fb      	strb	r3, [r7, #23]
          break;
 8007bf2:	e027      	b.n	8007c44 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bfa:	2b03      	cmp	r3, #3
 8007bfc:	d107      	bne.n	8007c0e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8007bfe:	f107 030f 	add.w	r3, r7, #15
 8007c02:	2201      	movs	r2, #1
 8007c04:	4619      	mov	r1, r3
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f001 f9f4 	bl	8008ff4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007c0c:	e01a      	b.n	8007c44 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8007c0e:	6839      	ldr	r1, [r7, #0]
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f001 f985 	bl	8008f20 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c16:	2302      	movs	r3, #2
 8007c18:	75fb      	strb	r3, [r7, #23]
          break;
 8007c1a:	e013      	b.n	8007c44 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c22:	2b03      	cmp	r3, #3
 8007c24:	d00d      	beq.n	8007c42 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007c26:	6839      	ldr	r1, [r7, #0]
 8007c28:	6878      	ldr	r0, [r7, #4]
 8007c2a:	f001 f979 	bl	8008f20 <USBD_CtlError>
            ret = USBD_FAIL;
 8007c2e:	2302      	movs	r3, #2
 8007c30:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007c32:	e006      	b.n	8007c42 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007c34:	6839      	ldr	r1, [r7, #0]
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f001 f972 	bl	8008f20 <USBD_CtlError>
          ret = USBD_FAIL;
 8007c3c:	2302      	movs	r3, #2
 8007c3e:	75fb      	strb	r3, [r7, #23]
          break;
 8007c40:	e000      	b.n	8007c44 <USBD_CDC_Setup+0x12c>
          break;
 8007c42:	bf00      	nop
      }
      break;
 8007c44:	e006      	b.n	8007c54 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007c46:	6839      	ldr	r1, [r7, #0]
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f001 f969 	bl	8008f20 <USBD_CtlError>
      ret = USBD_FAIL;
 8007c4e:	2302      	movs	r3, #2
 8007c50:	75fb      	strb	r3, [r7, #23]
      break;
 8007c52:	bf00      	nop
  }

  return ret;
 8007c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c56:	4618      	mov	r0, r3
 8007c58:	3718      	adds	r7, #24
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}

08007c5e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b084      	sub	sp, #16
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
 8007c66:	460b      	mov	r3, r1
 8007c68:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c70:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007c78:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d03a      	beq.n	8007cfa <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007c84:	78fa      	ldrb	r2, [r7, #3]
 8007c86:	6879      	ldr	r1, [r7, #4]
 8007c88:	4613      	mov	r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	009b      	lsls	r3, r3, #2
 8007c90:	440b      	add	r3, r1
 8007c92:	331c      	adds	r3, #28
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d029      	beq.n	8007cee <USBD_CDC_DataIn+0x90>
 8007c9a:	78fa      	ldrb	r2, [r7, #3]
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	331c      	adds	r3, #28
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	78f9      	ldrb	r1, [r7, #3]
 8007cae:	68b8      	ldr	r0, [r7, #8]
 8007cb0:	460b      	mov	r3, r1
 8007cb2:	00db      	lsls	r3, r3, #3
 8007cb4:	440b      	add	r3, r1
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	4403      	add	r3, r0
 8007cba:	331c      	adds	r3, #28
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	fbb2 f1f3 	udiv	r1, r2, r3
 8007cc2:	fb01 f303 	mul.w	r3, r1, r3
 8007cc6:	1ad3      	subs	r3, r2, r3
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d110      	bne.n	8007cee <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8007ccc:	78fa      	ldrb	r2, [r7, #3]
 8007cce:	6879      	ldr	r1, [r7, #4]
 8007cd0:	4613      	mov	r3, r2
 8007cd2:	009b      	lsls	r3, r3, #2
 8007cd4:	4413      	add	r3, r2
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	440b      	add	r3, r1
 8007cda:	331c      	adds	r3, #28
 8007cdc:	2200      	movs	r2, #0
 8007cde:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007ce0:	78f9      	ldrb	r1, [r7, #3]
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f001 fe70 	bl	80099cc <USBD_LL_Transmit>
 8007cec:	e003      	b.n	8007cf6 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	e000      	b.n	8007cfc <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8007cfa:	2302      	movs	r3, #2
  }
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b084      	sub	sp, #16
 8007d08:	af00      	add	r7, sp, #0
 8007d0a:	6078      	str	r0, [r7, #4]
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007d18:	78fb      	ldrb	r3, [r7, #3]
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f001 fe9b 	bl	8009a58 <USBD_LL_GetRxDataSize>
 8007d22:	4602      	mov	r2, r0
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00d      	beq.n	8007d50 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d3a:	68db      	ldr	r3, [r3, #12]
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007d42:	68fa      	ldr	r2, [r7, #12]
 8007d44:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007d48:	4611      	mov	r1, r2
 8007d4a:	4798      	blx	r3

    return USBD_OK;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e000      	b.n	8007d52 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007d50:	2302      	movs	r3, #2
  }
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}

08007d5a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b084      	sub	sp, #16
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d68:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d014      	beq.n	8007d9e <USBD_CDC_EP0_RxReady+0x44>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8007d7a:	2bff      	cmp	r3, #255	@ 0xff
 8007d7c:	d00f      	beq.n	8007d9e <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8007d8c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007d8e:	68fa      	ldr	r2, [r7, #12]
 8007d90:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007d94:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	22ff      	movs	r2, #255	@ 0xff
 8007d9a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2243      	movs	r2, #67	@ 0x43
 8007db4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007db6:	4b03      	ldr	r3, [pc, #12]	@ (8007dc4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bc80      	pop	{r7}
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	20000098 	.word	0x20000098

08007dc8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2243      	movs	r2, #67	@ 0x43
 8007dd4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007dd6:	4b03      	ldr	r3, [pc, #12]	@ (8007de4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	370c      	adds	r7, #12
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bc80      	pop	{r7}
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop
 8007de4:	20000054 	.word	0x20000054

08007de8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2243      	movs	r2, #67	@ 0x43
 8007df4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007df6:	4b03      	ldr	r3, [pc, #12]	@ (8007e04 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007df8:	4618      	mov	r0, r3
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bc80      	pop	{r7}
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	200000dc 	.word	0x200000dc

08007e08 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	220a      	movs	r2, #10
 8007e14:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007e16:	4b03      	ldr	r3, [pc, #12]	@ (8007e24 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	370c      	adds	r7, #12
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bc80      	pop	{r7}
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop
 8007e24:	20000010 	.word	0x20000010

08007e28 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
 8007e30:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007e32:	2302      	movs	r3, #2
 8007e34:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d005      	beq.n	8007e48 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	683a      	ldr	r2, [r7, #0]
 8007e40:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	3714      	adds	r7, #20
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	bc80      	pop	{r7}
 8007e52:	4770      	bx	lr

08007e54 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b087      	sub	sp, #28
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e68:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	68ba      	ldr	r2, [r7, #8]
 8007e6e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8007e72:	88fa      	ldrh	r2, [r7, #6]
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8007e7a:	2300      	movs	r3, #0
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	371c      	adds	r7, #28
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bc80      	pop	{r7}
 8007e84:	4770      	bx	lr

08007e86 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8007e86:	b480      	push	{r7}
 8007e88:	b085      	sub	sp, #20
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
 8007e8e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e96:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	683a      	ldr	r2, [r7, #0]
 8007e9c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bc80      	pop	{r7}
 8007eaa:	4770      	bx	lr

08007eac <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d01c      	beq.n	8007f00 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d115      	bne.n	8007efc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	2201      	movs	r2, #1
 8007ed4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	2181      	movs	r1, #129	@ 0x81
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f001 fd6a 	bl	80099cc <USBD_LL_Transmit>

      return USBD_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	e002      	b.n	8007f02 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e000      	b.n	8007f02 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8007f00:	2302      	movs	r3, #2
  }
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3710      	adds	r7, #16
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007f0a:	b580      	push	{r7, lr}
 8007f0c:	b084      	sub	sp, #16
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f18:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d017      	beq.n	8007f54 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	7c1b      	ldrb	r3, [r3, #16]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d109      	bne.n	8007f40 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f32:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007f36:	2101      	movs	r1, #1
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f001 fd6a 	bl	8009a12 <USBD_LL_PrepareReceive>
 8007f3e:	e007      	b.n	8007f50 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007f46:	2340      	movs	r3, #64	@ 0x40
 8007f48:	2101      	movs	r1, #1
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f001 fd61 	bl	8009a12 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007f50:	2300      	movs	r3, #0
 8007f52:	e000      	b.n	8007f56 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007f54:	2302      	movs	r3, #2
  }
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3710      	adds	r7, #16
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}

08007f5e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b084      	sub	sp, #16
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	60f8      	str	r0, [r7, #12]
 8007f66:	60b9      	str	r1, [r7, #8]
 8007f68:	4613      	mov	r3, r2
 8007f6a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007f72:	2302      	movs	r3, #2
 8007f74:	e01a      	b.n	8007fac <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d003      	beq.n	8007f88 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	2200      	movs	r2, #0
 8007f84:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d003      	beq.n	8007f96 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	68ba      	ldr	r2, [r7, #8]
 8007f92:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	79fa      	ldrb	r2, [r7, #7]
 8007fa2:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f001 fbdf 	bl	8009768 <USBD_LL_Init>

  return USBD_OK;
 8007faa:	2300      	movs	r3, #0
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d006      	beq.n	8007fd6 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	683a      	ldr	r2, [r7, #0]
 8007fcc:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	73fb      	strb	r3, [r7, #15]
 8007fd4:	e001      	b.n	8007fda <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007fd6:	2302      	movs	r3, #2
 8007fd8:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007fda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3714      	adds	r7, #20
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bc80      	pop	{r7}
 8007fe4:	4770      	bx	lr

08007fe6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007fe6:	b580      	push	{r7, lr}
 8007fe8:	b082      	sub	sp, #8
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f001 fc04 	bl	80097fc <USBD_LL_Start>

  return USBD_OK;
 8007ff4:	2300      	movs	r3, #0
}
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	3708      	adds	r7, #8
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	bd80      	pop	{r7, pc}

08007ffe <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8007ffe:	b480      	push	{r7}
 8008000:	b083      	sub	sp, #12
 8008002:	af00      	add	r7, sp, #0
 8008004:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008006:	2300      	movs	r3, #0
}
 8008008:	4618      	mov	r0, r3
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	bc80      	pop	{r7}
 8008010:	4770      	bx	lr

08008012 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008012:	b580      	push	{r7, lr}
 8008014:	b084      	sub	sp, #16
 8008016:	af00      	add	r7, sp, #0
 8008018:	6078      	str	r0, [r7, #4]
 800801a:	460b      	mov	r3, r1
 800801c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800801e:	2302      	movs	r3, #2
 8008020:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00c      	beq.n	8008046 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	78fa      	ldrb	r2, [r7, #3]
 8008036:	4611      	mov	r1, r2
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	4798      	blx	r3
 800803c:	4603      	mov	r3, r0
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008042:	2300      	movs	r3, #0
 8008044:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008046:	7bfb      	ldrb	r3, [r7, #15]
}
 8008048:	4618      	mov	r0, r3
 800804a:	3710      	adds	r7, #16
 800804c:	46bd      	mov	sp, r7
 800804e:	bd80      	pop	{r7, pc}

08008050 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b082      	sub	sp, #8
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	460b      	mov	r3, r1
 800805a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008062:	685b      	ldr	r3, [r3, #4]
 8008064:	78fa      	ldrb	r2, [r7, #3]
 8008066:	4611      	mov	r1, r2
 8008068:	6878      	ldr	r0, [r7, #4]
 800806a:	4798      	blx	r3

  return USBD_OK;
 800806c:	2300      	movs	r3, #0
}
 800806e:	4618      	mov	r0, r3
 8008070:	3708      	adds	r7, #8
 8008072:	46bd      	mov	sp, r7
 8008074:	bd80      	pop	{r7, pc}

08008076 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008076:	b580      	push	{r7, lr}
 8008078:	b082      	sub	sp, #8
 800807a:	af00      	add	r7, sp, #0
 800807c:	6078      	str	r0, [r7, #4]
 800807e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008086:	6839      	ldr	r1, [r7, #0]
 8008088:	4618      	mov	r0, r3
 800808a:	f000 ff10 	bl	8008eae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	2201      	movs	r2, #1
 8008092:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800809c:	461a      	mov	r2, r3
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80080aa:	f003 031f 	and.w	r3, r3, #31
 80080ae:	2b02      	cmp	r3, #2
 80080b0:	d016      	beq.n	80080e0 <USBD_LL_SetupStage+0x6a>
 80080b2:	2b02      	cmp	r3, #2
 80080b4:	d81c      	bhi.n	80080f0 <USBD_LL_SetupStage+0x7a>
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d002      	beq.n	80080c0 <USBD_LL_SetupStage+0x4a>
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d008      	beq.n	80080d0 <USBD_LL_SetupStage+0x5a>
 80080be:	e017      	b.n	80080f0 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80080c6:	4619      	mov	r1, r3
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f000 fa03 	bl	80084d4 <USBD_StdDevReq>
      break;
 80080ce:	e01a      	b.n	8008106 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80080d6:	4619      	mov	r1, r3
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 fa65 	bl	80085a8 <USBD_StdItfReq>
      break;
 80080de:	e012      	b.n	8008106 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80080e6:	4619      	mov	r1, r3
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 faa5 	bl	8008638 <USBD_StdEPReq>
      break;
 80080ee:	e00a      	b.n	8008106 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80080f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	4619      	mov	r1, r3
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f001 fbdc 	bl	80098bc <USBD_LL_StallEP>
      break;
 8008104:	bf00      	nop
  }

  return USBD_OK;
 8008106:	2300      	movs	r3, #0
}
 8008108:	4618      	mov	r0, r3
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}

08008110 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	460b      	mov	r3, r1
 800811a:	607a      	str	r2, [r7, #4]
 800811c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800811e:	7afb      	ldrb	r3, [r7, #11]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d14b      	bne.n	80081bc <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800812a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008132:	2b03      	cmp	r3, #3
 8008134:	d134      	bne.n	80081a0 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	68da      	ldr	r2, [r3, #12]
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	429a      	cmp	r2, r3
 8008140:	d919      	bls.n	8008176 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	68da      	ldr	r2, [r3, #12]
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	1ad2      	subs	r2, r2, r3
 800814c:	697b      	ldr	r3, [r7, #20]
 800814e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	68da      	ldr	r2, [r3, #12]
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008158:	429a      	cmp	r2, r3
 800815a:	d203      	bcs.n	8008164 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008160:	b29b      	uxth	r3, r3
 8008162:	e002      	b.n	800816a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008168:	b29b      	uxth	r3, r3
 800816a:	461a      	mov	r2, r3
 800816c:	6879      	ldr	r1, [r7, #4]
 800816e:	68f8      	ldr	r0, [r7, #12]
 8008170:	f000 ff8c 	bl	800908c <USBD_CtlContinueRx>
 8008174:	e038      	b.n	80081e8 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800817c:	691b      	ldr	r3, [r3, #16]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d00a      	beq.n	8008198 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008188:	2b03      	cmp	r3, #3
 800818a:	d105      	bne.n	8008198 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008198:	68f8      	ldr	r0, [r7, #12]
 800819a:	f000 ff89 	bl	80090b0 <USBD_CtlSendStatus>
 800819e:	e023      	b.n	80081e8 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80081a6:	2b05      	cmp	r3, #5
 80081a8:	d11e      	bne.n	80081e8 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80081b2:	2100      	movs	r1, #0
 80081b4:	68f8      	ldr	r0, [r7, #12]
 80081b6:	f001 fb81 	bl	80098bc <USBD_LL_StallEP>
 80081ba:	e015      	b.n	80081e8 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081c2:	699b      	ldr	r3, [r3, #24]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00d      	beq.n	80081e4 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80081ce:	2b03      	cmp	r3, #3
 80081d0:	d108      	bne.n	80081e4 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80081d8:	699b      	ldr	r3, [r3, #24]
 80081da:	7afa      	ldrb	r2, [r7, #11]
 80081dc:	4611      	mov	r1, r2
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	4798      	blx	r3
 80081e2:	e001      	b.n	80081e8 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80081e4:	2302      	movs	r3, #2
 80081e6:	e000      	b.n	80081ea <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80081e8:	2300      	movs	r3, #0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3718      	adds	r7, #24
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b086      	sub	sp, #24
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	60f8      	str	r0, [r7, #12]
 80081fa:	460b      	mov	r3, r1
 80081fc:	607a      	str	r2, [r7, #4]
 80081fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008200:	7afb      	ldrb	r3, [r7, #11]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d17f      	bne.n	8008306 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	3314      	adds	r3, #20
 800820a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008212:	2b02      	cmp	r3, #2
 8008214:	d15c      	bne.n	80082d0 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	68da      	ldr	r2, [r3, #12]
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	429a      	cmp	r2, r3
 8008220:	d915      	bls.n	800824e <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	68da      	ldr	r2, [r3, #12]
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	691b      	ldr	r3, [r3, #16]
 800822a:	1ad2      	subs	r2, r2, r3
 800822c:	697b      	ldr	r3, [r7, #20]
 800822e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	b29b      	uxth	r3, r3
 8008236:	461a      	mov	r2, r3
 8008238:	6879      	ldr	r1, [r7, #4]
 800823a:	68f8      	ldr	r0, [r7, #12]
 800823c:	f000 fef6 	bl	800902c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008240:	2300      	movs	r3, #0
 8008242:	2200      	movs	r2, #0
 8008244:	2100      	movs	r1, #0
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f001 fbe3 	bl	8009a12 <USBD_LL_PrepareReceive>
 800824c:	e04e      	b.n	80082ec <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	697a      	ldr	r2, [r7, #20]
 8008254:	6912      	ldr	r2, [r2, #16]
 8008256:	fbb3 f1f2 	udiv	r1, r3, r2
 800825a:	fb01 f202 	mul.w	r2, r1, r2
 800825e:	1a9b      	subs	r3, r3, r2
 8008260:	2b00      	cmp	r3, #0
 8008262:	d11c      	bne.n	800829e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8008264:	697b      	ldr	r3, [r7, #20]
 8008266:	689a      	ldr	r2, [r3, #8]
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800826c:	429a      	cmp	r2, r3
 800826e:	d316      	bcc.n	800829e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	689a      	ldr	r2, [r3, #8]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800827a:	429a      	cmp	r2, r3
 800827c:	d20f      	bcs.n	800829e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800827e:	2200      	movs	r2, #0
 8008280:	2100      	movs	r1, #0
 8008282:	68f8      	ldr	r0, [r7, #12]
 8008284:	f000 fed2 	bl	800902c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2200      	movs	r2, #0
 800828c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008290:	2300      	movs	r3, #0
 8008292:	2200      	movs	r2, #0
 8008294:	2100      	movs	r1, #0
 8008296:	68f8      	ldr	r0, [r7, #12]
 8008298:	f001 fbbb 	bl	8009a12 <USBD_LL_PrepareReceive>
 800829c:	e026      	b.n	80082ec <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082a4:	68db      	ldr	r3, [r3, #12]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d00a      	beq.n	80082c0 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80082b0:	2b03      	cmp	r3, #3
 80082b2:	d105      	bne.n	80082c0 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80082c0:	2180      	movs	r1, #128	@ 0x80
 80082c2:	68f8      	ldr	r0, [r7, #12]
 80082c4:	f001 fafa 	bl	80098bc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80082c8:	68f8      	ldr	r0, [r7, #12]
 80082ca:	f000 ff04 	bl	80090d6 <USBD_CtlReceiveStatus>
 80082ce:	e00d      	b.n	80082ec <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80082d6:	2b04      	cmp	r3, #4
 80082d8:	d004      	beq.n	80082e4 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d103      	bne.n	80082ec <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80082e4:	2180      	movs	r1, #128	@ 0x80
 80082e6:	68f8      	ldr	r0, [r7, #12]
 80082e8:	f001 fae8 	bl	80098bc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d11d      	bne.n	8008332 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80082f6:	68f8      	ldr	r0, [r7, #12]
 80082f8:	f7ff fe81 	bl	8007ffe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	2200      	movs	r2, #0
 8008300:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008304:	e015      	b.n	8008332 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800830c:	695b      	ldr	r3, [r3, #20]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00d      	beq.n	800832e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008318:	2b03      	cmp	r3, #3
 800831a:	d108      	bne.n	800832e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008322:	695b      	ldr	r3, [r3, #20]
 8008324:	7afa      	ldrb	r2, [r7, #11]
 8008326:	4611      	mov	r1, r2
 8008328:	68f8      	ldr	r0, [r7, #12]
 800832a:	4798      	blx	r3
 800832c:	e001      	b.n	8008332 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800832e:	2302      	movs	r3, #2
 8008330:	e000      	b.n	8008334 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8008332:	2300      	movs	r3, #0
}
 8008334:	4618      	mov	r0, r3
 8008336:	3718      	adds	r7, #24
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}

0800833c <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b082      	sub	sp, #8
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008344:	2340      	movs	r3, #64	@ 0x40
 8008346:	2200      	movs	r2, #0
 8008348:	2100      	movs	r1, #0
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f001 fa71 	bl	8009832 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2240      	movs	r2, #64	@ 0x40
 800835c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008360:	2340      	movs	r3, #64	@ 0x40
 8008362:	2200      	movs	r2, #0
 8008364:	2180      	movs	r1, #128	@ 0x80
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f001 fa63 	bl	8009832 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2201      	movs	r2, #1
 8008370:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2240      	movs	r2, #64	@ 0x40
 8008376:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800839c:	2b00      	cmp	r3, #0
 800839e:	d009      	beq.n	80083b4 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80083a6:	685b      	ldr	r3, [r3, #4]
 80083a8:	687a      	ldr	r2, [r7, #4]
 80083aa:	6852      	ldr	r2, [r2, #4]
 80083ac:	b2d2      	uxtb	r2, r2
 80083ae:	4611      	mov	r1, r2
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	4798      	blx	r3
  }

  return USBD_OK;
 80083b4:	2300      	movs	r3, #0
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3708      	adds	r7, #8
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80083be:	b480      	push	{r7}
 80083c0:	b083      	sub	sp, #12
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
 80083c6:	460b      	mov	r3, r1
 80083c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	78fa      	ldrb	r2, [r7, #3]
 80083ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80083d0:	2300      	movs	r3, #0
}
 80083d2:	4618      	mov	r0, r3
 80083d4:	370c      	adds	r7, #12
 80083d6:	46bd      	mov	sp, r7
 80083d8:	bc80      	pop	{r7}
 80083da:	4770      	bx	lr

080083dc <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2204      	movs	r2, #4
 80083f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	370c      	adds	r7, #12
 80083fe:	46bd      	mov	sp, r7
 8008400:	bc80      	pop	{r7}
 8008402:	4770      	bx	lr

08008404 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008412:	2b04      	cmp	r3, #4
 8008414:	d105      	bne.n	8008422 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008422:	2300      	movs	r3, #0
}
 8008424:	4618      	mov	r0, r3
 8008426:	370c      	adds	r7, #12
 8008428:	46bd      	mov	sp, r7
 800842a:	bc80      	pop	{r7}
 800842c:	4770      	bx	lr

0800842e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800842e:	b580      	push	{r7, lr}
 8008430:	b082      	sub	sp, #8
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800843c:	2b03      	cmp	r3, #3
 800843e:	d10b      	bne.n	8008458 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008446:	69db      	ldr	r3, [r3, #28]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d005      	beq.n	8008458 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008452:	69db      	ldr	r3, [r3, #28]
 8008454:	6878      	ldr	r0, [r7, #4]
 8008456:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008458:	2300      	movs	r3, #0
}
 800845a:	4618      	mov	r0, r3
 800845c:	3708      	adds	r7, #8
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}

08008462 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008462:	b480      	push	{r7}
 8008464:	b083      	sub	sp, #12
 8008466:	af00      	add	r7, sp, #0
 8008468:	6078      	str	r0, [r7, #4]
 800846a:	460b      	mov	r3, r1
 800846c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800846e:	2300      	movs	r3, #0
}
 8008470:	4618      	mov	r0, r3
 8008472:	370c      	adds	r7, #12
 8008474:	46bd      	mov	sp, r7
 8008476:	bc80      	pop	{r7}
 8008478:	4770      	bx	lr

0800847a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800847a:	b480      	push	{r7}
 800847c:	b083      	sub	sp, #12
 800847e:	af00      	add	r7, sp, #0
 8008480:	6078      	str	r0, [r7, #4]
 8008482:	460b      	mov	r3, r1
 8008484:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	370c      	adds	r7, #12
 800848c:	46bd      	mov	sp, r7
 800848e:	bc80      	pop	{r7}
 8008490:	4770      	bx	lr

08008492 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008492:	b480      	push	{r7}
 8008494:	b083      	sub	sp, #12
 8008496:	af00      	add	r7, sp, #0
 8008498:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800849a:	2300      	movs	r3, #0
}
 800849c:	4618      	mov	r0, r3
 800849e:	370c      	adds	r7, #12
 80084a0:	46bd      	mov	sp, r7
 80084a2:	bc80      	pop	{r7}
 80084a4:	4770      	bx	lr

080084a6 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b082      	sub	sp, #8
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2201      	movs	r2, #1
 80084b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	6852      	ldr	r2, [r2, #4]
 80084c2:	b2d2      	uxtb	r2, r2
 80084c4:	4611      	mov	r1, r2
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	4798      	blx	r3

  return USBD_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3708      	adds	r7, #8
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084ea:	2b40      	cmp	r3, #64	@ 0x40
 80084ec:	d005      	beq.n	80084fa <USBD_StdDevReq+0x26>
 80084ee:	2b40      	cmp	r3, #64	@ 0x40
 80084f0:	d84f      	bhi.n	8008592 <USBD_StdDevReq+0xbe>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d009      	beq.n	800850a <USBD_StdDevReq+0x36>
 80084f6:	2b20      	cmp	r3, #32
 80084f8:	d14b      	bne.n	8008592 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	6839      	ldr	r1, [r7, #0]
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	4798      	blx	r3
      break;
 8008508:	e048      	b.n	800859c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	785b      	ldrb	r3, [r3, #1]
 800850e:	2b09      	cmp	r3, #9
 8008510:	d839      	bhi.n	8008586 <USBD_StdDevReq+0xb2>
 8008512:	a201      	add	r2, pc, #4	@ (adr r2, 8008518 <USBD_StdDevReq+0x44>)
 8008514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008518:	08008569 	.word	0x08008569
 800851c:	0800857d 	.word	0x0800857d
 8008520:	08008587 	.word	0x08008587
 8008524:	08008573 	.word	0x08008573
 8008528:	08008587 	.word	0x08008587
 800852c:	0800854b 	.word	0x0800854b
 8008530:	08008541 	.word	0x08008541
 8008534:	08008587 	.word	0x08008587
 8008538:	0800855f 	.word	0x0800855f
 800853c:	08008555 	.word	0x08008555
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008540:	6839      	ldr	r1, [r7, #0]
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 f9dc 	bl	8008900 <USBD_GetDescriptor>
          break;
 8008548:	e022      	b.n	8008590 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800854a:	6839      	ldr	r1, [r7, #0]
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f000 fb3f 	bl	8008bd0 <USBD_SetAddress>
          break;
 8008552:	e01d      	b.n	8008590 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008554:	6839      	ldr	r1, [r7, #0]
 8008556:	6878      	ldr	r0, [r7, #4]
 8008558:	f000 fb7e 	bl	8008c58 <USBD_SetConfig>
          break;
 800855c:	e018      	b.n	8008590 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800855e:	6839      	ldr	r1, [r7, #0]
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 fc07 	bl	8008d74 <USBD_GetConfig>
          break;
 8008566:	e013      	b.n	8008590 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008568:	6839      	ldr	r1, [r7, #0]
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 fc37 	bl	8008dde <USBD_GetStatus>
          break;
 8008570:	e00e      	b.n	8008590 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008572:	6839      	ldr	r1, [r7, #0]
 8008574:	6878      	ldr	r0, [r7, #4]
 8008576:	f000 fc65 	bl	8008e44 <USBD_SetFeature>
          break;
 800857a:	e009      	b.n	8008590 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800857c:	6839      	ldr	r1, [r7, #0]
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 fc74 	bl	8008e6c <USBD_ClrFeature>
          break;
 8008584:	e004      	b.n	8008590 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8008586:	6839      	ldr	r1, [r7, #0]
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 fcc9 	bl	8008f20 <USBD_CtlError>
          break;
 800858e:	bf00      	nop
      }
      break;
 8008590:	e004      	b.n	800859c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8008592:	6839      	ldr	r1, [r7, #0]
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f000 fcc3 	bl	8008f20 <USBD_CtlError>
      break;
 800859a:	bf00      	nop
  }

  return ret;
 800859c:	7bfb      	ldrb	r3, [r7, #15]
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}
 80085a6:	bf00      	nop

080085a8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b084      	sub	sp, #16
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	781b      	ldrb	r3, [r3, #0]
 80085ba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80085be:	2b40      	cmp	r3, #64	@ 0x40
 80085c0:	d005      	beq.n	80085ce <USBD_StdItfReq+0x26>
 80085c2:	2b40      	cmp	r3, #64	@ 0x40
 80085c4:	d82e      	bhi.n	8008624 <USBD_StdItfReq+0x7c>
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d001      	beq.n	80085ce <USBD_StdItfReq+0x26>
 80085ca:	2b20      	cmp	r3, #32
 80085cc:	d12a      	bne.n	8008624 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085d4:	3b01      	subs	r3, #1
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d81d      	bhi.n	8008616 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	889b      	ldrh	r3, [r3, #4]
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d813      	bhi.n	800860c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	6839      	ldr	r1, [r7, #0]
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	4798      	blx	r3
 80085f2:	4603      	mov	r3, r0
 80085f4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	88db      	ldrh	r3, [r3, #6]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d110      	bne.n	8008620 <USBD_StdItfReq+0x78>
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d10d      	bne.n	8008620 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8008604:	6878      	ldr	r0, [r7, #4]
 8008606:	f000 fd53 	bl	80090b0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800860a:	e009      	b.n	8008620 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800860c:	6839      	ldr	r1, [r7, #0]
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f000 fc86 	bl	8008f20 <USBD_CtlError>
          break;
 8008614:	e004      	b.n	8008620 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8008616:	6839      	ldr	r1, [r7, #0]
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 fc81 	bl	8008f20 <USBD_CtlError>
          break;
 800861e:	e000      	b.n	8008622 <USBD_StdItfReq+0x7a>
          break;
 8008620:	bf00      	nop
      }
      break;
 8008622:	e004      	b.n	800862e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8008624:	6839      	ldr	r1, [r7, #0]
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 fc7a 	bl	8008f20 <USBD_CtlError>
      break;
 800862c:	bf00      	nop
  }

  return USBD_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3710      	adds	r7, #16
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
 8008640:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	889b      	ldrh	r3, [r3, #4]
 800864a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800864c:	683b      	ldr	r3, [r7, #0]
 800864e:	781b      	ldrb	r3, [r3, #0]
 8008650:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008654:	2b40      	cmp	r3, #64	@ 0x40
 8008656:	d007      	beq.n	8008668 <USBD_StdEPReq+0x30>
 8008658:	2b40      	cmp	r3, #64	@ 0x40
 800865a:	f200 8146 	bhi.w	80088ea <USBD_StdEPReq+0x2b2>
 800865e:	2b00      	cmp	r3, #0
 8008660:	d00a      	beq.n	8008678 <USBD_StdEPReq+0x40>
 8008662:	2b20      	cmp	r3, #32
 8008664:	f040 8141 	bne.w	80088ea <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	4798      	blx	r3
      break;
 8008676:	e13d      	b.n	80088f4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008680:	2b20      	cmp	r3, #32
 8008682:	d10a      	bne.n	800869a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800868a:	689b      	ldr	r3, [r3, #8]
 800868c:	6839      	ldr	r1, [r7, #0]
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	4798      	blx	r3
 8008692:	4603      	mov	r3, r0
 8008694:	73fb      	strb	r3, [r7, #15]

        return ret;
 8008696:	7bfb      	ldrb	r3, [r7, #15]
 8008698:	e12d      	b.n	80088f6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	785b      	ldrb	r3, [r3, #1]
 800869e:	2b03      	cmp	r3, #3
 80086a0:	d007      	beq.n	80086b2 <USBD_StdEPReq+0x7a>
 80086a2:	2b03      	cmp	r3, #3
 80086a4:	f300 811b 	bgt.w	80088de <USBD_StdEPReq+0x2a6>
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d072      	beq.n	8008792 <USBD_StdEPReq+0x15a>
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d03a      	beq.n	8008726 <USBD_StdEPReq+0xee>
 80086b0:	e115      	b.n	80088de <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	d002      	beq.n	80086c2 <USBD_StdEPReq+0x8a>
 80086bc:	2b03      	cmp	r3, #3
 80086be:	d015      	beq.n	80086ec <USBD_StdEPReq+0xb4>
 80086c0:	e02b      	b.n	800871a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80086c2:	7bbb      	ldrb	r3, [r7, #14]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00c      	beq.n	80086e2 <USBD_StdEPReq+0xaa>
 80086c8:	7bbb      	ldrb	r3, [r7, #14]
 80086ca:	2b80      	cmp	r3, #128	@ 0x80
 80086cc:	d009      	beq.n	80086e2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80086ce:	7bbb      	ldrb	r3, [r7, #14]
 80086d0:	4619      	mov	r1, r3
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f001 f8f2 	bl	80098bc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80086d8:	2180      	movs	r1, #128	@ 0x80
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f001 f8ee 	bl	80098bc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80086e0:	e020      	b.n	8008724 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80086e2:	6839      	ldr	r1, [r7, #0]
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 fc1b 	bl	8008f20 <USBD_CtlError>
              break;
 80086ea:	e01b      	b.n	8008724 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	885b      	ldrh	r3, [r3, #2]
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10e      	bne.n	8008712 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80086f4:	7bbb      	ldrb	r3, [r7, #14]
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d00b      	beq.n	8008712 <USBD_StdEPReq+0xda>
 80086fa:	7bbb      	ldrb	r3, [r7, #14]
 80086fc:	2b80      	cmp	r3, #128	@ 0x80
 80086fe:	d008      	beq.n	8008712 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	88db      	ldrh	r3, [r3, #6]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d104      	bne.n	8008712 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008708:	7bbb      	ldrb	r3, [r7, #14]
 800870a:	4619      	mov	r1, r3
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f001 f8d5 	bl	80098bc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 fccc 	bl	80090b0 <USBD_CtlSendStatus>

              break;
 8008718:	e004      	b.n	8008724 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800871a:	6839      	ldr	r1, [r7, #0]
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f000 fbff 	bl	8008f20 <USBD_CtlError>
              break;
 8008722:	bf00      	nop
          }
          break;
 8008724:	e0e0      	b.n	80088e8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800872c:	2b02      	cmp	r3, #2
 800872e:	d002      	beq.n	8008736 <USBD_StdEPReq+0xfe>
 8008730:	2b03      	cmp	r3, #3
 8008732:	d015      	beq.n	8008760 <USBD_StdEPReq+0x128>
 8008734:	e026      	b.n	8008784 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008736:	7bbb      	ldrb	r3, [r7, #14]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00c      	beq.n	8008756 <USBD_StdEPReq+0x11e>
 800873c:	7bbb      	ldrb	r3, [r7, #14]
 800873e:	2b80      	cmp	r3, #128	@ 0x80
 8008740:	d009      	beq.n	8008756 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008742:	7bbb      	ldrb	r3, [r7, #14]
 8008744:	4619      	mov	r1, r3
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 f8b8 	bl	80098bc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800874c:	2180      	movs	r1, #128	@ 0x80
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f001 f8b4 	bl	80098bc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008754:	e01c      	b.n	8008790 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8008756:	6839      	ldr	r1, [r7, #0]
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 fbe1 	bl	8008f20 <USBD_CtlError>
              break;
 800875e:	e017      	b.n	8008790 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	885b      	ldrh	r3, [r3, #2]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d112      	bne.n	800878e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008768:	7bbb      	ldrb	r3, [r7, #14]
 800876a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800876e:	2b00      	cmp	r3, #0
 8008770:	d004      	beq.n	800877c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008772:	7bbb      	ldrb	r3, [r7, #14]
 8008774:	4619      	mov	r1, r3
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f001 f8bf 	bl	80098fa <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 fc97 	bl	80090b0 <USBD_CtlSendStatus>
              }
              break;
 8008782:	e004      	b.n	800878e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8008784:	6839      	ldr	r1, [r7, #0]
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 fbca 	bl	8008f20 <USBD_CtlError>
              break;
 800878c:	e000      	b.n	8008790 <USBD_StdEPReq+0x158>
              break;
 800878e:	bf00      	nop
          }
          break;
 8008790:	e0aa      	b.n	80088e8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008798:	2b02      	cmp	r3, #2
 800879a:	d002      	beq.n	80087a2 <USBD_StdEPReq+0x16a>
 800879c:	2b03      	cmp	r3, #3
 800879e:	d032      	beq.n	8008806 <USBD_StdEPReq+0x1ce>
 80087a0:	e097      	b.n	80088d2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80087a2:	7bbb      	ldrb	r3, [r7, #14]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d007      	beq.n	80087b8 <USBD_StdEPReq+0x180>
 80087a8:	7bbb      	ldrb	r3, [r7, #14]
 80087aa:	2b80      	cmp	r3, #128	@ 0x80
 80087ac:	d004      	beq.n	80087b8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80087ae:	6839      	ldr	r1, [r7, #0]
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f000 fbb5 	bl	8008f20 <USBD_CtlError>
                break;
 80087b6:	e091      	b.n	80088dc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	da0b      	bge.n	80087d8 <USBD_StdEPReq+0x1a0>
 80087c0:	7bbb      	ldrb	r3, [r7, #14]
 80087c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80087c6:	4613      	mov	r3, r2
 80087c8:	009b      	lsls	r3, r3, #2
 80087ca:	4413      	add	r3, r2
 80087cc:	009b      	lsls	r3, r3, #2
 80087ce:	3310      	adds	r3, #16
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	4413      	add	r3, r2
 80087d4:	3304      	adds	r3, #4
 80087d6:	e00b      	b.n	80087f0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80087d8:	7bbb      	ldrb	r3, [r7, #14]
 80087da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80087de:	4613      	mov	r3, r2
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	4413      	add	r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	4413      	add	r3, r2
 80087ee:	3304      	adds	r3, #4
 80087f0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	2200      	movs	r2, #0
 80087f6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80087f8:	68bb      	ldr	r3, [r7, #8]
 80087fa:	2202      	movs	r2, #2
 80087fc:	4619      	mov	r1, r3
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 fbf8 	bl	8008ff4 <USBD_CtlSendData>
              break;
 8008804:	e06a      	b.n	80088dc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008806:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800880a:	2b00      	cmp	r3, #0
 800880c:	da11      	bge.n	8008832 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800880e:	7bbb      	ldrb	r3, [r7, #14]
 8008810:	f003 020f 	and.w	r2, r3, #15
 8008814:	6879      	ldr	r1, [r7, #4]
 8008816:	4613      	mov	r3, r2
 8008818:	009b      	lsls	r3, r3, #2
 800881a:	4413      	add	r3, r2
 800881c:	009b      	lsls	r3, r3, #2
 800881e:	440b      	add	r3, r1
 8008820:	3318      	adds	r3, #24
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d117      	bne.n	8008858 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8008828:	6839      	ldr	r1, [r7, #0]
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 fb78 	bl	8008f20 <USBD_CtlError>
                  break;
 8008830:	e054      	b.n	80088dc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008832:	7bbb      	ldrb	r3, [r7, #14]
 8008834:	f003 020f 	and.w	r2, r3, #15
 8008838:	6879      	ldr	r1, [r7, #4]
 800883a:	4613      	mov	r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	440b      	add	r3, r1
 8008844:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d104      	bne.n	8008858 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800884e:	6839      	ldr	r1, [r7, #0]
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 fb65 	bl	8008f20 <USBD_CtlError>
                  break;
 8008856:	e041      	b.n	80088dc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008858:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800885c:	2b00      	cmp	r3, #0
 800885e:	da0b      	bge.n	8008878 <USBD_StdEPReq+0x240>
 8008860:	7bbb      	ldrb	r3, [r7, #14]
 8008862:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008866:	4613      	mov	r3, r2
 8008868:	009b      	lsls	r3, r3, #2
 800886a:	4413      	add	r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	3310      	adds	r3, #16
 8008870:	687a      	ldr	r2, [r7, #4]
 8008872:	4413      	add	r3, r2
 8008874:	3304      	adds	r3, #4
 8008876:	e00b      	b.n	8008890 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008878:	7bbb      	ldrb	r3, [r7, #14]
 800887a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800887e:	4613      	mov	r3, r2
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	4413      	add	r3, r2
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800888a:	687a      	ldr	r2, [r7, #4]
 800888c:	4413      	add	r3, r2
 800888e:	3304      	adds	r3, #4
 8008890:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008892:	7bbb      	ldrb	r3, [r7, #14]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d002      	beq.n	800889e <USBD_StdEPReq+0x266>
 8008898:	7bbb      	ldrb	r3, [r7, #14]
 800889a:	2b80      	cmp	r3, #128	@ 0x80
 800889c:	d103      	bne.n	80088a6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	2200      	movs	r2, #0
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	e00e      	b.n	80088c4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80088a6:	7bbb      	ldrb	r3, [r7, #14]
 80088a8:	4619      	mov	r1, r3
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f001 f844 	bl	8009938 <USBD_LL_IsStallEP>
 80088b0:	4603      	mov	r3, r0
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d003      	beq.n	80088be <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	2201      	movs	r2, #1
 80088ba:	601a      	str	r2, [r3, #0]
 80088bc:	e002      	b.n	80088c4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	2200      	movs	r2, #0
 80088c2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	2202      	movs	r2, #2
 80088c8:	4619      	mov	r1, r3
 80088ca:	6878      	ldr	r0, [r7, #4]
 80088cc:	f000 fb92 	bl	8008ff4 <USBD_CtlSendData>
              break;
 80088d0:	e004      	b.n	80088dc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80088d2:	6839      	ldr	r1, [r7, #0]
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 fb23 	bl	8008f20 <USBD_CtlError>
              break;
 80088da:	bf00      	nop
          }
          break;
 80088dc:	e004      	b.n	80088e8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80088de:	6839      	ldr	r1, [r7, #0]
 80088e0:	6878      	ldr	r0, [r7, #4]
 80088e2:	f000 fb1d 	bl	8008f20 <USBD_CtlError>
          break;
 80088e6:	bf00      	nop
      }
      break;
 80088e8:	e004      	b.n	80088f4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80088ea:	6839      	ldr	r1, [r7, #0]
 80088ec:	6878      	ldr	r0, [r7, #4]
 80088ee:	f000 fb17 	bl	8008f20 <USBD_CtlError>
      break;
 80088f2:	bf00      	nop
  }

  return ret;
 80088f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3710      	adds	r7, #16
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
	...

08008900 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
 8008908:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800890a:	2300      	movs	r3, #0
 800890c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008912:	2300      	movs	r3, #0
 8008914:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008916:	683b      	ldr	r3, [r7, #0]
 8008918:	885b      	ldrh	r3, [r3, #2]
 800891a:	0a1b      	lsrs	r3, r3, #8
 800891c:	b29b      	uxth	r3, r3
 800891e:	3b01      	subs	r3, #1
 8008920:	2b06      	cmp	r3, #6
 8008922:	f200 8128 	bhi.w	8008b76 <USBD_GetDescriptor+0x276>
 8008926:	a201      	add	r2, pc, #4	@ (adr r2, 800892c <USBD_GetDescriptor+0x2c>)
 8008928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800892c:	08008949 	.word	0x08008949
 8008930:	08008961 	.word	0x08008961
 8008934:	080089a1 	.word	0x080089a1
 8008938:	08008b77 	.word	0x08008b77
 800893c:	08008b77 	.word	0x08008b77
 8008940:	08008b17 	.word	0x08008b17
 8008944:	08008b43 	.word	0x08008b43
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	687a      	ldr	r2, [r7, #4]
 8008952:	7c12      	ldrb	r2, [r2, #16]
 8008954:	f107 0108 	add.w	r1, r7, #8
 8008958:	4610      	mov	r0, r2
 800895a:	4798      	blx	r3
 800895c:	60f8      	str	r0, [r7, #12]
      break;
 800895e:	e112      	b.n	8008b86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	7c1b      	ldrb	r3, [r3, #16]
 8008964:	2b00      	cmp	r3, #0
 8008966:	d10d      	bne.n	8008984 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800896e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008970:	f107 0208 	add.w	r2, r7, #8
 8008974:	4610      	mov	r0, r2
 8008976:	4798      	blx	r3
 8008978:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	3301      	adds	r3, #1
 800897e:	2202      	movs	r2, #2
 8008980:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008982:	e100      	b.n	8008b86 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800898a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800898c:	f107 0208 	add.w	r2, r7, #8
 8008990:	4610      	mov	r0, r2
 8008992:	4798      	blx	r3
 8008994:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	3301      	adds	r3, #1
 800899a:	2202      	movs	r2, #2
 800899c:	701a      	strb	r2, [r3, #0]
      break;
 800899e:	e0f2      	b.n	8008b86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	885b      	ldrh	r3, [r3, #2]
 80089a4:	b2db      	uxtb	r3, r3
 80089a6:	2b05      	cmp	r3, #5
 80089a8:	f200 80ac 	bhi.w	8008b04 <USBD_GetDescriptor+0x204>
 80089ac:	a201      	add	r2, pc, #4	@ (adr r2, 80089b4 <USBD_GetDescriptor+0xb4>)
 80089ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b2:	bf00      	nop
 80089b4:	080089cd 	.word	0x080089cd
 80089b8:	08008a01 	.word	0x08008a01
 80089bc:	08008a35 	.word	0x08008a35
 80089c0:	08008a69 	.word	0x08008a69
 80089c4:	08008a9d 	.word	0x08008a9d
 80089c8:	08008ad1 	.word	0x08008ad1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d00b      	beq.n	80089f0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	687a      	ldr	r2, [r7, #4]
 80089e2:	7c12      	ldrb	r2, [r2, #16]
 80089e4:	f107 0108 	add.w	r1, r7, #8
 80089e8:	4610      	mov	r0, r2
 80089ea:	4798      	blx	r3
 80089ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80089ee:	e091      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80089f0:	6839      	ldr	r1, [r7, #0]
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f000 fa94 	bl	8008f20 <USBD_CtlError>
            err++;
 80089f8:	7afb      	ldrb	r3, [r7, #11]
 80089fa:	3301      	adds	r3, #1
 80089fc:	72fb      	strb	r3, [r7, #11]
          break;
 80089fe:	e089      	b.n	8008b14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d00b      	beq.n	8008a24 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	7c12      	ldrb	r2, [r2, #16]
 8008a18:	f107 0108 	add.w	r1, r7, #8
 8008a1c:	4610      	mov	r0, r2
 8008a1e:	4798      	blx	r3
 8008a20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a22:	e077      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a24:	6839      	ldr	r1, [r7, #0]
 8008a26:	6878      	ldr	r0, [r7, #4]
 8008a28:	f000 fa7a 	bl	8008f20 <USBD_CtlError>
            err++;
 8008a2c:	7afb      	ldrb	r3, [r7, #11]
 8008a2e:	3301      	adds	r3, #1
 8008a30:	72fb      	strb	r3, [r7, #11]
          break;
 8008a32:	e06f      	b.n	8008b14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a3a:	68db      	ldr	r3, [r3, #12]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d00b      	beq.n	8008a58 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	687a      	ldr	r2, [r7, #4]
 8008a4a:	7c12      	ldrb	r2, [r2, #16]
 8008a4c:	f107 0108 	add.w	r1, r7, #8
 8008a50:	4610      	mov	r0, r2
 8008a52:	4798      	blx	r3
 8008a54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a56:	e05d      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fa60 	bl	8008f20 <USBD_CtlError>
            err++;
 8008a60:	7afb      	ldrb	r3, [r7, #11]
 8008a62:	3301      	adds	r3, #1
 8008a64:	72fb      	strb	r3, [r7, #11]
          break;
 8008a66:	e055      	b.n	8008b14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d00b      	beq.n	8008a8c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	687a      	ldr	r2, [r7, #4]
 8008a7e:	7c12      	ldrb	r2, [r2, #16]
 8008a80:	f107 0108 	add.w	r1, r7, #8
 8008a84:	4610      	mov	r0, r2
 8008a86:	4798      	blx	r3
 8008a88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008a8a:	e043      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008a8c:	6839      	ldr	r1, [r7, #0]
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f000 fa46 	bl	8008f20 <USBD_CtlError>
            err++;
 8008a94:	7afb      	ldrb	r3, [r7, #11]
 8008a96:	3301      	adds	r3, #1
 8008a98:	72fb      	strb	r3, [r7, #11]
          break;
 8008a9a:	e03b      	b.n	8008b14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008aa2:	695b      	ldr	r3, [r3, #20]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d00b      	beq.n	8008ac0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008aae:	695b      	ldr	r3, [r3, #20]
 8008ab0:	687a      	ldr	r2, [r7, #4]
 8008ab2:	7c12      	ldrb	r2, [r2, #16]
 8008ab4:	f107 0108 	add.w	r1, r7, #8
 8008ab8:	4610      	mov	r0, r2
 8008aba:	4798      	blx	r3
 8008abc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008abe:	e029      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ac0:	6839      	ldr	r1, [r7, #0]
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f000 fa2c 	bl	8008f20 <USBD_CtlError>
            err++;
 8008ac8:	7afb      	ldrb	r3, [r7, #11]
 8008aca:	3301      	adds	r3, #1
 8008acc:	72fb      	strb	r3, [r7, #11]
          break;
 8008ace:	e021      	b.n	8008b14 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ad6:	699b      	ldr	r3, [r3, #24]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00b      	beq.n	8008af4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8008ae2:	699b      	ldr	r3, [r3, #24]
 8008ae4:	687a      	ldr	r2, [r7, #4]
 8008ae6:	7c12      	ldrb	r2, [r2, #16]
 8008ae8:	f107 0108 	add.w	r1, r7, #8
 8008aec:	4610      	mov	r0, r2
 8008aee:	4798      	blx	r3
 8008af0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008af2:	e00f      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008af4:	6839      	ldr	r1, [r7, #0]
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 fa12 	bl	8008f20 <USBD_CtlError>
            err++;
 8008afc:	7afb      	ldrb	r3, [r7, #11]
 8008afe:	3301      	adds	r3, #1
 8008b00:	72fb      	strb	r3, [r7, #11]
          break;
 8008b02:	e007      	b.n	8008b14 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008b04:	6839      	ldr	r1, [r7, #0]
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 fa0a 	bl	8008f20 <USBD_CtlError>
          err++;
 8008b0c:	7afb      	ldrb	r3, [r7, #11]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008b12:	e038      	b.n	8008b86 <USBD_GetDescriptor+0x286>
 8008b14:	e037      	b.n	8008b86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	7c1b      	ldrb	r3, [r3, #16]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d109      	bne.n	8008b32 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b26:	f107 0208 	add.w	r2, r7, #8
 8008b2a:	4610      	mov	r0, r2
 8008b2c:	4798      	blx	r3
 8008b2e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b30:	e029      	b.n	8008b86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008b32:	6839      	ldr	r1, [r7, #0]
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 f9f3 	bl	8008f20 <USBD_CtlError>
        err++;
 8008b3a:	7afb      	ldrb	r3, [r7, #11]
 8008b3c:	3301      	adds	r3, #1
 8008b3e:	72fb      	strb	r3, [r7, #11]
      break;
 8008b40:	e021      	b.n	8008b86 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	7c1b      	ldrb	r3, [r3, #16]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d10d      	bne.n	8008b66 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b52:	f107 0208 	add.w	r2, r7, #8
 8008b56:	4610      	mov	r0, r2
 8008b58:	4798      	blx	r3
 8008b5a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	2207      	movs	r2, #7
 8008b62:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008b64:	e00f      	b.n	8008b86 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008b66:	6839      	ldr	r1, [r7, #0]
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 f9d9 	bl	8008f20 <USBD_CtlError>
        err++;
 8008b6e:	7afb      	ldrb	r3, [r7, #11]
 8008b70:	3301      	adds	r3, #1
 8008b72:	72fb      	strb	r3, [r7, #11]
      break;
 8008b74:	e007      	b.n	8008b86 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008b76:	6839      	ldr	r1, [r7, #0]
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f000 f9d1 	bl	8008f20 <USBD_CtlError>
      err++;
 8008b7e:	7afb      	ldrb	r3, [r7, #11]
 8008b80:	3301      	adds	r3, #1
 8008b82:	72fb      	strb	r3, [r7, #11]
      break;
 8008b84:	bf00      	nop
  }

  if (err != 0U)
 8008b86:	7afb      	ldrb	r3, [r7, #11]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d11c      	bne.n	8008bc6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008b8c:	893b      	ldrh	r3, [r7, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d011      	beq.n	8008bb6 <USBD_GetDescriptor+0x2b6>
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	88db      	ldrh	r3, [r3, #6]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d00d      	beq.n	8008bb6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	88da      	ldrh	r2, [r3, #6]
 8008b9e:	893b      	ldrh	r3, [r7, #8]
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	bf28      	it	cs
 8008ba4:	4613      	movcs	r3, r2
 8008ba6:	b29b      	uxth	r3, r3
 8008ba8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008baa:	893b      	ldrh	r3, [r7, #8]
 8008bac:	461a      	mov	r2, r3
 8008bae:	68f9      	ldr	r1, [r7, #12]
 8008bb0:	6878      	ldr	r0, [r7, #4]
 8008bb2:	f000 fa1f 	bl	8008ff4 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	88db      	ldrh	r3, [r3, #6]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d104      	bne.n	8008bc8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 fa76 	bl	80090b0 <USBD_CtlSendStatus>
 8008bc4:	e000      	b.n	8008bc8 <USBD_GetDescriptor+0x2c8>
    return;
 8008bc6:	bf00      	nop
    }
  }
}
 8008bc8:	3710      	adds	r7, #16
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}
 8008bce:	bf00      	nop

08008bd0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008bda:	683b      	ldr	r3, [r7, #0]
 8008bdc:	889b      	ldrh	r3, [r3, #4]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d130      	bne.n	8008c44 <USBD_SetAddress+0x74>
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	88db      	ldrh	r3, [r3, #6]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d12c      	bne.n	8008c44 <USBD_SetAddress+0x74>
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	885b      	ldrh	r3, [r3, #2]
 8008bee:	2b7f      	cmp	r3, #127	@ 0x7f
 8008bf0:	d828      	bhi.n	8008c44 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	885b      	ldrh	r3, [r3, #2]
 8008bf6:	b2db      	uxtb	r3, r3
 8008bf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008bfc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c04:	2b03      	cmp	r3, #3
 8008c06:	d104      	bne.n	8008c12 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8008c08:	6839      	ldr	r1, [r7, #0]
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f988 	bl	8008f20 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c10:	e01d      	b.n	8008c4e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	7bfa      	ldrb	r2, [r7, #15]
 8008c16:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008c1a:	7bfb      	ldrb	r3, [r7, #15]
 8008c1c:	4619      	mov	r1, r3
 8008c1e:	6878      	ldr	r0, [r7, #4]
 8008c20:	f000 feb5 	bl	800998e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008c24:	6878      	ldr	r0, [r7, #4]
 8008c26:	f000 fa43 	bl	80090b0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008c2a:	7bfb      	ldrb	r3, [r7, #15]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d004      	beq.n	8008c3a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2202      	movs	r2, #2
 8008c34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c38:	e009      	b.n	8008c4e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c42:	e004      	b.n	8008c4e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008c44:	6839      	ldr	r1, [r7, #0]
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f96a 	bl	8008f20 <USBD_CtlError>
  }
}
 8008c4c:	bf00      	nop
 8008c4e:	bf00      	nop
 8008c50:	3710      	adds	r7, #16
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}
	...

08008c58 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c58:	b580      	push	{r7, lr}
 8008c5a:	b082      	sub	sp, #8
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	885b      	ldrh	r3, [r3, #2]
 8008c66:	b2da      	uxtb	r2, r3
 8008c68:	4b41      	ldr	r3, [pc, #260]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008c6a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008c6c:	4b40      	ldr	r3, [pc, #256]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d904      	bls.n	8008c7e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8008c74:	6839      	ldr	r1, [r7, #0]
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f952 	bl	8008f20 <USBD_CtlError>
 8008c7c:	e075      	b.n	8008d6a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	d002      	beq.n	8008c8e <USBD_SetConfig+0x36>
 8008c88:	2b03      	cmp	r3, #3
 8008c8a:	d023      	beq.n	8008cd4 <USBD_SetConfig+0x7c>
 8008c8c:	e062      	b.n	8008d54 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008c8e:	4b38      	ldr	r3, [pc, #224]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d01a      	beq.n	8008ccc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8008c96:	4b36      	ldr	r3, [pc, #216]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	461a      	mov	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2203      	movs	r2, #3
 8008ca4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008ca8:	4b31      	ldr	r3, [pc, #196]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	4619      	mov	r1, r3
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f7ff f9af 	bl	8008012 <USBD_SetClassConfig>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d104      	bne.n	8008cc4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f000 f92f 	bl	8008f20 <USBD_CtlError>
            return;
 8008cc2:	e052      	b.n	8008d6a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008cc4:	6878      	ldr	r0, [r7, #4]
 8008cc6:	f000 f9f3 	bl	80090b0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008cca:	e04e      	b.n	8008d6a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f000 f9ef 	bl	80090b0 <USBD_CtlSendStatus>
        break;
 8008cd2:	e04a      	b.n	8008d6a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008cd4:	4b26      	ldr	r3, [pc, #152]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008cd6:	781b      	ldrb	r3, [r3, #0]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d112      	bne.n	8008d02 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2202      	movs	r2, #2
 8008ce0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8008ce4:	4b22      	ldr	r3, [pc, #136]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	461a      	mov	r2, r3
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008cee:	4b20      	ldr	r3, [pc, #128]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f7ff f9ab 	bl	8008050 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f9d8 	bl	80090b0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008d00:	e033      	b.n	8008d6a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008d02:	4b1b      	ldr	r3, [pc, #108]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	461a      	mov	r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	429a      	cmp	r2, r3
 8008d0e:	d01d      	beq.n	8008d4c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	4619      	mov	r1, r3
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f7ff f999 	bl	8008050 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008d1e:	4b14      	ldr	r3, [pc, #80]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	461a      	mov	r2, r3
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8008d28:	4b11      	ldr	r3, [pc, #68]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f7ff f96f 	bl	8008012 <USBD_SetClassConfig>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b02      	cmp	r3, #2
 8008d38:	d104      	bne.n	8008d44 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8008d3a:	6839      	ldr	r1, [r7, #0]
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 f8ef 	bl	8008f20 <USBD_CtlError>
            return;
 8008d42:	e012      	b.n	8008d6a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f9b3 	bl	80090b0 <USBD_CtlSendStatus>
        break;
 8008d4a:	e00e      	b.n	8008d6a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008d4c:	6878      	ldr	r0, [r7, #4]
 8008d4e:	f000 f9af 	bl	80090b0 <USBD_CtlSendStatus>
        break;
 8008d52:	e00a      	b.n	8008d6a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8008d54:	6839      	ldr	r1, [r7, #0]
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 f8e2 	bl	8008f20 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008d5c:	4b04      	ldr	r3, [pc, #16]	@ (8008d70 <USBD_SetConfig+0x118>)
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	4619      	mov	r1, r3
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f7ff f974 	bl	8008050 <USBD_ClrClassConfig>
        break;
 8008d68:	bf00      	nop
    }
  }
}
 8008d6a:	3708      	adds	r7, #8
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	bd80      	pop	{r7, pc}
 8008d70:	2000040c 	.word	0x2000040c

08008d74 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b082      	sub	sp, #8
 8008d78:	af00      	add	r7, sp, #0
 8008d7a:	6078      	str	r0, [r7, #4]
 8008d7c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	88db      	ldrh	r3, [r3, #6]
 8008d82:	2b01      	cmp	r3, #1
 8008d84:	d004      	beq.n	8008d90 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 f8c9 	bl	8008f20 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008d8e:	e022      	b.n	8008dd6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d96:	2b02      	cmp	r3, #2
 8008d98:	dc02      	bgt.n	8008da0 <USBD_GetConfig+0x2c>
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	dc03      	bgt.n	8008da6 <USBD_GetConfig+0x32>
 8008d9e:	e015      	b.n	8008dcc <USBD_GetConfig+0x58>
 8008da0:	2b03      	cmp	r3, #3
 8008da2:	d00b      	beq.n	8008dbc <USBD_GetConfig+0x48>
 8008da4:	e012      	b.n	8008dcc <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	2200      	movs	r2, #0
 8008daa:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	3308      	adds	r3, #8
 8008db0:	2201      	movs	r2, #1
 8008db2:	4619      	mov	r1, r3
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f000 f91d 	bl	8008ff4 <USBD_CtlSendData>
        break;
 8008dba:	e00c      	b.n	8008dd6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	3304      	adds	r3, #4
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	4619      	mov	r1, r3
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f915 	bl	8008ff4 <USBD_CtlSendData>
        break;
 8008dca:	e004      	b.n	8008dd6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008dcc:	6839      	ldr	r1, [r7, #0]
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f000 f8a6 	bl	8008f20 <USBD_CtlError>
        break;
 8008dd4:	bf00      	nop
}
 8008dd6:	bf00      	nop
 8008dd8:	3708      	adds	r7, #8
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}

08008dde <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008dde:	b580      	push	{r7, lr}
 8008de0:	b082      	sub	sp, #8
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
 8008de6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008dee:	3b01      	subs	r3, #1
 8008df0:	2b02      	cmp	r3, #2
 8008df2:	d81e      	bhi.n	8008e32 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	88db      	ldrh	r3, [r3, #6]
 8008df8:	2b02      	cmp	r3, #2
 8008dfa:	d004      	beq.n	8008e06 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008dfc:	6839      	ldr	r1, [r7, #0]
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f88e 	bl	8008f20 <USBD_CtlError>
        break;
 8008e04:	e01a      	b.n	8008e3c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2201      	movs	r2, #1
 8008e0a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d005      	beq.n	8008e22 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	68db      	ldr	r3, [r3, #12]
 8008e1a:	f043 0202 	orr.w	r2, r3, #2
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	330c      	adds	r3, #12
 8008e26:	2202      	movs	r2, #2
 8008e28:	4619      	mov	r1, r3
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f000 f8e2 	bl	8008ff4 <USBD_CtlSendData>
      break;
 8008e30:	e004      	b.n	8008e3c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8008e32:	6839      	ldr	r1, [r7, #0]
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 f873 	bl	8008f20 <USBD_CtlError>
      break;
 8008e3a:	bf00      	nop
  }
}
 8008e3c:	bf00      	nop
 8008e3e:	3708      	adds	r7, #8
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}

08008e44 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
 8008e4c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	885b      	ldrh	r3, [r3, #2]
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	d106      	bne.n	8008e64 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8008e5e:	6878      	ldr	r0, [r7, #4]
 8008e60:	f000 f926 	bl	80090b0 <USBD_CtlSendStatus>
  }
}
 8008e64:	bf00      	nop
 8008e66:	3708      	adds	r7, #8
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b082      	sub	sp, #8
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	6078      	str	r0, [r7, #4]
 8008e74:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	2b02      	cmp	r3, #2
 8008e80:	d80b      	bhi.n	8008e9a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	885b      	ldrh	r3, [r3, #2]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d10c      	bne.n	8008ea4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f90c 	bl	80090b0 <USBD_CtlSendStatus>
      }
      break;
 8008e98:	e004      	b.n	8008ea4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8008e9a:	6839      	ldr	r1, [r7, #0]
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f000 f83f 	bl	8008f20 <USBD_CtlError>
      break;
 8008ea2:	e000      	b.n	8008ea6 <USBD_ClrFeature+0x3a>
      break;
 8008ea4:	bf00      	nop
  }
}
 8008ea6:	bf00      	nop
 8008ea8:	3708      	adds	r7, #8
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008eae:	b480      	push	{r7}
 8008eb0:	b083      	sub	sp, #12
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	6078      	str	r0, [r7, #4]
 8008eb6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	781a      	ldrb	r2, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	785a      	ldrb	r2, [r3, #1]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	3302      	adds	r3, #2
 8008ecc:	781b      	ldrb	r3, [r3, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	3303      	adds	r3, #3
 8008ed4:	781b      	ldrb	r3, [r3, #0]
 8008ed6:	021b      	lsls	r3, r3, #8
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	4413      	add	r3, r2
 8008edc:	b29a      	uxth	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	3304      	adds	r3, #4
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	461a      	mov	r2, r3
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	3305      	adds	r3, #5
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	021b      	lsls	r3, r3, #8
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	4413      	add	r3, r2
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	3306      	adds	r3, #6
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	461a      	mov	r2, r3
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	3307      	adds	r3, #7
 8008f08:	781b      	ldrb	r3, [r3, #0]
 8008f0a:	021b      	lsls	r3, r3, #8
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	4413      	add	r3, r2
 8008f10:	b29a      	uxth	r2, r3
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	80da      	strh	r2, [r3, #6]

}
 8008f16:	bf00      	nop
 8008f18:	370c      	adds	r7, #12
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bc80      	pop	{r7}
 8008f1e:	4770      	bx	lr

08008f20 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b082      	sub	sp, #8
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8008f2a:	2180      	movs	r1, #128	@ 0x80
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f000 fcc5 	bl	80098bc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008f32:	2100      	movs	r1, #0
 8008f34:	6878      	ldr	r0, [r7, #4]
 8008f36:	f000 fcc1 	bl	80098bc <USBD_LL_StallEP>
}
 8008f3a:	bf00      	nop
 8008f3c:	3708      	adds	r7, #8
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b086      	sub	sp, #24
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	60f8      	str	r0, [r7, #12]
 8008f4a:	60b9      	str	r1, [r7, #8]
 8008f4c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d032      	beq.n	8008fbe <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008f58:	68f8      	ldr	r0, [r7, #12]
 8008f5a:	f000 f834 	bl	8008fc6 <USBD_GetLen>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	3301      	adds	r3, #1
 8008f62:	b29b      	uxth	r3, r3
 8008f64:	005b      	lsls	r3, r3, #1
 8008f66:	b29a      	uxth	r2, r3
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008f6c:	7dfb      	ldrb	r3, [r7, #23]
 8008f6e:	1c5a      	adds	r2, r3, #1
 8008f70:	75fa      	strb	r2, [r7, #23]
 8008f72:	461a      	mov	r2, r3
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	4413      	add	r3, r2
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	7812      	ldrb	r2, [r2, #0]
 8008f7c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008f7e:	7dfb      	ldrb	r3, [r7, #23]
 8008f80:	1c5a      	adds	r2, r3, #1
 8008f82:	75fa      	strb	r2, [r7, #23]
 8008f84:	461a      	mov	r2, r3
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	4413      	add	r3, r2
 8008f8a:	2203      	movs	r2, #3
 8008f8c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008f8e:	e012      	b.n	8008fb6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	1c5a      	adds	r2, r3, #1
 8008f94:	60fa      	str	r2, [r7, #12]
 8008f96:	7dfa      	ldrb	r2, [r7, #23]
 8008f98:	1c51      	adds	r1, r2, #1
 8008f9a:	75f9      	strb	r1, [r7, #23]
 8008f9c:	4611      	mov	r1, r2
 8008f9e:	68ba      	ldr	r2, [r7, #8]
 8008fa0:	440a      	add	r2, r1
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008fa6:	7dfb      	ldrb	r3, [r7, #23]
 8008fa8:	1c5a      	adds	r2, r3, #1
 8008faa:	75fa      	strb	r2, [r7, #23]
 8008fac:	461a      	mov	r2, r3
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d1e8      	bne.n	8008f90 <USBD_GetString+0x4e>
    }
  }
}
 8008fbe:	bf00      	nop
 8008fc0:	3718      	adds	r7, #24
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b085      	sub	sp, #20
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8008fd2:	e005      	b.n	8008fe0 <USBD_GetLen+0x1a>
  {
    len++;
 8008fd4:	7bfb      	ldrb	r3, [r7, #15]
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	3301      	adds	r3, #1
 8008fde:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	781b      	ldrb	r3, [r3, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d1f5      	bne.n	8008fd4 <USBD_GetLen+0xe>
  }

  return len;
 8008fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fea:	4618      	mov	r0, r3
 8008fec:	3714      	adds	r7, #20
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bc80      	pop	{r7}
 8008ff2:	4770      	bx	lr

08008ff4 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b084      	sub	sp, #16
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	60b9      	str	r1, [r7, #8]
 8008ffe:	4613      	mov	r3, r2
 8009000:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	2202      	movs	r2, #2
 8009006:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800900a:	88fa      	ldrh	r2, [r7, #6]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009010:	88fa      	ldrh	r2, [r7, #6]
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009016:	88fb      	ldrh	r3, [r7, #6]
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	2100      	movs	r1, #0
 800901c:	68f8      	ldr	r0, [r7, #12]
 800901e:	f000 fcd5 	bl	80099cc <USBD_LL_Transmit>

  return USBD_OK;
 8009022:	2300      	movs	r3, #0
}
 8009024:	4618      	mov	r0, r3
 8009026:	3710      	adds	r7, #16
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}

0800902c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	60f8      	str	r0, [r7, #12]
 8009034:	60b9      	str	r1, [r7, #8]
 8009036:	4613      	mov	r3, r2
 8009038:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800903a:	88fb      	ldrh	r3, [r7, #6]
 800903c:	68ba      	ldr	r2, [r7, #8]
 800903e:	2100      	movs	r1, #0
 8009040:	68f8      	ldr	r0, [r7, #12]
 8009042:	f000 fcc3 	bl	80099cc <USBD_LL_Transmit>

  return USBD_OK;
 8009046:	2300      	movs	r3, #0
}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}

08009050 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	60f8      	str	r0, [r7, #12]
 8009058:	60b9      	str	r1, [r7, #8]
 800905a:	4613      	mov	r3, r2
 800905c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2203      	movs	r2, #3
 8009062:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009066:	88fa      	ldrh	r2, [r7, #6]
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800906e:	88fa      	ldrh	r2, [r7, #6]
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009076:	88fb      	ldrh	r3, [r7, #6]
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	2100      	movs	r1, #0
 800907c:	68f8      	ldr	r0, [r7, #12]
 800907e:	f000 fcc8 	bl	8009a12 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009082:	2300      	movs	r3, #0
}
 8009084:	4618      	mov	r0, r3
 8009086:	3710      	adds	r7, #16
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b084      	sub	sp, #16
 8009090:	af00      	add	r7, sp, #0
 8009092:	60f8      	str	r0, [r7, #12]
 8009094:	60b9      	str	r1, [r7, #8]
 8009096:	4613      	mov	r3, r2
 8009098:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800909a:	88fb      	ldrh	r3, [r7, #6]
 800909c:	68ba      	ldr	r2, [r7, #8]
 800909e:	2100      	movs	r1, #0
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f000 fcb6 	bl	8009a12 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090a6:	2300      	movs	r3, #0
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	3710      	adds	r7, #16
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b082      	sub	sp, #8
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2204      	movs	r2, #4
 80090bc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80090c0:	2300      	movs	r3, #0
 80090c2:	2200      	movs	r2, #0
 80090c4:	2100      	movs	r1, #0
 80090c6:	6878      	ldr	r0, [r7, #4]
 80090c8:	f000 fc80 	bl	80099cc <USBD_LL_Transmit>

  return USBD_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3708      	adds	r7, #8
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b082      	sub	sp, #8
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2205      	movs	r2, #5
 80090e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80090e6:	2300      	movs	r3, #0
 80090e8:	2200      	movs	r2, #0
 80090ea:	2100      	movs	r1, #0
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	f000 fc90 	bl	8009a12 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80090f2:	2300      	movs	r3, #0
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3708      	adds	r7, #8
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}

080090fc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009100:	2200      	movs	r2, #0
 8009102:	4912      	ldr	r1, [pc, #72]	@ (800914c <MX_USB_DEVICE_Init+0x50>)
 8009104:	4812      	ldr	r0, [pc, #72]	@ (8009150 <MX_USB_DEVICE_Init+0x54>)
 8009106:	f7fe ff2a 	bl	8007f5e <USBD_Init>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009110:	f7f8 f810 	bl	8001134 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009114:	490f      	ldr	r1, [pc, #60]	@ (8009154 <MX_USB_DEVICE_Init+0x58>)
 8009116:	480e      	ldr	r0, [pc, #56]	@ (8009150 <MX_USB_DEVICE_Init+0x54>)
 8009118:	f7fe ff4c 	bl	8007fb4 <USBD_RegisterClass>
 800911c:	4603      	mov	r3, r0
 800911e:	2b00      	cmp	r3, #0
 8009120:	d001      	beq.n	8009126 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009122:	f7f8 f807 	bl	8001134 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009126:	490c      	ldr	r1, [pc, #48]	@ (8009158 <MX_USB_DEVICE_Init+0x5c>)
 8009128:	4809      	ldr	r0, [pc, #36]	@ (8009150 <MX_USB_DEVICE_Init+0x54>)
 800912a:	f7fe fe7d 	bl	8007e28 <USBD_CDC_RegisterInterface>
 800912e:	4603      	mov	r3, r0
 8009130:	2b00      	cmp	r3, #0
 8009132:	d001      	beq.n	8009138 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009134:	f7f7 fffe 	bl	8001134 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009138:	4805      	ldr	r0, [pc, #20]	@ (8009150 <MX_USB_DEVICE_Init+0x54>)
 800913a:	f7fe ff54 	bl	8007fe6 <USBD_Start>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d001      	beq.n	8009148 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009144:	f7f7 fff6 	bl	8001134 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009148:	bf00      	nop
 800914a:	bd80      	pop	{r7, pc}
 800914c:	20000130 	.word	0x20000130
 8009150:	20000410 	.word	0x20000410
 8009154:	2000001c 	.word	0x2000001c
 8009158:	20000120 	.word	0x20000120

0800915c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800915c:	b580      	push	{r7, lr}
 800915e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009160:	2200      	movs	r2, #0
 8009162:	4905      	ldr	r1, [pc, #20]	@ (8009178 <CDC_Init_FS+0x1c>)
 8009164:	4805      	ldr	r0, [pc, #20]	@ (800917c <CDC_Init_FS+0x20>)
 8009166:	f7fe fe75 	bl	8007e54 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800916a:	4905      	ldr	r1, [pc, #20]	@ (8009180 <CDC_Init_FS+0x24>)
 800916c:	4803      	ldr	r0, [pc, #12]	@ (800917c <CDC_Init_FS+0x20>)
 800916e:	f7fe fe8a 	bl	8007e86 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009172:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009174:	4618      	mov	r0, r3
 8009176:	bd80      	pop	{r7, pc}
 8009178:	20000ad4 	.word	0x20000ad4
 800917c:	20000410 	.word	0x20000410
 8009180:	200006d4 	.word	0x200006d4

08009184 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009184:	b480      	push	{r7}
 8009186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009188:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800918a:	4618      	mov	r0, r3
 800918c:	46bd      	mov	sp, r7
 800918e:	bc80      	pop	{r7}
 8009190:	4770      	bx	lr
	...

08009194 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009194:	b480      	push	{r7}
 8009196:	b083      	sub	sp, #12
 8009198:	af00      	add	r7, sp, #0
 800919a:	4603      	mov	r3, r0
 800919c:	6039      	str	r1, [r7, #0]
 800919e:	71fb      	strb	r3, [r7, #7]
 80091a0:	4613      	mov	r3, r2
 80091a2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80091a4:	79fb      	ldrb	r3, [r7, #7]
 80091a6:	2b23      	cmp	r3, #35	@ 0x23
 80091a8:	d84a      	bhi.n	8009240 <CDC_Control_FS+0xac>
 80091aa:	a201      	add	r2, pc, #4	@ (adr r2, 80091b0 <CDC_Control_FS+0x1c>)
 80091ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b0:	08009241 	.word	0x08009241
 80091b4:	08009241 	.word	0x08009241
 80091b8:	08009241 	.word	0x08009241
 80091bc:	08009241 	.word	0x08009241
 80091c0:	08009241 	.word	0x08009241
 80091c4:	08009241 	.word	0x08009241
 80091c8:	08009241 	.word	0x08009241
 80091cc:	08009241 	.word	0x08009241
 80091d0:	08009241 	.word	0x08009241
 80091d4:	08009241 	.word	0x08009241
 80091d8:	08009241 	.word	0x08009241
 80091dc:	08009241 	.word	0x08009241
 80091e0:	08009241 	.word	0x08009241
 80091e4:	08009241 	.word	0x08009241
 80091e8:	08009241 	.word	0x08009241
 80091ec:	08009241 	.word	0x08009241
 80091f0:	08009241 	.word	0x08009241
 80091f4:	08009241 	.word	0x08009241
 80091f8:	08009241 	.word	0x08009241
 80091fc:	08009241 	.word	0x08009241
 8009200:	08009241 	.word	0x08009241
 8009204:	08009241 	.word	0x08009241
 8009208:	08009241 	.word	0x08009241
 800920c:	08009241 	.word	0x08009241
 8009210:	08009241 	.word	0x08009241
 8009214:	08009241 	.word	0x08009241
 8009218:	08009241 	.word	0x08009241
 800921c:	08009241 	.word	0x08009241
 8009220:	08009241 	.word	0x08009241
 8009224:	08009241 	.word	0x08009241
 8009228:	08009241 	.word	0x08009241
 800922c:	08009241 	.word	0x08009241
 8009230:	08009241 	.word	0x08009241
 8009234:	08009241 	.word	0x08009241
 8009238:	08009241 	.word	0x08009241
 800923c:	08009241 	.word	0x08009241
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009240:	bf00      	nop
  }

  return (USBD_OK);
 8009242:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009244:	4618      	mov	r0, r3
 8009246:	370c      	adds	r7, #12
 8009248:	46bd      	mov	sp, r7
 800924a:	bc80      	pop	{r7}
 800924c:	4770      	bx	lr
 800924e:	bf00      	nop

08009250 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
 8009258:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800925a:	6879      	ldr	r1, [r7, #4]
 800925c:	4805      	ldr	r0, [pc, #20]	@ (8009274 <CDC_Receive_FS+0x24>)
 800925e:	f7fe fe12 	bl	8007e86 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009262:	4804      	ldr	r0, [pc, #16]	@ (8009274 <CDC_Receive_FS+0x24>)
 8009264:	f7fe fe51 	bl	8007f0a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009268:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800926a:	4618      	mov	r0, r3
 800926c:	3708      	adds	r7, #8
 800926e:	46bd      	mov	sp, r7
 8009270:	bd80      	pop	{r7, pc}
 8009272:	bf00      	nop
 8009274:	20000410 	.word	0x20000410

08009278 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b084      	sub	sp, #16
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	460b      	mov	r3, r1
 8009282:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8009284:	2300      	movs	r3, #0
 8009286:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009288:	4b0d      	ldr	r3, [pc, #52]	@ (80092c0 <CDC_Transmit_FS+0x48>)
 800928a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800928e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009296:	2b00      	cmp	r3, #0
 8009298:	d001      	beq.n	800929e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800929a:	2301      	movs	r3, #1
 800929c:	e00b      	b.n	80092b6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800929e:	887b      	ldrh	r3, [r7, #2]
 80092a0:	461a      	mov	r2, r3
 80092a2:	6879      	ldr	r1, [r7, #4]
 80092a4:	4806      	ldr	r0, [pc, #24]	@ (80092c0 <CDC_Transmit_FS+0x48>)
 80092a6:	f7fe fdd5 	bl	8007e54 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80092aa:	4805      	ldr	r0, [pc, #20]	@ (80092c0 <CDC_Transmit_FS+0x48>)
 80092ac:	f7fe fdfe 	bl	8007eac <USBD_CDC_TransmitPacket>
 80092b0:	4603      	mov	r3, r0
 80092b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80092b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3710      	adds	r7, #16
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}
 80092be:	bf00      	nop
 80092c0:	20000410 	.word	0x20000410

080092c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b083      	sub	sp, #12
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	4603      	mov	r3, r0
 80092cc:	6039      	str	r1, [r7, #0]
 80092ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	2212      	movs	r2, #18
 80092d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80092d6:	4b03      	ldr	r3, [pc, #12]	@ (80092e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80092d8:	4618      	mov	r0, r3
 80092da:	370c      	adds	r7, #12
 80092dc:	46bd      	mov	sp, r7
 80092de:	bc80      	pop	{r7}
 80092e0:	4770      	bx	lr
 80092e2:	bf00      	nop
 80092e4:	2000014c 	.word	0x2000014c

080092e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	4603      	mov	r3, r0
 80092f0:	6039      	str	r1, [r7, #0]
 80092f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80092f4:	683b      	ldr	r3, [r7, #0]
 80092f6:	2204      	movs	r2, #4
 80092f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80092fa:	4b03      	ldr	r3, [pc, #12]	@ (8009308 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	bc80      	pop	{r7}
 8009304:	4770      	bx	lr
 8009306:	bf00      	nop
 8009308:	20000160 	.word	0x20000160

0800930c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b082      	sub	sp, #8
 8009310:	af00      	add	r7, sp, #0
 8009312:	4603      	mov	r3, r0
 8009314:	6039      	str	r1, [r7, #0]
 8009316:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009318:	79fb      	ldrb	r3, [r7, #7]
 800931a:	2b00      	cmp	r3, #0
 800931c:	d105      	bne.n	800932a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	4907      	ldr	r1, [pc, #28]	@ (8009340 <USBD_FS_ProductStrDescriptor+0x34>)
 8009322:	4808      	ldr	r0, [pc, #32]	@ (8009344 <USBD_FS_ProductStrDescriptor+0x38>)
 8009324:	f7ff fe0d 	bl	8008f42 <USBD_GetString>
 8009328:	e004      	b.n	8009334 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800932a:	683a      	ldr	r2, [r7, #0]
 800932c:	4904      	ldr	r1, [pc, #16]	@ (8009340 <USBD_FS_ProductStrDescriptor+0x34>)
 800932e:	4805      	ldr	r0, [pc, #20]	@ (8009344 <USBD_FS_ProductStrDescriptor+0x38>)
 8009330:	f7ff fe07 	bl	8008f42 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009334:	4b02      	ldr	r3, [pc, #8]	@ (8009340 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009336:	4618      	mov	r0, r3
 8009338:	3708      	adds	r7, #8
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop
 8009340:	20000ed4 	.word	0x20000ed4
 8009344:	08009d84 	.word	0x08009d84

08009348 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	4603      	mov	r3, r0
 8009350:	6039      	str	r1, [r7, #0]
 8009352:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009354:	683a      	ldr	r2, [r7, #0]
 8009356:	4904      	ldr	r1, [pc, #16]	@ (8009368 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009358:	4804      	ldr	r0, [pc, #16]	@ (800936c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800935a:	f7ff fdf2 	bl	8008f42 <USBD_GetString>
  return USBD_StrDesc;
 800935e:	4b02      	ldr	r3, [pc, #8]	@ (8009368 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009360:	4618      	mov	r0, r3
 8009362:	3708      	adds	r7, #8
 8009364:	46bd      	mov	sp, r7
 8009366:	bd80      	pop	{r7, pc}
 8009368:	20000ed4 	.word	0x20000ed4
 800936c:	08009d9c 	.word	0x08009d9c

08009370 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	4603      	mov	r3, r0
 8009378:	6039      	str	r1, [r7, #0]
 800937a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	221a      	movs	r2, #26
 8009380:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009382:	f000 f843 	bl	800940c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009386:	4b02      	ldr	r3, [pc, #8]	@ (8009390 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009388:	4618      	mov	r0, r3
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	20000164 	.word	0x20000164

08009394 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	4603      	mov	r3, r0
 800939c:	6039      	str	r1, [r7, #0]
 800939e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80093a0:	79fb      	ldrb	r3, [r7, #7]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d105      	bne.n	80093b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80093a6:	683a      	ldr	r2, [r7, #0]
 80093a8:	4907      	ldr	r1, [pc, #28]	@ (80093c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80093aa:	4808      	ldr	r0, [pc, #32]	@ (80093cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80093ac:	f7ff fdc9 	bl	8008f42 <USBD_GetString>
 80093b0:	e004      	b.n	80093bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80093b2:	683a      	ldr	r2, [r7, #0]
 80093b4:	4904      	ldr	r1, [pc, #16]	@ (80093c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80093b6:	4805      	ldr	r0, [pc, #20]	@ (80093cc <USBD_FS_ConfigStrDescriptor+0x38>)
 80093b8:	f7ff fdc3 	bl	8008f42 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093bc:	4b02      	ldr	r3, [pc, #8]	@ (80093c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3708      	adds	r7, #8
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20000ed4 	.word	0x20000ed4
 80093cc:	08009db0 	.word	0x08009db0

080093d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b082      	sub	sp, #8
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	4603      	mov	r3, r0
 80093d8:	6039      	str	r1, [r7, #0]
 80093da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80093dc:	79fb      	ldrb	r3, [r7, #7]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d105      	bne.n	80093ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093e2:	683a      	ldr	r2, [r7, #0]
 80093e4:	4907      	ldr	r1, [pc, #28]	@ (8009404 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093e6:	4808      	ldr	r0, [pc, #32]	@ (8009408 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093e8:	f7ff fdab 	bl	8008f42 <USBD_GetString>
 80093ec:	e004      	b.n	80093f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80093ee:	683a      	ldr	r2, [r7, #0]
 80093f0:	4904      	ldr	r1, [pc, #16]	@ (8009404 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80093f2:	4805      	ldr	r0, [pc, #20]	@ (8009408 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80093f4:	f7ff fda5 	bl	8008f42 <USBD_GetString>
  }
  return USBD_StrDesc;
 80093f8:	4b02      	ldr	r3, [pc, #8]	@ (8009404 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3708      	adds	r7, #8
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}
 8009402:	bf00      	nop
 8009404:	20000ed4 	.word	0x20000ed4
 8009408:	08009dbc 	.word	0x08009dbc

0800940c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 += deviceserial2;
 8009412:	68fa      	ldr	r2, [r7, #12]
 8009414:	68bb      	ldr	r3, [r7, #8]
 8009416:	4413      	add	r3, r2
 8009418:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d009      	beq.n	8009434 <Get_SerialNum+0x28>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009420:	2208      	movs	r2, #8
 8009422:	4906      	ldr	r1, [pc, #24]	@ (800943c <Get_SerialNum+0x30>)
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	f000 f80d 	bl	8009444 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800942a:	2204      	movs	r2, #4
 800942c:	4904      	ldr	r1, [pc, #16]	@ (8009440 <Get_SerialNum+0x34>)
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f000 f808 	bl	8009444 <IntToUnicode>
  }
}
 8009434:	bf00      	nop
 8009436:	3710      	adds	r7, #16
 8009438:	46bd      	mov	sp, r7
 800943a:	bd80      	pop	{r7, pc}
 800943c:	20000166 	.word	0x20000166
 8009440:	20000176 	.word	0x20000176

08009444 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009444:	b480      	push	{r7}
 8009446:	b087      	sub	sp, #28
 8009448:	af00      	add	r7, sp, #0
 800944a:	60f8      	str	r0, [r7, #12]
 800944c:	60b9      	str	r1, [r7, #8]
 800944e:	4613      	mov	r3, r2
 8009450:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009452:	2300      	movs	r3, #0
 8009454:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009456:	2300      	movs	r3, #0
 8009458:	75fb      	strb	r3, [r7, #23]
 800945a:	e027      	b.n	80094ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	0f1b      	lsrs	r3, r3, #28
 8009460:	2b09      	cmp	r3, #9
 8009462:	d80b      	bhi.n	800947c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	0f1b      	lsrs	r3, r3, #28
 8009468:	b2da      	uxtb	r2, r3
 800946a:	7dfb      	ldrb	r3, [r7, #23]
 800946c:	005b      	lsls	r3, r3, #1
 800946e:	4619      	mov	r1, r3
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	440b      	add	r3, r1
 8009474:	3230      	adds	r2, #48	@ 0x30
 8009476:	b2d2      	uxtb	r2, r2
 8009478:	701a      	strb	r2, [r3, #0]
 800947a:	e00a      	b.n	8009492 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	0f1b      	lsrs	r3, r3, #28
 8009480:	b2da      	uxtb	r2, r3
 8009482:	7dfb      	ldrb	r3, [r7, #23]
 8009484:	005b      	lsls	r3, r3, #1
 8009486:	4619      	mov	r1, r3
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	440b      	add	r3, r1
 800948c:	3237      	adds	r2, #55	@ 0x37
 800948e:	b2d2      	uxtb	r2, r2
 8009490:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	011b      	lsls	r3, r3, #4
 8009496:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009498:	7dfb      	ldrb	r3, [r7, #23]
 800949a:	005b      	lsls	r3, r3, #1
 800949c:	3301      	adds	r3, #1
 800949e:	68ba      	ldr	r2, [r7, #8]
 80094a0:	4413      	add	r3, r2
 80094a2:	2200      	movs	r2, #0
 80094a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80094a6:	7dfb      	ldrb	r3, [r7, #23]
 80094a8:	3301      	adds	r3, #1
 80094aa:	75fb      	strb	r3, [r7, #23]
 80094ac:	7dfa      	ldrb	r2, [r7, #23]
 80094ae:	79fb      	ldrb	r3, [r7, #7]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d3d3      	bcc.n	800945c <IntToUnicode+0x18>
  }
}
 80094b4:	bf00      	nop
 80094b6:	bf00      	nop
 80094b8:	371c      	adds	r7, #28
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bc80      	pop	{r7}
 80094be:	4770      	bx	lr

080094c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b08a      	sub	sp, #40	@ 0x28
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80094c8:	f107 0314 	add.w	r3, r7, #20
 80094cc:	2200      	movs	r2, #0
 80094ce:	601a      	str	r2, [r3, #0]
 80094d0:	605a      	str	r2, [r3, #4]
 80094d2:	609a      	str	r2, [r3, #8]
 80094d4:	60da      	str	r2, [r3, #12]
 80094d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80094e0:	d147      	bne.n	8009572 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80094e2:	2300      	movs	r3, #0
 80094e4:	613b      	str	r3, [r7, #16]
 80094e6:	4b25      	ldr	r3, [pc, #148]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 80094e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ea:	4a24      	ldr	r2, [pc, #144]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 80094ec:	f043 0301 	orr.w	r3, r3, #1
 80094f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80094f2:	4b22      	ldr	r3, [pc, #136]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 80094f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094f6:	f003 0301 	and.w	r3, r3, #1
 80094fa:	613b      	str	r3, [r7, #16]
 80094fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80094fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009502:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009504:	2300      	movs	r3, #0
 8009506:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009508:	2300      	movs	r3, #0
 800950a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800950c:	f107 0314 	add.w	r3, r7, #20
 8009510:	4619      	mov	r1, r3
 8009512:	481b      	ldr	r0, [pc, #108]	@ (8009580 <HAL_PCD_MspInit+0xc0>)
 8009514:	f7f9 fa5e 	bl	80029d4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009518:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800951c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800951e:	2302      	movs	r3, #2
 8009520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009522:	2300      	movs	r3, #0
 8009524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009526:	2303      	movs	r3, #3
 8009528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800952a:	230a      	movs	r3, #10
 800952c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800952e:	f107 0314 	add.w	r3, r7, #20
 8009532:	4619      	mov	r1, r3
 8009534:	4812      	ldr	r0, [pc, #72]	@ (8009580 <HAL_PCD_MspInit+0xc0>)
 8009536:	f7f9 fa4d 	bl	80029d4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800953a:	4b10      	ldr	r3, [pc, #64]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 800953c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800953e:	4a0f      	ldr	r2, [pc, #60]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 8009540:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009544:	6353      	str	r3, [r2, #52]	@ 0x34
 8009546:	2300      	movs	r3, #0
 8009548:	60fb      	str	r3, [r7, #12]
 800954a:	4b0c      	ldr	r3, [pc, #48]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 800954c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800954e:	4a0b      	ldr	r2, [pc, #44]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 8009550:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009554:	6453      	str	r3, [r2, #68]	@ 0x44
 8009556:	4b09      	ldr	r3, [pc, #36]	@ (800957c <HAL_PCD_MspInit+0xbc>)
 8009558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800955a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800955e:	60fb      	str	r3, [r7, #12]
 8009560:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009562:	2200      	movs	r2, #0
 8009564:	2100      	movs	r1, #0
 8009566:	2043      	movs	r0, #67	@ 0x43
 8009568:	f7f9 f9fd 	bl	8002966 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800956c:	2043      	movs	r0, #67	@ 0x43
 800956e:	f7f9 fa16 	bl	800299e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009572:	bf00      	nop
 8009574:	3728      	adds	r7, #40	@ 0x28
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	40023800 	.word	0x40023800
 8009580:	40020000 	.word	0x40020000

08009584 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	f8d3 24d8 	ldr.w	r2, [r3, #1240]	@ 0x4d8
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009598:	4619      	mov	r1, r3
 800959a:	4610      	mov	r0, r2
 800959c:	f7fe fd6b 	bl	8008076 <USBD_LL_SetupStage>
}
 80095a0:	bf00      	nop
 80095a2:	3708      	adds	r7, #8
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	460b      	mov	r3, r1
 80095b2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 80095ba:	78fa      	ldrb	r2, [r7, #3]
 80095bc:	6879      	ldr	r1, [r7, #4]
 80095be:	4613      	mov	r3, r2
 80095c0:	00db      	lsls	r3, r3, #3
 80095c2:	4413      	add	r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	440b      	add	r3, r1
 80095c8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	78fb      	ldrb	r3, [r7, #3]
 80095d0:	4619      	mov	r1, r3
 80095d2:	f7fe fd9d 	bl	8008110 <USBD_LL_DataOutStage>
}
 80095d6:	bf00      	nop
 80095d8:	3708      	adds	r7, #8
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b082      	sub	sp, #8
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
 80095e6:	460b      	mov	r3, r1
 80095e8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8d3 04d8 	ldr.w	r0, [r3, #1240]	@ 0x4d8
 80095f0:	78fa      	ldrb	r2, [r7, #3]
 80095f2:	6879      	ldr	r1, [r7, #4]
 80095f4:	4613      	mov	r3, r2
 80095f6:	00db      	lsls	r3, r3, #3
 80095f8:	4413      	add	r3, r2
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	440b      	add	r3, r1
 80095fe:	3320      	adds	r3, #32
 8009600:	681a      	ldr	r2, [r3, #0]
 8009602:	78fb      	ldrb	r3, [r7, #3]
 8009604:	4619      	mov	r1, r3
 8009606:	f7fe fdf4 	bl	80081f2 <USBD_LL_DataInStage>
}
 800960a:	bf00      	nop
 800960c:	3708      	adds	r7, #8
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b082      	sub	sp, #8
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009620:	4618      	mov	r0, r3
 8009622:	f7fe ff04 	bl	800842e <USBD_LL_SOF>
}
 8009626:	bf00      	nop
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b084      	sub	sp, #16
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009636:	2301      	movs	r3, #1
 8009638:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	79db      	ldrb	r3, [r3, #7]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d102      	bne.n	8009648 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009642:	2300      	movs	r3, #0
 8009644:	73fb      	strb	r3, [r7, #15]
 8009646:	e008      	b.n	800965a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	79db      	ldrb	r3, [r3, #7]
 800964c:	2b02      	cmp	r3, #2
 800964e:	d102      	bne.n	8009656 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009650:	2301      	movs	r3, #1
 8009652:	73fb      	strb	r3, [r7, #15]
 8009654:	e001      	b.n	800965a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009656:	f7f7 fd6d 	bl	8001134 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009660:	7bfa      	ldrb	r2, [r7, #15]
 8009662:	4611      	mov	r1, r2
 8009664:	4618      	mov	r0, r3
 8009666:	f7fe feaa 	bl	80083be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 8009670:	4618      	mov	r0, r3
 8009672:	f7fe fe63 	bl	800833c <USBD_LL_Reset>
}
 8009676:	bf00      	nop
 8009678:	3710      	adds	r7, #16
 800967a:	46bd      	mov	sp, r7
 800967c:	bd80      	pop	{r7, pc}
	...

08009680 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b082      	sub	sp, #8
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800968e:	4618      	mov	r0, r3
 8009690:	f7fe fea4 	bl	80083dc <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	6812      	ldr	r2, [r2, #0]
 80096a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80096a6:	f043 0301 	orr.w	r3, r3, #1
 80096aa:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	7adb      	ldrb	r3, [r3, #11]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d005      	beq.n	80096c0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80096b4:	4b04      	ldr	r3, [pc, #16]	@ (80096c8 <HAL_PCD_SuspendCallback+0x48>)
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	4a03      	ldr	r2, [pc, #12]	@ (80096c8 <HAL_PCD_SuspendCallback+0x48>)
 80096ba:	f043 0306 	orr.w	r3, r3, #6
 80096be:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80096c0:	bf00      	nop
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}
 80096c8:	e000ed00 	.word	0xe000ed00

080096cc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80096da:	4618      	mov	r0, r3
 80096dc:	f7fe fe92 	bl	8008404 <USBD_LL_Resume>
}
 80096e0:	bf00      	nop
 80096e2:	3708      	adds	r7, #8
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b082      	sub	sp, #8
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	460b      	mov	r3, r1
 80096f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 80096fa:	78fa      	ldrb	r2, [r7, #3]
 80096fc:	4611      	mov	r1, r2
 80096fe:	4618      	mov	r0, r3
 8009700:	f7fe febb 	bl	800847a <USBD_LL_IsoOUTIncomplete>
}
 8009704:	bf00      	nop
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}

0800970c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b082      	sub	sp, #8
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
 8009714:	460b      	mov	r3, r1
 8009716:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800971e:	78fa      	ldrb	r2, [r7, #3]
 8009720:	4611      	mov	r1, r2
 8009722:	4618      	mov	r0, r3
 8009724:	f7fe fe9d 	bl	8008462 <USBD_LL_IsoINIncomplete>
}
 8009728:	bf00      	nop
 800972a:	3708      	adds	r7, #8
 800972c:	46bd      	mov	sp, r7
 800972e:	bd80      	pop	{r7, pc}

08009730 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b082      	sub	sp, #8
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800973e:	4618      	mov	r0, r3
 8009740:	f7fe fea7 	bl	8008492 <USBD_LL_DevConnected>
}
 8009744:	bf00      	nop
 8009746:	3708      	adds	r7, #8
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 34d8 	ldr.w	r3, [r3, #1240]	@ 0x4d8
 800975a:	4618      	mov	r0, r3
 800975c:	f7fe fea3 	bl	80084a6 <USBD_LL_DevDisconnected>
}
 8009760:	bf00      	nop
 8009762:	3708      	adds	r7, #8
 8009764:	46bd      	mov	sp, r7
 8009766:	bd80      	pop	{r7, pc}

08009768 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009768:	b580      	push	{r7, lr}
 800976a:	b082      	sub	sp, #8
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	781b      	ldrb	r3, [r3, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d139      	bne.n	80097ec <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009778:	4a1f      	ldr	r2, [pc, #124]	@ (80097f8 <USBD_LL_Init+0x90>)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	f8c2 34d8 	str.w	r3, [r2, #1240]	@ 0x4d8
  pdev->pData = &hpcd_USB_OTG_FS;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	4a1d      	ldr	r2, [pc, #116]	@ (80097f8 <USBD_LL_Init+0x90>)
 8009784:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009788:	4b1b      	ldr	r3, [pc, #108]	@ (80097f8 <USBD_LL_Init+0x90>)
 800978a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800978e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009790:	4b19      	ldr	r3, [pc, #100]	@ (80097f8 <USBD_LL_Init+0x90>)
 8009792:	2204      	movs	r2, #4
 8009794:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009796:	4b18      	ldr	r3, [pc, #96]	@ (80097f8 <USBD_LL_Init+0x90>)
 8009798:	2202      	movs	r2, #2
 800979a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800979c:	4b16      	ldr	r3, [pc, #88]	@ (80097f8 <USBD_LL_Init+0x90>)
 800979e:	2200      	movs	r2, #0
 80097a0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80097a2:	4b15      	ldr	r3, [pc, #84]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097a4:	2202      	movs	r2, #2
 80097a6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80097a8:	4b13      	ldr	r3, [pc, #76]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097aa:	2200      	movs	r2, #0
 80097ac:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80097ae:	4b12      	ldr	r3, [pc, #72]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097b0:	2200      	movs	r2, #0
 80097b2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80097b4:	4b10      	ldr	r3, [pc, #64]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097b6:	2201      	movs	r2, #1
 80097b8:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80097ba:	4b0f      	ldr	r3, [pc, #60]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097bc:	2200      	movs	r2, #0
 80097be:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80097c0:	480d      	ldr	r0, [pc, #52]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097c2:	f7f9 fad6 	bl	8002d72 <HAL_PCD_Init>
 80097c6:	4603      	mov	r3, r0
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d001      	beq.n	80097d0 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80097cc:	f7f7 fcb2 	bl	8001134 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80097d0:	2180      	movs	r1, #128	@ 0x80
 80097d2:	4809      	ldr	r0, [pc, #36]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097d4:	f7fa fcde 	bl	8004194 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80097d8:	2240      	movs	r2, #64	@ 0x40
 80097da:	2100      	movs	r1, #0
 80097dc:	4806      	ldr	r0, [pc, #24]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097de:	f7fa fc93 	bl	8004108 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80097e2:	2280      	movs	r2, #128	@ 0x80
 80097e4:	2101      	movs	r1, #1
 80097e6:	4804      	ldr	r0, [pc, #16]	@ (80097f8 <USBD_LL_Init+0x90>)
 80097e8:	f7fa fc8e 	bl	8004108 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3708      	adds	r7, #8
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}
 80097f6:	bf00      	nop
 80097f8:	200010d4 	.word	0x200010d4

080097fc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80097fc:	b580      	push	{r7, lr}
 80097fe:	b084      	sub	sp, #16
 8009800:	af00      	add	r7, sp, #0
 8009802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009804:	2300      	movs	r3, #0
 8009806:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009808:	2300      	movs	r3, #0
 800980a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009812:	4618      	mov	r0, r3
 8009814:	f7f9 fbbc 	bl	8002f90 <HAL_PCD_Start>
 8009818:	4603      	mov	r3, r0
 800981a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800981c:	7bfb      	ldrb	r3, [r7, #15]
 800981e:	4618      	mov	r0, r3
 8009820:	f000 f92e 	bl	8009a80 <USBD_Get_USB_Status>
 8009824:	4603      	mov	r3, r0
 8009826:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009828:	7bbb      	ldrb	r3, [r7, #14]
}
 800982a:	4618      	mov	r0, r3
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009832:	b580      	push	{r7, lr}
 8009834:	b084      	sub	sp, #16
 8009836:	af00      	add	r7, sp, #0
 8009838:	6078      	str	r0, [r7, #4]
 800983a:	4608      	mov	r0, r1
 800983c:	4611      	mov	r1, r2
 800983e:	461a      	mov	r2, r3
 8009840:	4603      	mov	r3, r0
 8009842:	70fb      	strb	r3, [r7, #3]
 8009844:	460b      	mov	r3, r1
 8009846:	70bb      	strb	r3, [r7, #2]
 8009848:	4613      	mov	r3, r2
 800984a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009850:	2300      	movs	r3, #0
 8009852:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800985a:	78bb      	ldrb	r3, [r7, #2]
 800985c:	883a      	ldrh	r2, [r7, #0]
 800985e:	78f9      	ldrb	r1, [r7, #3]
 8009860:	f7fa f86f 	bl	8003942 <HAL_PCD_EP_Open>
 8009864:	4603      	mov	r3, r0
 8009866:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009868:	7bfb      	ldrb	r3, [r7, #15]
 800986a:	4618      	mov	r0, r3
 800986c:	f000 f908 	bl	8009a80 <USBD_Get_USB_Status>
 8009870:	4603      	mov	r3, r0
 8009872:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009874:	7bbb      	ldrb	r3, [r7, #14]
}
 8009876:	4618      	mov	r0, r3
 8009878:	3710      	adds	r7, #16
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}

0800987e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800987e:	b580      	push	{r7, lr}
 8009880:	b084      	sub	sp, #16
 8009882:	af00      	add	r7, sp, #0
 8009884:	6078      	str	r0, [r7, #4]
 8009886:	460b      	mov	r3, r1
 8009888:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800988a:	2300      	movs	r3, #0
 800988c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800988e:	2300      	movs	r3, #0
 8009890:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009898:	78fa      	ldrb	r2, [r7, #3]
 800989a:	4611      	mov	r1, r2
 800989c:	4618      	mov	r0, r3
 800989e:	f7fa f8b8 	bl	8003a12 <HAL_PCD_EP_Close>
 80098a2:	4603      	mov	r3, r0
 80098a4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a6:	7bfb      	ldrb	r3, [r7, #15]
 80098a8:	4618      	mov	r0, r3
 80098aa:	f000 f8e9 	bl	8009a80 <USBD_Get_USB_Status>
 80098ae:	4603      	mov	r3, r0
 80098b0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	3710      	adds	r7, #16
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bd80      	pop	{r7, pc}

080098bc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b084      	sub	sp, #16
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	460b      	mov	r3, r1
 80098c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098c8:	2300      	movs	r3, #0
 80098ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	4611      	mov	r1, r2
 80098da:	4618      	mov	r0, r3
 80098dc:	f7fa f96f 	bl	8003bbe <HAL_PCD_EP_SetStall>
 80098e0:	4603      	mov	r3, r0
 80098e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098e4:	7bfb      	ldrb	r3, [r7, #15]
 80098e6:	4618      	mov	r0, r3
 80098e8:	f000 f8ca 	bl	8009a80 <USBD_Get_USB_Status>
 80098ec:	4603      	mov	r3, r0
 80098ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3710      	adds	r7, #16
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}

080098fa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098fa:	b580      	push	{r7, lr}
 80098fc:	b084      	sub	sp, #16
 80098fe:	af00      	add	r7, sp, #0
 8009900:	6078      	str	r0, [r7, #4]
 8009902:	460b      	mov	r3, r1
 8009904:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009906:	2300      	movs	r3, #0
 8009908:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800990a:	2300      	movs	r3, #0
 800990c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009914:	78fa      	ldrb	r2, [r7, #3]
 8009916:	4611      	mov	r1, r2
 8009918:	4618      	mov	r0, r3
 800991a:	f7fa f9b3 	bl	8003c84 <HAL_PCD_EP_ClrStall>
 800991e:	4603      	mov	r3, r0
 8009920:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009922:	7bfb      	ldrb	r3, [r7, #15]
 8009924:	4618      	mov	r0, r3
 8009926:	f000 f8ab 	bl	8009a80 <USBD_Get_USB_Status>
 800992a:	4603      	mov	r3, r0
 800992c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800992e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009930:	4618      	mov	r0, r3
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009938:	b480      	push	{r7}
 800993a:	b085      	sub	sp, #20
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
 8009940:	460b      	mov	r3, r1
 8009942:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800994a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800994c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009950:	2b00      	cmp	r3, #0
 8009952:	da0b      	bge.n	800996c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009954:	78fb      	ldrb	r3, [r7, #3]
 8009956:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800995a:	68f9      	ldr	r1, [r7, #12]
 800995c:	4613      	mov	r3, r2
 800995e:	00db      	lsls	r3, r3, #3
 8009960:	4413      	add	r3, r2
 8009962:	009b      	lsls	r3, r3, #2
 8009964:	440b      	add	r3, r1
 8009966:	3316      	adds	r3, #22
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	e00b      	b.n	8009984 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800996c:	78fb      	ldrb	r3, [r7, #3]
 800996e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009972:	68f9      	ldr	r1, [r7, #12]
 8009974:	4613      	mov	r3, r2
 8009976:	00db      	lsls	r3, r3, #3
 8009978:	4413      	add	r3, r2
 800997a:	009b      	lsls	r3, r3, #2
 800997c:	440b      	add	r3, r1
 800997e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8009982:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009984:	4618      	mov	r0, r3
 8009986:	3714      	adds	r7, #20
 8009988:	46bd      	mov	sp, r7
 800998a:	bc80      	pop	{r7}
 800998c:	4770      	bx	lr

0800998e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b084      	sub	sp, #16
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
 8009996:	460b      	mov	r3, r1
 8009998:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800999a:	2300      	movs	r3, #0
 800999c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80099a8:	78fa      	ldrb	r2, [r7, #3]
 80099aa:	4611      	mov	r1, r2
 80099ac:	4618      	mov	r0, r3
 80099ae:	f7f9 ffa4 	bl	80038fa <HAL_PCD_SetAddress>
 80099b2:	4603      	mov	r3, r0
 80099b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099b6:	7bfb      	ldrb	r3, [r7, #15]
 80099b8:	4618      	mov	r0, r3
 80099ba:	f000 f861 	bl	8009a80 <USBD_Get_USB_Status>
 80099be:	4603      	mov	r3, r0
 80099c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}

080099cc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b086      	sub	sp, #24
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	60f8      	str	r0, [r7, #12]
 80099d4:	607a      	str	r2, [r7, #4]
 80099d6:	461a      	mov	r2, r3
 80099d8:	460b      	mov	r3, r1
 80099da:	72fb      	strb	r3, [r7, #11]
 80099dc:	4613      	mov	r3, r2
 80099de:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099e0:	2300      	movs	r3, #0
 80099e2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80099ee:	893b      	ldrh	r3, [r7, #8]
 80099f0:	7af9      	ldrb	r1, [r7, #11]
 80099f2:	687a      	ldr	r2, [r7, #4]
 80099f4:	f7fa f8a9 	bl	8003b4a <HAL_PCD_EP_Transmit>
 80099f8:	4603      	mov	r3, r0
 80099fa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099fc:	7dfb      	ldrb	r3, [r7, #23]
 80099fe:	4618      	mov	r0, r3
 8009a00:	f000 f83e 	bl	8009a80 <USBD_Get_USB_Status>
 8009a04:	4603      	mov	r3, r0
 8009a06:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a08:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3718      	adds	r7, #24
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	bd80      	pop	{r7, pc}

08009a12 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8009a12:	b580      	push	{r7, lr}
 8009a14:	b086      	sub	sp, #24
 8009a16:	af00      	add	r7, sp, #0
 8009a18:	60f8      	str	r0, [r7, #12]
 8009a1a:	607a      	str	r2, [r7, #4]
 8009a1c:	461a      	mov	r2, r3
 8009a1e:	460b      	mov	r3, r1
 8009a20:	72fb      	strb	r3, [r7, #11]
 8009a22:	4613      	mov	r3, r2
 8009a24:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a26:	2300      	movs	r3, #0
 8009a28:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8009a34:	893b      	ldrh	r3, [r7, #8]
 8009a36:	7af9      	ldrb	r1, [r7, #11]
 8009a38:	687a      	ldr	r2, [r7, #4]
 8009a3a:	f7fa f834 	bl	8003aa6 <HAL_PCD_EP_Receive>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a42:	7dfb      	ldrb	r3, [r7, #23]
 8009a44:	4618      	mov	r0, r3
 8009a46:	f000 f81b 	bl	8009a80 <USBD_Get_USB_Status>
 8009a4a:	4603      	mov	r3, r0
 8009a4c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a4e:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3718      	adds	r7, #24
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b082      	sub	sp, #8
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	460b      	mov	r3, r1
 8009a62:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8009a6a:	78fa      	ldrb	r2, [r7, #3]
 8009a6c:	4611      	mov	r1, r2
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f7fa f854 	bl	8003b1c <HAL_PCD_EP_GetRxCount>
 8009a74:	4603      	mov	r3, r0
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3708      	adds	r7, #8
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
	...

08009a80 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b085      	sub	sp, #20
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	4603      	mov	r3, r0
 8009a88:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a8e:	79fb      	ldrb	r3, [r7, #7]
 8009a90:	2b03      	cmp	r3, #3
 8009a92:	d817      	bhi.n	8009ac4 <USBD_Get_USB_Status+0x44>
 8009a94:	a201      	add	r2, pc, #4	@ (adr r2, 8009a9c <USBD_Get_USB_Status+0x1c>)
 8009a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a9a:	bf00      	nop
 8009a9c:	08009aad 	.word	0x08009aad
 8009aa0:	08009ab3 	.word	0x08009ab3
 8009aa4:	08009ab9 	.word	0x08009ab9
 8009aa8:	08009abf 	.word	0x08009abf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009aac:	2300      	movs	r3, #0
 8009aae:	73fb      	strb	r3, [r7, #15]
    break;
 8009ab0:	e00b      	b.n	8009aca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009ab2:	2302      	movs	r3, #2
 8009ab4:	73fb      	strb	r3, [r7, #15]
    break;
 8009ab6:	e008      	b.n	8009aca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009ab8:	2301      	movs	r3, #1
 8009aba:	73fb      	strb	r3, [r7, #15]
    break;
 8009abc:	e005      	b.n	8009aca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009abe:	2302      	movs	r3, #2
 8009ac0:	73fb      	strb	r3, [r7, #15]
    break;
 8009ac2:	e002      	b.n	8009aca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009ac4:	2302      	movs	r3, #2
 8009ac6:	73fb      	strb	r3, [r7, #15]
    break;
 8009ac8:	bf00      	nop
  }
  return usb_status;
 8009aca:	7bfb      	ldrb	r3, [r7, #15]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3714      	adds	r7, #20
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bc80      	pop	{r7}
 8009ad4:	4770      	bx	lr
 8009ad6:	bf00      	nop

08009ad8 <malloc>:
 8009ad8:	4b02      	ldr	r3, [pc, #8]	@ (8009ae4 <malloc+0xc>)
 8009ada:	4601      	mov	r1, r0
 8009adc:	6818      	ldr	r0, [r3, #0]
 8009ade:	f000 b82d 	b.w	8009b3c <_malloc_r>
 8009ae2:	bf00      	nop
 8009ae4:	20000180 	.word	0x20000180

08009ae8 <free>:
 8009ae8:	4b02      	ldr	r3, [pc, #8]	@ (8009af4 <free+0xc>)
 8009aea:	4601      	mov	r1, r0
 8009aec:	6818      	ldr	r0, [r3, #0]
 8009aee:	f000 b8f5 	b.w	8009cdc <_free_r>
 8009af2:	bf00      	nop
 8009af4:	20000180 	.word	0x20000180

08009af8 <sbrk_aligned>:
 8009af8:	b570      	push	{r4, r5, r6, lr}
 8009afa:	4e0f      	ldr	r6, [pc, #60]	@ (8009b38 <sbrk_aligned+0x40>)
 8009afc:	460c      	mov	r4, r1
 8009afe:	6831      	ldr	r1, [r6, #0]
 8009b00:	4605      	mov	r5, r0
 8009b02:	b911      	cbnz	r1, 8009b0a <sbrk_aligned+0x12>
 8009b04:	f000 f8ae 	bl	8009c64 <_sbrk_r>
 8009b08:	6030      	str	r0, [r6, #0]
 8009b0a:	4621      	mov	r1, r4
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	f000 f8a9 	bl	8009c64 <_sbrk_r>
 8009b12:	1c43      	adds	r3, r0, #1
 8009b14:	d103      	bne.n	8009b1e <sbrk_aligned+0x26>
 8009b16:	f04f 34ff 	mov.w	r4, #4294967295
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	bd70      	pop	{r4, r5, r6, pc}
 8009b1e:	1cc4      	adds	r4, r0, #3
 8009b20:	f024 0403 	bic.w	r4, r4, #3
 8009b24:	42a0      	cmp	r0, r4
 8009b26:	d0f8      	beq.n	8009b1a <sbrk_aligned+0x22>
 8009b28:	1a21      	subs	r1, r4, r0
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	f000 f89a 	bl	8009c64 <_sbrk_r>
 8009b30:	3001      	adds	r0, #1
 8009b32:	d1f2      	bne.n	8009b1a <sbrk_aligned+0x22>
 8009b34:	e7ef      	b.n	8009b16 <sbrk_aligned+0x1e>
 8009b36:	bf00      	nop
 8009b38:	200015b0 	.word	0x200015b0

08009b3c <_malloc_r>:
 8009b3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b40:	1ccd      	adds	r5, r1, #3
 8009b42:	f025 0503 	bic.w	r5, r5, #3
 8009b46:	3508      	adds	r5, #8
 8009b48:	2d0c      	cmp	r5, #12
 8009b4a:	bf38      	it	cc
 8009b4c:	250c      	movcc	r5, #12
 8009b4e:	2d00      	cmp	r5, #0
 8009b50:	4606      	mov	r6, r0
 8009b52:	db01      	blt.n	8009b58 <_malloc_r+0x1c>
 8009b54:	42a9      	cmp	r1, r5
 8009b56:	d904      	bls.n	8009b62 <_malloc_r+0x26>
 8009b58:	230c      	movs	r3, #12
 8009b5a:	6033      	str	r3, [r6, #0]
 8009b5c:	2000      	movs	r0, #0
 8009b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c38 <_malloc_r+0xfc>
 8009b66:	f000 f869 	bl	8009c3c <__malloc_lock>
 8009b6a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b6e:	461c      	mov	r4, r3
 8009b70:	bb44      	cbnz	r4, 8009bc4 <_malloc_r+0x88>
 8009b72:	4629      	mov	r1, r5
 8009b74:	4630      	mov	r0, r6
 8009b76:	f7ff ffbf 	bl	8009af8 <sbrk_aligned>
 8009b7a:	1c43      	adds	r3, r0, #1
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	d158      	bne.n	8009c32 <_malloc_r+0xf6>
 8009b80:	f8d8 4000 	ldr.w	r4, [r8]
 8009b84:	4627      	mov	r7, r4
 8009b86:	2f00      	cmp	r7, #0
 8009b88:	d143      	bne.n	8009c12 <_malloc_r+0xd6>
 8009b8a:	2c00      	cmp	r4, #0
 8009b8c:	d04b      	beq.n	8009c26 <_malloc_r+0xea>
 8009b8e:	6823      	ldr	r3, [r4, #0]
 8009b90:	4639      	mov	r1, r7
 8009b92:	4630      	mov	r0, r6
 8009b94:	eb04 0903 	add.w	r9, r4, r3
 8009b98:	f000 f864 	bl	8009c64 <_sbrk_r>
 8009b9c:	4581      	cmp	r9, r0
 8009b9e:	d142      	bne.n	8009c26 <_malloc_r+0xea>
 8009ba0:	6821      	ldr	r1, [r4, #0]
 8009ba2:	4630      	mov	r0, r6
 8009ba4:	1a6d      	subs	r5, r5, r1
 8009ba6:	4629      	mov	r1, r5
 8009ba8:	f7ff ffa6 	bl	8009af8 <sbrk_aligned>
 8009bac:	3001      	adds	r0, #1
 8009bae:	d03a      	beq.n	8009c26 <_malloc_r+0xea>
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	442b      	add	r3, r5
 8009bb4:	6023      	str	r3, [r4, #0]
 8009bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8009bba:	685a      	ldr	r2, [r3, #4]
 8009bbc:	bb62      	cbnz	r2, 8009c18 <_malloc_r+0xdc>
 8009bbe:	f8c8 7000 	str.w	r7, [r8]
 8009bc2:	e00f      	b.n	8009be4 <_malloc_r+0xa8>
 8009bc4:	6822      	ldr	r2, [r4, #0]
 8009bc6:	1b52      	subs	r2, r2, r5
 8009bc8:	d420      	bmi.n	8009c0c <_malloc_r+0xd0>
 8009bca:	2a0b      	cmp	r2, #11
 8009bcc:	d917      	bls.n	8009bfe <_malloc_r+0xc2>
 8009bce:	1961      	adds	r1, r4, r5
 8009bd0:	42a3      	cmp	r3, r4
 8009bd2:	6025      	str	r5, [r4, #0]
 8009bd4:	bf18      	it	ne
 8009bd6:	6059      	strne	r1, [r3, #4]
 8009bd8:	6863      	ldr	r3, [r4, #4]
 8009bda:	bf08      	it	eq
 8009bdc:	f8c8 1000 	streq.w	r1, [r8]
 8009be0:	5162      	str	r2, [r4, r5]
 8009be2:	604b      	str	r3, [r1, #4]
 8009be4:	4630      	mov	r0, r6
 8009be6:	f000 f82f 	bl	8009c48 <__malloc_unlock>
 8009bea:	f104 000b 	add.w	r0, r4, #11
 8009bee:	1d23      	adds	r3, r4, #4
 8009bf0:	f020 0007 	bic.w	r0, r0, #7
 8009bf4:	1ac2      	subs	r2, r0, r3
 8009bf6:	bf1c      	itt	ne
 8009bf8:	1a1b      	subne	r3, r3, r0
 8009bfa:	50a3      	strne	r3, [r4, r2]
 8009bfc:	e7af      	b.n	8009b5e <_malloc_r+0x22>
 8009bfe:	6862      	ldr	r2, [r4, #4]
 8009c00:	42a3      	cmp	r3, r4
 8009c02:	bf0c      	ite	eq
 8009c04:	f8c8 2000 	streq.w	r2, [r8]
 8009c08:	605a      	strne	r2, [r3, #4]
 8009c0a:	e7eb      	b.n	8009be4 <_malloc_r+0xa8>
 8009c0c:	4623      	mov	r3, r4
 8009c0e:	6864      	ldr	r4, [r4, #4]
 8009c10:	e7ae      	b.n	8009b70 <_malloc_r+0x34>
 8009c12:	463c      	mov	r4, r7
 8009c14:	687f      	ldr	r7, [r7, #4]
 8009c16:	e7b6      	b.n	8009b86 <_malloc_r+0x4a>
 8009c18:	461a      	mov	r2, r3
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	42a3      	cmp	r3, r4
 8009c1e:	d1fb      	bne.n	8009c18 <_malloc_r+0xdc>
 8009c20:	2300      	movs	r3, #0
 8009c22:	6053      	str	r3, [r2, #4]
 8009c24:	e7de      	b.n	8009be4 <_malloc_r+0xa8>
 8009c26:	230c      	movs	r3, #12
 8009c28:	4630      	mov	r0, r6
 8009c2a:	6033      	str	r3, [r6, #0]
 8009c2c:	f000 f80c 	bl	8009c48 <__malloc_unlock>
 8009c30:	e794      	b.n	8009b5c <_malloc_r+0x20>
 8009c32:	6005      	str	r5, [r0, #0]
 8009c34:	e7d6      	b.n	8009be4 <_malloc_r+0xa8>
 8009c36:	bf00      	nop
 8009c38:	200015b4 	.word	0x200015b4

08009c3c <__malloc_lock>:
 8009c3c:	4801      	ldr	r0, [pc, #4]	@ (8009c44 <__malloc_lock+0x8>)
 8009c3e:	f000 b84b 	b.w	8009cd8 <__retarget_lock_acquire_recursive>
 8009c42:	bf00      	nop
 8009c44:	200016f4 	.word	0x200016f4

08009c48 <__malloc_unlock>:
 8009c48:	4801      	ldr	r0, [pc, #4]	@ (8009c50 <__malloc_unlock+0x8>)
 8009c4a:	f000 b846 	b.w	8009cda <__retarget_lock_release_recursive>
 8009c4e:	bf00      	nop
 8009c50:	200016f4 	.word	0x200016f4

08009c54 <memset>:
 8009c54:	4603      	mov	r3, r0
 8009c56:	4402      	add	r2, r0
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d100      	bne.n	8009c5e <memset+0xa>
 8009c5c:	4770      	bx	lr
 8009c5e:	f803 1b01 	strb.w	r1, [r3], #1
 8009c62:	e7f9      	b.n	8009c58 <memset+0x4>

08009c64 <_sbrk_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	2300      	movs	r3, #0
 8009c68:	4d05      	ldr	r5, [pc, #20]	@ (8009c80 <_sbrk_r+0x1c>)
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	602b      	str	r3, [r5, #0]
 8009c70:	f7f7 fb8c 	bl	800138c <_sbrk>
 8009c74:	1c43      	adds	r3, r0, #1
 8009c76:	d102      	bne.n	8009c7e <_sbrk_r+0x1a>
 8009c78:	682b      	ldr	r3, [r5, #0]
 8009c7a:	b103      	cbz	r3, 8009c7e <_sbrk_r+0x1a>
 8009c7c:	6023      	str	r3, [r4, #0]
 8009c7e:	bd38      	pop	{r3, r4, r5, pc}
 8009c80:	200016f0 	.word	0x200016f0

08009c84 <__errno>:
 8009c84:	4b01      	ldr	r3, [pc, #4]	@ (8009c8c <__errno+0x8>)
 8009c86:	6818      	ldr	r0, [r3, #0]
 8009c88:	4770      	bx	lr
 8009c8a:	bf00      	nop
 8009c8c:	20000180 	.word	0x20000180

08009c90 <__libc_init_array>:
 8009c90:	b570      	push	{r4, r5, r6, lr}
 8009c92:	2600      	movs	r6, #0
 8009c94:	4d0c      	ldr	r5, [pc, #48]	@ (8009cc8 <__libc_init_array+0x38>)
 8009c96:	4c0d      	ldr	r4, [pc, #52]	@ (8009ccc <__libc_init_array+0x3c>)
 8009c98:	1b64      	subs	r4, r4, r5
 8009c9a:	10a4      	asrs	r4, r4, #2
 8009c9c:	42a6      	cmp	r6, r4
 8009c9e:	d109      	bne.n	8009cb4 <__libc_init_array+0x24>
 8009ca0:	f000 f864 	bl	8009d6c <_init>
 8009ca4:	2600      	movs	r6, #0
 8009ca6:	4d0a      	ldr	r5, [pc, #40]	@ (8009cd0 <__libc_init_array+0x40>)
 8009ca8:	4c0a      	ldr	r4, [pc, #40]	@ (8009cd4 <__libc_init_array+0x44>)
 8009caa:	1b64      	subs	r4, r4, r5
 8009cac:	10a4      	asrs	r4, r4, #2
 8009cae:	42a6      	cmp	r6, r4
 8009cb0:	d105      	bne.n	8009cbe <__libc_init_array+0x2e>
 8009cb2:	bd70      	pop	{r4, r5, r6, pc}
 8009cb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cb8:	4798      	blx	r3
 8009cba:	3601      	adds	r6, #1
 8009cbc:	e7ee      	b.n	8009c9c <__libc_init_array+0xc>
 8009cbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cc2:	4798      	blx	r3
 8009cc4:	3601      	adds	r6, #1
 8009cc6:	e7f2      	b.n	8009cae <__libc_init_array+0x1e>
 8009cc8:	0800a1e4 	.word	0x0800a1e4
 8009ccc:	0800a1e4 	.word	0x0800a1e4
 8009cd0:	0800a1e4 	.word	0x0800a1e4
 8009cd4:	0800a1e8 	.word	0x0800a1e8

08009cd8 <__retarget_lock_acquire_recursive>:
 8009cd8:	4770      	bx	lr

08009cda <__retarget_lock_release_recursive>:
 8009cda:	4770      	bx	lr

08009cdc <_free_r>:
 8009cdc:	b538      	push	{r3, r4, r5, lr}
 8009cde:	4605      	mov	r5, r0
 8009ce0:	2900      	cmp	r1, #0
 8009ce2:	d040      	beq.n	8009d66 <_free_r+0x8a>
 8009ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ce8:	1f0c      	subs	r4, r1, #4
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	bfb8      	it	lt
 8009cee:	18e4      	addlt	r4, r4, r3
 8009cf0:	f7ff ffa4 	bl	8009c3c <__malloc_lock>
 8009cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8009d68 <_free_r+0x8c>)
 8009cf6:	6813      	ldr	r3, [r2, #0]
 8009cf8:	b933      	cbnz	r3, 8009d08 <_free_r+0x2c>
 8009cfa:	6063      	str	r3, [r4, #4]
 8009cfc:	6014      	str	r4, [r2, #0]
 8009cfe:	4628      	mov	r0, r5
 8009d00:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d04:	f7ff bfa0 	b.w	8009c48 <__malloc_unlock>
 8009d08:	42a3      	cmp	r3, r4
 8009d0a:	d908      	bls.n	8009d1e <_free_r+0x42>
 8009d0c:	6820      	ldr	r0, [r4, #0]
 8009d0e:	1821      	adds	r1, r4, r0
 8009d10:	428b      	cmp	r3, r1
 8009d12:	bf01      	itttt	eq
 8009d14:	6819      	ldreq	r1, [r3, #0]
 8009d16:	685b      	ldreq	r3, [r3, #4]
 8009d18:	1809      	addeq	r1, r1, r0
 8009d1a:	6021      	streq	r1, [r4, #0]
 8009d1c:	e7ed      	b.n	8009cfa <_free_r+0x1e>
 8009d1e:	461a      	mov	r2, r3
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	b10b      	cbz	r3, 8009d28 <_free_r+0x4c>
 8009d24:	42a3      	cmp	r3, r4
 8009d26:	d9fa      	bls.n	8009d1e <_free_r+0x42>
 8009d28:	6811      	ldr	r1, [r2, #0]
 8009d2a:	1850      	adds	r0, r2, r1
 8009d2c:	42a0      	cmp	r0, r4
 8009d2e:	d10b      	bne.n	8009d48 <_free_r+0x6c>
 8009d30:	6820      	ldr	r0, [r4, #0]
 8009d32:	4401      	add	r1, r0
 8009d34:	1850      	adds	r0, r2, r1
 8009d36:	4283      	cmp	r3, r0
 8009d38:	6011      	str	r1, [r2, #0]
 8009d3a:	d1e0      	bne.n	8009cfe <_free_r+0x22>
 8009d3c:	6818      	ldr	r0, [r3, #0]
 8009d3e:	685b      	ldr	r3, [r3, #4]
 8009d40:	4408      	add	r0, r1
 8009d42:	6010      	str	r0, [r2, #0]
 8009d44:	6053      	str	r3, [r2, #4]
 8009d46:	e7da      	b.n	8009cfe <_free_r+0x22>
 8009d48:	d902      	bls.n	8009d50 <_free_r+0x74>
 8009d4a:	230c      	movs	r3, #12
 8009d4c:	602b      	str	r3, [r5, #0]
 8009d4e:	e7d6      	b.n	8009cfe <_free_r+0x22>
 8009d50:	6820      	ldr	r0, [r4, #0]
 8009d52:	1821      	adds	r1, r4, r0
 8009d54:	428b      	cmp	r3, r1
 8009d56:	bf01      	itttt	eq
 8009d58:	6819      	ldreq	r1, [r3, #0]
 8009d5a:	685b      	ldreq	r3, [r3, #4]
 8009d5c:	1809      	addeq	r1, r1, r0
 8009d5e:	6021      	streq	r1, [r4, #0]
 8009d60:	6063      	str	r3, [r4, #4]
 8009d62:	6054      	str	r4, [r2, #4]
 8009d64:	e7cb      	b.n	8009cfe <_free_r+0x22>
 8009d66:	bd38      	pop	{r3, r4, r5, pc}
 8009d68:	200015b4 	.word	0x200015b4

08009d6c <_init>:
 8009d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d6e:	bf00      	nop
 8009d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d72:	bc08      	pop	{r3}
 8009d74:	469e      	mov	lr, r3
 8009d76:	4770      	bx	lr

08009d78 <_fini>:
 8009d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7a:	bf00      	nop
 8009d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d7e:	bc08      	pop	{r3}
 8009d80:	469e      	mov	lr, r3
 8009d82:	4770      	bx	lr
