LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY BLOCO_CONTADOR59 IS
	PORT(
			CLK_IN : IN STD_LOGIC;
			
			
			-- UTILIZAR SAIDAS DE 7BITS PARA UM DECODIFICADOR DE 7 SEGMENTOS 
			-- 7 DOWNTO 0     ->   MSB / 7 / 6 / 5 / 4 / 3 / 2 / 1 / 0 / LSB
			-- 0 TO 7     ->    	  LSB / 0 / 1 / 2 / 3 / 4 / 5 / 6 / 7 / MSB
 			SAIDA : OUT STD_LOGIC_VECTOR()
	
	);
END BLOCO_CONTADOR59;

ARCHITECTURE LOGIC OF BLOCO_CONTADOR59 IS
--SIGNALS
BEGIN

	


END LOGIC;