
Name of design : fft_chip
Number of cell instances in the design : 15024
Number of cell instance masters in the library : 170

Processing power net VSS ...
Number of power net wires : 192
Number of vias : 3961
Average power dissipation in fft_chip :  1000.00 mW
Power supply voltage :     1.98 V
Assigning vias begins
Assigning power net wires ...
Reading virtual power pads
Extracting power net VSS ...
Number of power pad nodes connecting to power net VSS : 12
Number of power pad nodes reaching to the power ports of the leaf cells or blocks : 12
Number of resistors in VSS : 7504
Number of nodes in VSS : 5998
Performing network simulation
Assigning netlists to simulation engine begins
Assigning netlists to simulation engine finished
Maximum IR drop in fft_chip : 369.83 mV
Maximum current in fft_chip : 143.467 mA

Processing power net VDD ...
Number of power net wires : 278
Number of vias : 4033
Average power dissipation in fft_chip :  1000.00 mW
Power supply voltage :     1.98 V
Assigning vias begins
Assigning power net wires ...
Reading virtual power pads
Extracting power net VDD ...
Number of power pad nodes connecting to power net VDD : 26
Number of power pad nodes reaching to the power ports of the leaf cells or blocks : 26
Number of resistors in VDD : 7941
Number of nodes in VDD : 6374
Performing network simulation
Assigning netlists to simulation engine begins
Assigning netlists to simulation engine finished
Maximum IR drop in fft_chip : 405.33 mV
Maximum current in fft_chip : 95.758 mA
Overall takes     0.38 seconds
