<!DOCTYPE html>
<html lang=zh>
<head>
  <meta charset="utf-8">
  
  <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1">
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, minimum-scale=1, user-scalable=no, minimal-ui">
  <meta name="renderer" content="webkit">
  <meta http-equiv="Cache-Control" content="no-transform" />
  <meta http-equiv="Cache-Control" content="no-siteapp" />
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="apple-mobile-web-app-status-bar-style" content="black">
  <meta name="format-detection" content="telephone=no,email=no,adress=no">
  <!-- Color theme for statusbar -->
  <meta name="theme-color" content="#000000" />
  <!-- 强制页面在当前窗口以独立页面显示,防止别人在框架里调用页面 -->
  <meta http-equiv="window-target" content="_top" />
  
  
  <title>Kernel-4.18.0-80.el8_xillybus | oosTech.com</title>
  <meta name="description" content="&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;Xillybus driver for generic FPGA interface&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D; :Author: Eli Billauer, Xillybus Ltd. (http:&#x2F;&#x2F;xillybus.com):Email:  &amp;#101;">
<meta property="og:type" content="article">
<meta property="og:title" content="Kernel-4.18.0-80.el8_xillybus">
<meta property="og:url" content="http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_xillybus/index.html">
<meta property="og:site_name" content="oosTech">
<meta property="og:description" content="&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;Xillybus driver for generic FPGA interface&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D;&#x3D; :Author: Eli Billauer, Xillybus Ltd. (http:&#x2F;&#x2F;xillybus.com):Email:  &amp;#101;">
<meta property="og:locale" content="zh_CN">
<meta property="article:published_time" content="2021-02-18T16:00:00.000Z">
<meta property="article:modified_time" content="2021-02-18T16:00:00.000Z">
<meta property="article:author" content="Sam Lee">
<meta name="twitter:card" content="summary">
  <!-- Canonical links -->
  <link rel="canonical" href="http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_xillybus/index.html">
  
    <link rel="alternate" href="/atom.xml" title="oosTech" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.png" type="image/x-icon">
  
  
<link rel="stylesheet" href="/css/style.css">

  
  
  
  
<meta name="generator" content="Hexo 5.4.0"></head>


<body class="main-center theme-black" itemscope itemtype="http://schema.org/WebPage">
  <header class="header" itemscope itemtype="http://schema.org/WPHeader">
  <div class="slimContent">
    <div class="navbar-header">
      
      
      <div class="profile-block text-center">
        <a id="avatar" href="" target="_blank">
          <img src="/images/avatar.png" width="400" height="400">
        </a>
        <h2 id="name" class="hidden-xs hidden-sm">oosTech by Sam Lee</h2>
        <h3 id="title" class="hidden-xs hidden-sm hidden-md"></h3>
        <small id="location" class="text-muted hidden-xs hidden-sm"><i class="icon icon-map-marker"></i> Shenzhen, China</small>
      </div>
      
      <div class="search" id="search-form-wrap">

    <form class="search-form sidebar-form">
        <div class="input-group">
            <input type="text" class="search-form-input form-control" placeholder="站内搜索" />
            <span class="input-group-btn">
                <button type="submit" class="search-form-submit btn btn-flat" onclick="return false;"><i class="icon icon-search"></i></button>
            </span>
        </div>
    </form>
    <div class="ins-search">
  <div class="ins-search-mask"></div>
  <div class="ins-search-container">
    <div class="ins-input-wrapper">
      <input type="text" class="ins-search-input" placeholder="想要查找什么..." x-webkit-speech />
      <button type="button" class="close ins-close ins-selectable" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">×</span></button>
    </div>
    <div class="ins-section-wrapper">
      <div class="ins-section-container"></div>
    </div>
  </div>
</div>


</div>
      <button class="navbar-toggle collapsed" type="button" data-toggle="collapse" data-target="#main-navbar" aria-controls="main-navbar" aria-expanded="false">
        <span class="sr-only">Toggle navigation</span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
        <span class="icon-bar"></span>
      </button>
    </div>
    <nav id="main-navbar" class="collapse navbar-collapse" itemscope itemtype="http://schema.org/SiteNavigationElement" role="navigation">
      <ul class="nav navbar-nav main-nav menu-highlight">
        
        
        <li class="menu-item menu-item-home">
          <a href="/.">
            
            <i class="icon icon-home-fill"></i>
            
            <span class="menu-title">站点首页</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-archives">
          <a href="/archives">
            
            <i class="icon icon-archives-fill"></i>
            
            <span class="menu-title">归档文档</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-categories">
          <a href="/categories">
            
            <i class="icon icon-folder"></i>
            
            <span class="menu-title">文档分类</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-links">
          <a href="/links">
            
            <i class="icon icon-friendship"></i>
            
            <span class="menu-title">常用链接</span>
          </a>
        </li>
        
        
        <li class="menu-item menu-item-repository">
          <a href="/repository">
            
            <i class="icon icon-project"></i>
            
            <span class="menu-title">共享白板</span>
          </a>
        </li>
        
      </ul>
      
	
    <ul class="social-links">
    	
        <li><a href="https://github.com/" target="_blank" title="Github" data-toggle=tooltip data-placement=top><i class="icon icon-github"></i></a></li>
        
        <li><a href="http://google.com/" target="_blank" title="Google" data-toggle=tooltip data-placement=top><i class="icon icon-google"></i></a></li>
        
        <li><a href="https://twitter.com/" target="_blank" title="Twitter" data-toggle=tooltip data-placement=top><i class="icon icon-twitter"></i></a></li>
        
    </ul>

    </nav>
  </div>
</header>

  
    <aside class="sidebar" itemscope itemtype="http://schema.org/WPSideBar">
  <div class="slimContent">
    
      <div class="widget">
    <h3 class="widget-title">公告牌</h3>
    <div class="widget-body">
        <div id="board">
            <div class="content">
                <p> 欢迎来到oosTech ，我是一个Linux 拥趸：D。 目前正在用的Linux 版本是 Red Hat Enterprise Linux release 8.3 </p>
            </div>
        </div>
    </div>
</div>

    
      
  <div class="widget">
    <h3 class="widget-title">文档分类</h3>
    <div class="widget-body">
      <ul class="category-list"><li class="category-list-item"><a class="category-list-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a><span class="category-list-count">1658</span></li><li class="category-list-item"><a class="category-list-link" href="/categories/Kernel-4-18-0-80-el8-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_4.18.0-80.el8_内核文档</a><span class="category-list-count">3937</span></li></ul>
    </div>
  </div>


    
      
  <div class="widget">
    <h3 class="widget-title">最新文章</h3>
    <div class="widget-body">
      <ul class="recent-post-list list-unstyled no-thumbnail">
        
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_mpc5200/" class="title">Kernel-3.10.0-957.el7_mpc5200</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_3270/" class="title">Kernel-3.10.0-957.el7_3270</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_4CCs/" class="title">Kernel-3.10.0-957.el7_4CCs</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_53c700/" class="title">Kernel-3.10.0-957.el7_53c700</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
          <li>
            
            <div class="item-inner">
              <p class="item-category">
                <a class="category-link" href="/categories/Kernel-3-10-0-957-el7-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_3.10.0-957.el7_内核文档</a>
              </p>
              <p class="item-title">
                <a href="/2021/03/13/Kernel-3.10.0-957.el7_6pack/" class="title">Kernel-3.10.0-957.el7_6pack</a>
              </p>
              <p class="item-date">
                <time datetime="2021-03-12T16:00:00.000Z" itemprop="datePublished">2021-03-13</time>
              </p>
            </div>
          </li>
          
      </ul>
    </div>
  </div>
  

    
  </div>
</aside>

  
  
<aside class="sidebar sidebar-toc collapse" id="collapseToc" itemscope itemtype="http://schema.org/WPSideBar">
  <div class="slimContent">
    <nav id="toc" class="article-toc">
      <h3 class="toc-title">文章目录</h3>
      <ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Introduction"><span class="toc-number">1.</span> <span class="toc-text">Introduction</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Background"><span class="toc-number">1.1.</span> <span class="toc-text">Background</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Xillybus-Overview"><span class="toc-number">1.2.</span> <span class="toc-text">Xillybus Overview</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Usage"><span class="toc-number">2.</span> <span class="toc-text">Usage</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#User-interface"><span class="toc-number">2.1.</span> <span class="toc-text">User interface</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Synchronization"><span class="toc-number">2.2.</span> <span class="toc-text">Synchronization</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Seekable-pipes"><span class="toc-number">2.3.</span> <span class="toc-text">Seekable pipes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Internals"><span class="toc-number">3.</span> <span class="toc-text">Internals</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Source-code-organization"><span class="toc-number">3.1.</span> <span class="toc-text">Source code organization</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Pipe-attributes"><span class="toc-number">3.2.</span> <span class="toc-text">Pipe attributes</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Host-never-reads-from-the-FPGA"><span class="toc-number">3.3.</span> <span class="toc-text">Host never reads from the FPGA</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Channels-pipes-and-the-message-channel"><span class="toc-number">3.4.</span> <span class="toc-text">Channels, pipes, and the message channel</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Data-streaming"><span class="toc-number">3.5.</span> <span class="toc-text">Data streaming</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Data-granularity"><span class="toc-number">3.6.</span> <span class="toc-text">Data granularity</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Probing"><span class="toc-number">3.7.</span> <span class="toc-text">Probing</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Buffer-allocation"><span class="toc-number">3.8.</span> <span class="toc-text">Buffer allocation</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#The-%E2%80%9Cnonempty%E2%80%9D-message-supporting-poll"><span class="toc-number">3.9.</span> <span class="toc-text">The “nonempty” message (supporting poll)</span></a></li></ol></li></ol>
    </nav>
  </div>
</aside>

<main class="main" role="main">
  <div class="content">
  <article id="post-Kernel-4.18.0-80.el8_xillybus" class="article article-type-post" itemscope itemtype="http://schema.org/BlogPosting">
    
    <div class="article-header">
      
        
  
    <h1 class="article-title" itemprop="name">
      Kernel-4.18.0-80.el8_xillybus
    </h1>
  

      
      <div class="article-meta">
        <span class="article-date">
    <i class="icon icon-calendar-check"></i>
	<a href="/2021/02/19/Kernel-4.18.0-80.el8_xillybus/" class="article-date">
	 published: <time datetime="2021-02-18T16:00:00.000Z" itemprop="datePublished">2021-02-19</time>
	</a>
</span>

        
	<a href="/2021/02/19/Kernel-4.18.0-80.el8_xillybus/" class="article-date">
	   updated: <time datetime="2021-02-18T16:00:00.000Z" itemprop="dateUpdated">2021-02-19</time>
	</a>


        
  <span class="article-category">
    <i class="icon icon-folder"></i>
    <a class="article-category-link" href="/categories/Kernel-4-18-0-80-el8-%E5%86%85%E6%A0%B8%E6%96%87%E6%A1%A3/">Kernel_4.18.0-80.el8_内核文档</a>
  </span>

        

        
	<span class="article-read hidden-xs">
	    <i class="icon icon-eye-fill"></i>
	    <!--<span id="busuanzi_container_page_pv" style="display:inline;">-->
			<span id="busuanzi_value_page_pv" style="display:inline;"></span>
		<!--</span>-->
	</span>



        <!--<span class="post-comment"><i class="icon icon-comment"></i> <a href="/2021/02/19/Kernel-4.18.0-80.el8_xillybus/#comments" class="article-comment-link">评论</a></span> -->
        
	
	

      </div>
    </div>
    <div class="article-entry marked-body" itemprop="articleBody">
      
        <p>==========================================<br>Xillybus driver for generic FPGA interface<br>==========================================</p>
<p>:Author: Eli Billauer, Xillybus Ltd. (<a target="_blank" rel="noopener" href="http://xillybus.com/">http://xillybus.com</a>)<br>:Email:  <a href="mailto:&#101;&#108;&#x69;&#46;&#x62;&#x69;&#108;&#108;&#x61;&#117;&#x65;&#114;&#x40;&#103;&#109;&#97;&#x69;&#108;&#x2e;&#x63;&#x6f;&#x6d;">&#101;&#108;&#x69;&#46;&#x62;&#x69;&#108;&#108;&#x61;&#117;&#x65;&#114;&#x40;&#103;&#109;&#97;&#x69;&#108;&#x2e;&#x63;&#x6f;&#x6d;</a> or as advertised on Xillybus’ site.</p>
<p>.. Contents:</p>
<ul>
<li><p>Introduction</p>
</li>
<li><ul>
<li>Background</li>
</ul>
</li>
<li><ul>
<li>Xillybus Overview</li>
</ul>
</li>
<li><p>Usage</p>
</li>
<li><ul>
<li>User interface</li>
</ul>
</li>
<li><ul>
<li>Synchronization</li>
</ul>
</li>
<li><ul>
<li>Seekable pipes</li>
</ul>
</li>
<li><p>Internals</p>
</li>
<li><ul>
<li>Source code organization</li>
</ul>
</li>
<li><ul>
<li>Pipe attributes</li>
</ul>
</li>
<li><ul>
<li>Host never reads from the FPGA</li>
</ul>
</li>
<li><ul>
<li>Channels, pipes, and the message channel</li>
</ul>
</li>
<li><ul>
<li>Data streaming</li>
</ul>
</li>
<li><ul>
<li>Data granularity</li>
</ul>
</li>
<li><ul>
<li>Probing</li>
</ul>
</li>
<li><ul>
<li>Buffer allocation</li>
</ul>
</li>
<li><ul>
<li>The “nonempty” message (supporting poll)</li>
</ul>
</li>
</ul>
<h1 id="Introduction"><a href="#Introduction" class="headerlink" title="Introduction"></a>Introduction</h1><h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><p>An FPGA (Field Programmable Gate Array) is a piece of logic hardware, which<br>can be programmed to become virtually anything that is usually found as a<br>dedicated chipset: For instance, a display adapter, network interface card,<br>or even a processor with its peripherals. FPGAs are the LEGO of hardware:<br>Based upon certain building blocks, you make your own toys the way you like<br>them. It’s usually pointless to reimplement something that is already<br>available on the market as a chipset, so FPGAs are mostly used when some<br>special functionality is needed, and the production volume is relatively low<br>(hence not justifying the development of an ASIC).</p>
<p>The challenge with FPGAs is that everything is implemented at a very low<br>level, even lower than assembly language. In order to allow FPGA designers to<br>focus on their specific project, and not reinvent the wheel over and over<br>again, pre-designed building blocks, IP cores, are often used. These are the<br>FPGA parallels of library functions. IP cores may implement certain<br>mathematical functions, a functional unit (e.g. a USB interface), an entire<br>processor (e.g. ARM) or anything that might come handy. Think of them as a<br>building block, with electrical wires dangling on the sides for connection to<br>other blocks.</p>
<p>One of the daunting tasks in FPGA design is communicating with a fullblown<br>operating system (actually, with the processor running it): Implementing the<br>low-level bus protocol and the somewhat higher-level interface with the host<br>(registers, interrupts, DMA etc.) is a project in itself. When the FPGA’s<br>function is a well-known one (e.g. a video adapter card, or a NIC), it can<br>make sense to design the FPGA’s interface logic specifically for the project.<br>A special driver is then written to present the FPGA as a well-known interface<br>to the kernel and/or user space. In that case, there is no reason to treat the<br>FPGA differently than any device on the bus.</p>
<p>It’s however common that the desired data communication doesn’t fit any well-<br>known peripheral function. Also, the effort of designing an elegant<br>abstraction for the data exchange is often considered too big. In those cases,<br>a quicker and possibly less elegant solution is sought: The driver is<br>effectively written as a user space program, leaving the kernel space part<br>with just elementary data transport. This still requires designing some<br>interface logic for the FPGA, and write a simple ad-hoc driver for the kernel.</p>
<h2 id="Xillybus-Overview"><a href="#Xillybus-Overview" class="headerlink" title="Xillybus Overview"></a>Xillybus Overview</h2><p>Xillybus is an IP core and a Linux driver. Together, they form a kit for<br>elementary data transport between an FPGA and the host, providing pipe-like<br>data streams with a straightforward user interface. It’s intended as a low-<br>effort solution for mixed FPGA-host projects, for which it makes sense to<br>have the project-specific part of the driver running in a user-space program.</p>
<p>Since the communication requirements may vary significantly from one FPGA<br>project to another (the number of data pipes needed in each direction and<br>their attributes), there isn’t one specific chunk of logic being the Xillybus<br>IP core. Rather, the IP core is configured and built based upon a<br>specification given by its end user.</p>
<p>Xillybus presents independent data streams, which resemble pipes or TCP/IP<br>communication to the user. At the host side, a character device file is used<br>just like any pipe file. On the FPGA side, hardware FIFOs are used to stream<br>the data. This is contrary to a common method of communicating through fixed-<br>sized buffers (even though such buffers are used by Xillybus under the hood).<br>There may be more than a hundred of these streams on a single IP core, but<br>also no more than one, depending on the configuration.</p>
<p>In order to ease the deployment of the Xillybus IP core, it contains a simple<br>data structure which completely defines the core’s configuration. The Linux<br>driver fetches this data structure during its initialization process, and sets<br>up the DMA buffers and character devices accordingly. As a result, a single<br>driver is used to work out of the box with any Xillybus IP core.</p>
<p>The data structure just mentioned should not be confused with PCI’s<br>configuration space or the Flattened Device Tree.</p>
<h1 id="Usage"><a href="#Usage" class="headerlink" title="Usage"></a>Usage</h1><h2 id="User-interface"><a href="#User-interface" class="headerlink" title="User interface"></a>User interface</h2><p>On the host, all interface with Xillybus is done through /dev/xillybus_*<br>device files, which are generated automatically as the drivers loads. The<br>names of these files depend on the IP core that is loaded in the FPGA (see<br>Probing below). To communicate with the FPGA, open the device file that<br>corresponds to the hardware FIFO you want to send data or receive data from,<br>and use plain write() or read() calls, just like with a regular pipe. In<br>particular, it makes perfect sense to go::</p>
<pre><code>$ cat mydata &gt; /dev/xillybus_thisfifo

$ cat /dev/xillybus_thatfifo &gt; hisdata
</code></pre>
<p>possibly pressing CTRL-C as some stage, even though the xillybus_* pipes have<br>the capability to send an EOF (but may not use it).</p>
<p>The driver and hardware are designed to behave sensibly as pipes, including:</p>
<ul>
<li><p>Supporting non-blocking I/O (by setting O_NONBLOCK on open() ).</p>
</li>
<li><p>Supporting poll() and select().</p>
</li>
<li><p>Being bandwidth efficient under load (using DMA) but also handle small<br>pieces of data sent across (like TCP/IP) by autoflushing.</p>
</li>
</ul>
<p>A device file can be read only, write only or bidirectional. Bidirectional<br>device files are treated like two independent pipes (except for sharing a<br>“channel” structure in the implementation code).</p>
<h2 id="Synchronization"><a href="#Synchronization" class="headerlink" title="Synchronization"></a>Synchronization</h2><p>Xillybus pipes are configured (on the IP core) to be either synchronous or<br>asynchronous. For a synchronous pipe, write() returns successfully only after<br>some data has been submitted and acknowledged by the FPGA. This slows down<br>bulk data transfers, and is nearly impossible for use with streams that<br>require data at a constant rate: There is no data transmitted to the FPGA<br>between write() calls, in particular when the process loses the CPU.</p>
<p>When a pipe is configured asynchronous, write() returns if there was enough<br>room in the buffers to store any of the data in the buffers.</p>
<p>For FPGA to host pipes, asynchronous pipes allow data transfer from the FPGA<br>as soon as the respective device file is opened, regardless of if the data<br>has been requested by a read() call. On synchronous pipes, only the amount<br>of data requested by a read() call is transmitted.</p>
<p>In summary, for synchronous pipes, data between the host and FPGA is<br>transmitted only to satisfy the read() or write() call currently handled<br>by the driver, and those calls wait for the transmission to complete before<br>returning.</p>
<p>Note that the synchronization attribute has nothing to do with the possibility<br>that read() or write() completes less bytes than requested. There is a<br>separate configuration flag (“allowpartial”) that determines whether such a<br>partial completion is allowed.</p>
<h2 id="Seekable-pipes"><a href="#Seekable-pipes" class="headerlink" title="Seekable pipes"></a>Seekable pipes</h2><p>A synchronous pipe can be configured to have the stream’s position exposed<br>to the user logic at the FPGA. Such a pipe is also seekable on the host API.<br>With this feature, a memory or register interface can be attached on the<br>FPGA side to the seekable stream. Reading or writing to a certain address in<br>the attached memory is done by seeking to the desired address, and calling<br>read() or write() as required.</p>
<h1 id="Internals"><a href="#Internals" class="headerlink" title="Internals"></a>Internals</h1><h2 id="Source-code-organization"><a href="#Source-code-organization" class="headerlink" title="Source code organization"></a>Source code organization</h2><p>The Xillybus driver consists of a core module, xillybus_core.c, and modules<br>that depend on the specific bus interface (xillybus_of.c and xillybus_pcie.c).</p>
<p>The bus specific modules are those probed when a suitable device is found by<br>the kernel. Since the DMA mapping and synchronization functions, which are bus<br>dependent by their nature, are used by the core module, a<br>xilly_endpoint_hardware structure is passed to the core module on<br>initialization. This structure is populated with pointers to wrapper functions<br>which execute the DMA-related operations on the bus.</p>
<h2 id="Pipe-attributes"><a href="#Pipe-attributes" class="headerlink" title="Pipe attributes"></a>Pipe attributes</h2><p>Each pipe has a number of attributes which are set when the FPGA component<br>(IP core) is built. They are fetched from the IDT (the data structure which<br>defines the core’s configuration, see Probing below) by xilly_setupchannels()<br>in xillybus_core.c as follows:</p>
<ul>
<li><p>is_writebuf: The pipe’s direction. A non-zero value means it’s an FPGA to<br>host pipe (the FPGA “writes”).</p>
</li>
<li><p>channelnum: The pipe’s identification number in communication between the<br>host and FPGA.</p>
</li>
<li><p>format: The underlying data width. See Data Granularity below.</p>
</li>
<li><p>allowpartial: A non-zero value means that a read() or write() (whichever<br>applies) may return with less than the requested number of bytes. The common<br>choice is a non-zero value, to match standard UNIX behavior.</p>
</li>
<li><p>synchronous: A non-zero value means that the pipe is synchronous. See<br>Synchronization above.</p>
</li>
<li><p>bufsize: Each DMA buffer’s size. Always a power of two.</p>
</li>
<li><p>bufnum: The number of buffers allocated for this pipe. Always a power of two.</p>
</li>
<li><p>exclusive_open: A non-zero value forces exclusive opening of the associated<br>device file. If the device file is bidirectional, and already opened only in<br>one direction, the opposite direction may be opened once.</p>
</li>
<li><p>seekable: A non-zero value indicates that the pipe is seekable. See<br>Seekable pipes above.</p>
</li>
<li><p>supports_nonempty: A non-zero value (which is typical) indicates that the<br>hardware will send the messages that are necessary to support select() and<br>poll() for this pipe.</p>
</li>
</ul>
<h2 id="Host-never-reads-from-the-FPGA"><a href="#Host-never-reads-from-the-FPGA" class="headerlink" title="Host never reads from the FPGA"></a>Host never reads from the FPGA</h2><p>Even though PCI Express is hotpluggable in general, a typical motherboard<br>doesn’t expect a card to go away all of the sudden. But since the PCIe card<br>is based upon reprogrammable logic, a sudden disappearance from the bus is<br>quite likely as a result of an accidental reprogramming of the FPGA while the<br>host is up. In practice, nothing happens immediately in such a situation. But<br>if the host attempts to read from an address that is mapped to the PCI Express<br>device, that leads to an immediate freeze of the system on some motherboards,<br>even though the PCIe standard requires a graceful recovery.</p>
<p>In order to avoid these freezes, the Xillybus driver refrains completely from<br>reading from the device’s register space. All communication from the FPGA to<br>the host is done through DMA. In particular, the Interrupt Service Routine<br>doesn’t follow the common practice of checking a status register when it’s<br>invoked. Rather, the FPGA prepares a small buffer which contains short<br>messages, which inform the host what the interrupt was about.</p>
<p>This mechanism is used on non-PCIe buses as well for the sake of uniformity.</p>
<h2 id="Channels-pipes-and-the-message-channel"><a href="#Channels-pipes-and-the-message-channel" class="headerlink" title="Channels, pipes, and the message channel"></a>Channels, pipes, and the message channel</h2><p>Each of the (possibly bidirectional) pipes presented to the user is allocated<br>a data channel between the FPGA and the host. The distinction between channels<br>and pipes is necessary only because of channel 0, which is used for interrupt-<br>related messages from the FPGA, and has no pipe attached to it.</p>
<h2 id="Data-streaming"><a href="#Data-streaming" class="headerlink" title="Data streaming"></a>Data streaming</h2><p>Even though a non-segmented data stream is presented to the user at both<br>sides, the implementation relies on a set of DMA buffers which is allocated<br>for each channel. For the sake of illustration, let’s take the FPGA to host<br>direction: As data streams into the respective channel’s interface in the<br>FPGA, the Xillybus IP core writes it to one of the DMA buffers. When the<br>buffer is full, the FPGA informs the host about that (appending a<br>XILLYMSG_OPCODE_RELEASEBUF message channel 0 and sending an interrupt if<br>necessary). The host responds by making the data available for reading through<br>the character device. When all data has been read, the host writes on the<br>the FPGA’s buffer control register, allowing the buffer’s overwriting. Flow<br>control mechanisms exist on both sides to prevent underflows and overflows.</p>
<p>This is not good enough for creating a TCP/IP-like stream: If the data flow<br>stops momentarily before a DMA buffer is filled, the intuitive expectation is<br>that the partial data in buffer will arrive anyhow, despite the buffer not<br>being completed. This is implemented by adding a field in the<br>XILLYMSG_OPCODE_RELEASEBUF message, through which the FPGA informs not just<br>which buffer is submitted, but how much data it contains.</p>
<p>But the FPGA will submit a partially filled buffer only if directed to do so<br>by the host. This situation occurs when the read() method has been blocking<br>for XILLY_RX_TIMEOUT jiffies (currently 10 ms), after which the host commands<br>the FPGA to submit a DMA buffer as soon as it can. This timeout mechanism<br>balances between bus bandwidth efficiency (preventing a lot of partially<br>filled buffers being sent) and a latency held fairly low for tails of data.</p>
<p>A similar setting is used in the host to FPGA direction. The handling of<br>partial DMA buffers is somewhat different, though. The user can tell the<br>driver to submit all data it has in the buffers to the FPGA, by issuing a<br>write() with the byte count set to zero. This is similar to a flush request,<br>but it doesn’t block. There is also an autoflushing mechanism, which triggers<br>an equivalent flush roughly XILLY_RX_TIMEOUT jiffies after the last write().<br>This allows the user to be oblivious about the underlying buffering mechanism<br>and yet enjoy a stream-like interface.</p>
<p>Note that the issue of partial buffer flushing is irrelevant for pipes having<br>the “synchronous” attribute nonzero, since synchronous pipes don’t allow data<br>to lay around in the DMA buffers between read() and write() anyhow.</p>
<h2 id="Data-granularity"><a href="#Data-granularity" class="headerlink" title="Data granularity"></a>Data granularity</h2><p>The data arrives or is sent at the FPGA as 8, 16 or 32 bit wide words, as<br>configured by the “format” attribute. Whenever possible, the driver attempts<br>to hide this when the pipe is accessed differently from its natural alignment.<br>For example, reading single bytes from a pipe with 32 bit granularity works<br>with no issues. Writing single bytes to pipes with 16 or 32 bit granularity<br>will also work, but the driver can’t send partially completed words to the<br>FPGA, so the transmission of up to one word may be held until it’s fully<br>occupied with user data.</p>
<p>This somewhat complicates the handling of host to FPGA streams, because<br>when a buffer is flushed, it may contain up to 3 bytes don’t form a word in<br>the FPGA, and hence can’t be sent. To prevent loss of data, these leftover<br>bytes need to be moved to the next buffer. The parts in xillybus_core.c<br>that mention “leftovers” in some way are related to this complication.</p>
<h2 id="Probing"><a href="#Probing" class="headerlink" title="Probing"></a>Probing</h2><p>As mentioned earlier, the number of pipes that are created when the driver<br>loads and their attributes depend on the Xillybus IP core in the FPGA. During<br>the driver’s initialization, a blob containing configuration info, the<br>Interface Description Table (IDT), is sent from the FPGA to the host. The<br>bootstrap process is done in three phases:</p>
<ol>
<li><p>Acquire the length of the IDT, so a buffer can be allocated for it. This<br>is done by sending a quiesce command to the device, since the acknowledge<br>for this command contains the IDT’s buffer length.</p>
</li>
<li><p>Acquire the IDT itself.</p>
</li>
<li><p>Create the interfaces according to the IDT.</p>
</li>
</ol>
<h2 id="Buffer-allocation"><a href="#Buffer-allocation" class="headerlink" title="Buffer allocation"></a>Buffer allocation</h2><p>In order to simplify the logic that prevents illegal boundary crossings of<br>PCIe packets, the following rule applies: If a buffer is smaller than 4kB,<br>it must not cross a 4kB boundary. Otherwise, it must be 4kB aligned. The<br>xilly_setupchannels() functions allocates these buffers by requesting whole<br>pages from the kernel, and diving them into DMA buffers as necessary. Since<br>all buffers’ sizes are powers of two, it’s possible to pack any set of such<br>buffers, with a maximal waste of one page of memory.</p>
<p>All buffers are allocated when the driver is loaded. This is necessary,<br>since large continuous physical memory segments are sometimes requested,<br>which are more likely to be available when the system is freshly booted.</p>
<p>The allocation of buffer memory takes place in the same order they appear in<br>the IDT. The driver relies on a rule that the pipes are sorted with decreasing<br>buffer size in the IDT. If a requested buffer is larger or equal to a page,<br>the necessary number of pages is requested from the kernel, and these are<br>used for this buffer. If the requested buffer is smaller than a page, one<br>single page is requested from the kernel, and that page is partially used.<br>Or, if there already is a partially used page at hand, the buffer is packed<br>into that page. It can be shown that all pages requested from the kernel<br>(except possibly for the last) are 100% utilized this way.</p>
<h2 id="The-“nonempty”-message-supporting-poll"><a href="#The-“nonempty”-message-supporting-poll" class="headerlink" title="The “nonempty” message (supporting poll)"></a>The “nonempty” message (supporting poll)</h2><p>In order to support the “poll” method (and hence select() ), there is a small<br>catch regarding the FPGA to host direction: The FPGA may have filled a DMA<br>buffer with some data, but not submitted that buffer. If the host waited for<br>the buffer’s submission by the FPGA, there would be a possibility that the<br>FPGA side has sent data, but a select() call would still block, because the<br>host has not received any notification about this. This is solved with<br>XILLYMSG_OPCODE_NONEMPTY messages sent by the FPGA when a channel goes from<br>completely empty to containing some data.</p>
<p>These messages are used only to support poll() and select(). The IP core can<br>be configured not to send them for a slight reduction of bandwidth.</p>

      
    </div>
    <div class="article-footer">
      <blockquote class="mt-2x">
  <ul class="post-copyright list-unstyled">
    
    <li class="post-copyright-link hidden-xs">
      <strong>本文链接：</strong>
      <a href="http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_xillybus/" title="Kernel-4.18.0-80.el8_xillybus" target="_blank" rel="external">http://www.oostech.com/2021/02/19/Kernel-4.18.0-80.el8_xillybus/</a>
    </li>
    
    <li class="post-copyright-license">
      <strong>版权声明： </strong> 本博客所有文章除特别声明外，均采用 <a href="http://creativecommons.org/licenses/by/4.0/deed.zh" target="_blank" rel="external">CC BY 4.0 CN协议</a> 许可协议。转载请注明出处！
    </li>
  </ul>
</blockquote>


<div class="panel panel-default panel-badger">
  <div class="panel-body">
    <figure class="media">
      <div class="media-left">
        <a href="" target="_blank" class="img-burn thumb-sm visible-lg">
          <img src="/images/avatar.png" class="img-rounded w-full" alt="">
        </a>
      </div>
      <div class="media-body">
        <h3 class="media-heading"><a href="" target="_blank"><span class="text-dark">oosTech by Sam Lee</span><small class="ml-1x"></small></a></h3>
        <div></div>
      </div>
    </figure>
  </div>
</div>


    </div>
  </article>
  
    

  
</div>

  <nav class="bar bar-footer clearfix" data-stick-bottom>
  <div class="bar-inner">
  
  <ul class="pager pull-left">
    
    <li class="prev">
      <a href="/2021/02/19/Kernel-4.18.0-80.el8_xfs/" title="Kernel-4.18.0-80.el8_xfs"><i class="icon icon-angle-left" aria-hidden="true"></i><span>&nbsp;&nbsp;上一篇</span></a>
    </li>
    
    
    <li class="next">
      <a href="/2021/02/19/Kernel-4.18.0-80.el8_z8530drv/" title="Kernel-4.18.0-80.el8_z8530drv"><span>下一篇&nbsp;&nbsp;</span><i class="icon icon-angle-right" aria-hidden="true"></i></a>
    </li>
    
    
    <li class="toggle-toc">
      <a class="toggle-btn collapsed" data-toggle="collapse" href="#collapseToc" aria-expanded="false" title="文章目录" role="button">
        <span>[&nbsp;</span><span>文章目录</span>
        <i class="text-collapsed icon icon-anchor"></i>
        <i class="text-in icon icon-close"></i>
        <span>]</span>
      </a>
    </li>
    
  </ul>
  
  
  <!-- Button trigger modal -->
  <button type="button" class="btn btn-fancy btn-donate pop-onhover bg-gradient-warning" data-toggle="modal" data-target="#donateModal"><span>赏</span></button>
  <!-- <div class="wave-icon wave-icon-danger btn-donate" data-toggle="modal" data-target="#donateModal">
    <div class="wave-circle"><span class="icon"><i class="icon icon-bill"></i></span></div>
  </div> -->
  
  
  <div class="bar-right">
    
    <div class="share-component" data-sites="weibo,qq,wechat,facebook,twitter" data-mobile-sites="weibo,qq,wechat"></div>
    
  </div>
  </div>
    <div class="container" align="left">
    <div class="post-gallery" itemscope itemtype="http://schema.org/ImageGallery">
      <img src="/images/wechatp.png" itemprop="contentUrl">
      <span>欢迎关注公众号</span>
    </div>
    </div>
</nav>

  
<!-- Modal -->
<div class="modal modal-center modal-small modal-xs-full fade" id="donateModal" tabindex="-1" role="dialog">
  <div class="modal-dialog" role="document">
    <div class="modal-content donate">
      <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
      <div class="modal-body">
        <div class="donate-box">
          <div class="donate-head">
            <p>您能有收获就是我们最大的动力</p>
          </div>
          <div class="tab-content">
            <div role="tabpanel" class="tab-pane fade active in" id="alipay">
              <div class="donate-payimg">
                <img src="/images/donate/alipayimg.png" alt="扫码支持" title="扫一扫" />
              </div>
              <p class="text-muted mv">不管多少都是对分享的肯定</p>
              <p class="text-grey">打开支付宝扫一扫，即可进行扫码捐赠</p>
            </div>
            <div role="tabpanel" class="tab-pane fade" id="wechatpay">
              <div class="donate-payimg">
                <img src="/images/donate/wechatpayimg.png" alt="扫码支持" title="扫一扫" />
              </div>
              <p class="text-muted mv">不管多少都是对分享的肯定</p>
              <p class="text-grey">打开微信扫一扫，即可进行扫码捐赠</p>
            </div>
          </div>
          <div class="donate-footer">
            <ul class="nav nav-tabs nav-justified" role="tablist">
              <li role="presentation" class="active">
                <a href="#alipay" id="alipay-tab" role="tab" data-toggle="tab" aria-controls="alipay" aria-expanded="true"><i class="icon icon-alipay"></i> 支付宝</a>
              </li>
              <li role="presentation" class="">
                <a href="#wechatpay" role="tab" id="wechatpay-tab" data-toggle="tab" aria-controls="wechatpay" aria-expanded="false"><i class="icon icon-wepay"></i> 微信支付</a>
              </li>
            </ul>
          </div>
        </div>
      </div>
    </div>
  </div>
</div>




</main>

  <footer class="footer" itemscope itemtype="http://schema.org/WPFooter">
	
	
    <ul class="social-links">
    	
        <li><a href="https://github.com/" target="_blank" title="Github" data-toggle=tooltip data-placement=top><i class="icon icon-github"></i></a></li>
        
        <li><a href="http://google.com/" target="_blank" title="Google" data-toggle=tooltip data-placement=top><i class="icon icon-google"></i></a></li>
        
        <li><a href="https://twitter.com/" target="_blank" title="Twitter" data-toggle=tooltip data-placement=top><i class="icon icon-twitter"></i></a></li>
        
    </ul>

    <div class="copyright">
    	
        <div class="publishby">
	<a target="_blank" rel="noopener" href="https://beian.miit.gov.cn" text-align: center >粤ICP备2021024811号</a>
        </div>
<!--    
    <div>
     <img src="/images/logo.png" width="140" height="140">
    </div>
-->
    </div>


        <!-- 不蒜子统计    //busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js -->
        <script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
        <!--<span id="busuanzi_container_site_pv" style="display:inline;">-->本站总访问量<span id="busuanzi_value_site_pv" style="display:inline;></span>次</span>
        <span class="post-meta-divider">|</span>
  
</footer>

  <script src="//cdn.jsdelivr.net/npm/jquery@1.12.4/dist/jquery.min.js"></script>
<script>
window.jQuery || document.write('<script src="js/jquery.min.js"><\/script>')
</script>

<script src="/js/plugin.min.js"></script>


<script src="/js/application.js"></script>


    <script>
(function (window) {
    var INSIGHT_CONFIG = {
        TRANSLATION: {
            POSTS: '文章',
            PAGES: '页面',
            CATEGORIES: '分类',
            TAGS: '标签',
            UNTITLED: '(未命名)',
        },
        ROOT_URL: '/',
        CONTENT_URL: '/content.json',
    };
    window.INSIGHT_CONFIG = INSIGHT_CONFIG;
})(window);
</script>

<script src="/js/insight.js"></script>







   
<script async src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>











</body>
</html>