// Seed: 3272112142
module module_0;
  tri1 id_1 = -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input supply1 id_2,
    output uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wand id_6,
    input logic id_7,
    output tri id_8
);
  id_10 :
  assert property (@(id_7) 1) id_1.id_7 <= -1;
  module_0 modCall_1 ();
  function id_11;
    output id_12;
    id_8 = 1 === id_6;
  endfunction
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_0.id_1 = 0;
endmodule
