

================================================================
== Vitis HLS Report for 'upsamp5'
================================================================
* Date:           Tue Feb 27 15:07:52 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        decode_11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |     2050|     2050|        11|          8|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 14 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 15 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp5_out13, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv5_out12, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%upsam_buf5_V = alloca i64 1" [decode.cpp:153]   --->   Operation 19 'alloca' 'upsam_buf5_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln108 = store i9 0, i9 %indvar_flatten" [decode.cpp:108]   --->   Operation 20 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %cona_row" [decode.cpp:108]   --->   Operation 21 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 0, i5 %cona_col" [decode.cpp:108]   --->   Operation 22 'store' 'store_ln108' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.body9.i" [decode.cpp:108]   --->   Operation 23 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [decode.cpp:108]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.88ns)   --->   "%icmp_ln108 = icmp_eq  i9 %indvar_flatten_load, i9 256" [decode.cpp:108]   --->   Operation 25 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%add_ln108 = add i9 %indvar_flatten_load, i9 1" [decode.cpp:108]   --->   Operation 26 'add' 'add_ln108' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %for.inc22.loopexit.i, void %_Z9sp_upsampI8ap_fixedILi32ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEEviiiPT_RN3hls6streamIS4_Li0EEES9_.exit" [decode.cpp:108]   --->   Operation 27 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cona_col_load = load i5 %cona_col" [decode.cpp:109]   --->   Operation 28 'load' 'cona_col_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%cona_row_load = load i5 %cona_row" [decode.cpp:108]   --->   Operation 29 'load' 'cona_row_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.75ns)   --->   "%icmp_ln109 = icmp_eq  i5 %cona_col_load, i5 16" [decode.cpp:109]   --->   Operation 30 'icmp' 'icmp_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.41ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i5 0, i5 %cona_col_load" [decode.cpp:108]   --->   Operation 31 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln108_2 = add i5 %cona_row_load, i5 1" [decode.cpp:108]   --->   Operation 32 'add' 'add_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.41ns)   --->   "%select_ln108_2 = select i1 %icmp_ln109, i5 %add_ln108_2, i5 %cona_row_load" [decode.cpp:108]   --->   Operation 33 'select' 'select_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i5 %select_ln108_2" [decode.cpp:108]   --->   Operation 34 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i5 %select_ln108" [decode.cpp:109]   --->   Operation 35 'trunc' 'trunc_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%div15_i_udiv = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %select_ln108, i32 1, i32 4" [decode.cpp:108]   --->   Operation 36 'partselect' 'div15_i_udiv' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast_cast = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %select_ln108, i32 1, i32 3" [decode.cpp:108]   --->   Operation 37 'partselect' 'div15_i_udiv_cast_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%empty_45 = or i1 %trunc_ln109, i1 %trunc_ln108" [decode.cpp:109]   --->   Operation 38 'or' 'empty_45' <Predicate = (!icmp_ln108)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln112 = br i1 %empty_45, void %if.then.i.7, void %for.inc.i.6.thread" [decode.cpp:112]   --->   Operation 39 'br' 'br_ln112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%cona_col_2 = add i5 %select_ln108, i5 1" [decode.cpp:109]   --->   Operation 40 'add' 'cona_col_2' <Predicate = (!icmp_ln108)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln109 = store i9 %add_ln108, i9 %indvar_flatten" [decode.cpp:109]   --->   Operation 41 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln109 = store i5 %select_ln108_2, i5 %cona_row" [decode.cpp:109]   --->   Operation 42 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln109 = store i5 %cona_col_2, i5 %cona_col" [decode.cpp:109]   --->   Operation 43 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.07>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 45 'zext' 'zext_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114" [decode.cpp:114]   --->   Operation 46 'getelementptr' 'upsam_buf_V_addr' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp, i6 %upsam_buf_V_addr" [decode.cpp:114]   --->   Operation 47 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 48 'zext' 'zext_ln116' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_39 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'getelementptr' 'upsam_buf_V_addr_39' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%upsam_buf_V_load = load i6 %upsam_buf_V_addr_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 51 [1/1] (1.83ns)   --->   "%tmp_16 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'tmp_16' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln114_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv_cast_cast" [decode.cpp:114]   --->   Operation 52 'bitconcatenate' 'zext_ln114_16_cast' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln114_16 = zext i4 %zext_ln114_16_cast" [decode.cpp:114]   --->   Operation 53 'zext' 'zext_ln114_16' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_32 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_16" [decode.cpp:114]   --->   Operation 54 'getelementptr' 'upsam_buf_V_addr_32' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_16, i6 %upsam_buf_V_addr_32" [decode.cpp:114]   --->   Operation 55 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%upsam_buf_V_load = load i6 %upsam_buf_V_addr_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'load' 'upsam_buf_V_load' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln116_16_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %div15_i_udiv_cast_cast" [decode.cpp:116]   --->   Operation 57 'bitconcatenate' 'zext_ln116_16_cast' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln116_16 = zext i4 %zext_ln116_16_cast" [decode.cpp:116]   --->   Operation 58 'zext' 'zext_ln116_16' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_40 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'getelementptr' 'upsam_buf_V_addr_40' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_16 = load i6 %upsam_buf_V_addr_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 60 'load' 'upsam_buf_V_load_16' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 61 'bitconcatenate' 'zext_ln116_17_cast' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln116_17 = zext i5 %zext_ln116_17_cast" [decode.cpp:116]   --->   Operation 62 'zext' 'zext_ln116_17' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_41 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 63 'getelementptr' 'upsam_buf_V_addr_41' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_17 = load i6 %upsam_buf_V_addr_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'load' 'upsam_buf_V_load_17' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [decode.cpp:155]   --->   Operation 148 'ret' 'ret_ln155' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 65 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 66 [1/1] (1.83ns)   --->   "%tmp_17 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'tmp_17' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln114_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 67 'bitconcatenate' 'zext_ln114_17_cast' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln114_17 = zext i5 %zext_ln114_17_cast" [decode.cpp:114]   --->   Operation 68 'zext' 'zext_ln114_17' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_33 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_17" [decode.cpp:114]   --->   Operation 69 'getelementptr' 'upsam_buf_V_addr_33' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_17, i6 %upsam_buf_V_addr_33" [decode.cpp:114]   --->   Operation 70 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 71 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 72 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_16 = load i6 %upsam_buf_V_addr_40" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'load' 'upsam_buf_V_load_16' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 73 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_17 = load i6 %upsam_buf_V_addr_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'upsam_buf_V_load_17' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 74 [1/1] (0.35ns)   --->   "%xor_ln116 = xor i4 %div15_i_udiv, i4 8" [decode.cpp:116]   --->   Operation 74 'xor' 'xor_ln116' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i4 %xor_ln116" [decode.cpp:116]   --->   Operation 75 'sext' 'sext_ln116' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln116_18 = zext i5 %sext_ln116" [decode.cpp:116]   --->   Operation 76 'zext' 'zext_ln116_18' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_42 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'getelementptr' 'upsam_buf_V_addr_42' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_18 = load i6 %upsam_buf_V_addr_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'load' 'upsam_buf_V_load_18' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln116_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %div15_i_udiv" [decode.cpp:116]   --->   Operation 79 'bitconcatenate' 'zext_ln116_19_cast' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln116_19 = zext i6 %zext_ln116_19_cast" [decode.cpp:116]   --->   Operation 80 'zext' 'zext_ln116_19' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_43 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'getelementptr' 'upsam_buf_V_addr_43' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_19 = load i6 %upsam_buf_V_addr_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 82 'load' 'upsam_buf_V_load_19' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 3.07>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 83 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [decode.cpp:110]   --->   Operation 85 'specpipeline' 'specpipeline_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [decode.cpp:109]   --->   Operation 86 'specloopname' 'specloopname_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%div15_i_udiv_cast1 = zext i4 %div15_i_udiv" [decode.cpp:108]   --->   Operation 87 'zext' 'div15_i_udiv_cast1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 89 [1/1] (1.83ns)   --->   "%tmp_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'tmp_18' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 90 [1/1] (0.35ns)   --->   "%xor_ln114 = xor i4 %div15_i_udiv, i4 8" [decode.cpp:114]   --->   Operation 90 'xor' 'xor_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i4 %xor_ln114" [decode.cpp:114]   --->   Operation 91 'sext' 'sext_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln114_18 = zext i5 %sext_ln114" [decode.cpp:114]   --->   Operation 92 'zext' 'zext_ln114_18' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_34 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_18" [decode.cpp:114]   --->   Operation 93 'getelementptr' 'upsam_buf_V_addr_34' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_18, i6 %upsam_buf_V_addr_34" [decode.cpp:114]   --->   Operation 94 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 95 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 96 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_18 = load i6 %upsam_buf_V_addr_42" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'load' 'upsam_buf_V_load_18' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 97 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_19 = load i6 %upsam_buf_V_addr_43" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 97 'load' 'upsam_buf_V_load_19' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln116 = add i6 %div15_i_udiv_cast1, i6 40" [decode.cpp:116]   --->   Operation 98 'add' 'add_ln116' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln116_20 = zext i6 %add_ln116" [decode.cpp:116]   --->   Operation 99 'zext' 'zext_ln116_20' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_44 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'getelementptr' 'upsam_buf_V_addr_44' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_20 = load i6 %upsam_buf_V_addr_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'load' 'upsam_buf_V_load_20' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln116_4 = sext i5 %zext_ln116_17_cast" [decode.cpp:116]   --->   Operation 102 'sext' 'sext_ln116_4' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln116_21 = zext i6 %sext_ln116_4" [decode.cpp:116]   --->   Operation 103 'zext' 'zext_ln116_21' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_45 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'getelementptr' 'upsam_buf_V_addr_45' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_21 = load i6 %upsam_buf_V_addr_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 105 'load' 'upsam_buf_V_load_21' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 3.07>
ST_6 : Operation 106 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 107 [1/1] (1.83ns)   --->   "%tmp_19 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'tmp_19' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln114_19_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %div15_i_udiv" [decode.cpp:114]   --->   Operation 108 'bitconcatenate' 'zext_ln114_19_cast' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln114_19 = zext i6 %zext_ln114_19_cast" [decode.cpp:114]   --->   Operation 109 'zext' 'zext_ln114_19' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_35 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_19" [decode.cpp:114]   --->   Operation 110 'getelementptr' 'upsam_buf_V_addr_35' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_19, i6 %upsam_buf_V_addr_35" [decode.cpp:114]   --->   Operation 111 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 112 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 113 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_20 = load i6 %upsam_buf_V_addr_44" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'upsam_buf_V_load_20' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 114 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_21 = load i6 %upsam_buf_V_addr_45" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'load' 'upsam_buf_V_load_21' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 3.07>
ST_7 : Operation 115 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 116 [1/1] (1.83ns)   --->   "%tmp_20 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'tmp_20' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln114 = add i6 %div15_i_udiv_cast1, i6 40" [decode.cpp:114]   --->   Operation 117 'add' 'add_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln114_20 = zext i6 %add_ln114" [decode.cpp:114]   --->   Operation 118 'zext' 'zext_ln114_20' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_36 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_20" [decode.cpp:114]   --->   Operation 119 'getelementptr' 'upsam_buf_V_addr_36' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_20, i6 %upsam_buf_V_addr_36" [decode.cpp:114]   --->   Operation 120 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 121 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 3.07>
ST_8 : Operation 122 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'write' 'write_ln174' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 123 [1/1] (1.83ns)   --->   "%tmp_21 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'read' 'tmp_21' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln114_4 = sext i5 %zext_ln114_17_cast" [decode.cpp:114]   --->   Operation 124 'sext' 'sext_ln114_4' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln114_21 = zext i6 %sext_ln114_4" [decode.cpp:114]   --->   Operation 125 'zext' 'zext_ln114_21' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_37 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_21" [decode.cpp:114]   --->   Operation 126 'getelementptr' 'upsam_buf_V_addr_37' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_21, i6 %upsam_buf_V_addr_37" [decode.cpp:114]   --->   Operation 127 'store' 'store_ln114' <Predicate = (!icmp_ln108 & !empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 128 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!icmp_ln108 & empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 9 <SV = 8> <Delay = 3.07>
ST_9 : Operation 129 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 129 'write' 'write_ln174' <Predicate = (!empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 130 [1/1] (1.83ns)   --->   "%tmp_22 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv5_out12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'tmp_22' <Predicate = (!empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln114_5 = sext i4 %xor_ln114" [decode.cpp:114]   --->   Operation 131 'sext' 'sext_ln114_5' <Predicate = (!empty_45)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln114_22 = zext i6 %sext_ln114_5" [decode.cpp:114]   --->   Operation 132 'zext' 'zext_ln114_22' <Predicate = (!empty_45)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_38 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln114_22" [decode.cpp:114]   --->   Operation 133 'getelementptr' 'upsam_buf_V_addr_38' <Predicate = (!empty_45)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (1.23ns)   --->   "%store_ln114 = store i32 %tmp_22, i6 %upsam_buf_V_addr_38" [decode.cpp:114]   --->   Operation 134 'store' 'store_ln114' <Predicate = (!empty_45)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 135 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 135 'write' 'write_ln174' <Predicate = (empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 10 <SV = 9> <Delay = 1.83>
ST_10 : Operation 136 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %tmp_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 136 'write' 'write_ln174' <Predicate = (!empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc.i.7" [decode.cpp:115]   --->   Operation 137 'br' 'br_ln115' <Predicate = (!empty_45)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'write' 'write_ln174' <Predicate = (empty_45)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln112 = br void %for.inc.i.7" [decode.cpp:112]   --->   Operation 139 'br' 'br_ln112' <Predicate = (empty_45)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.35ns)   --->   "%xor_ln116_1 = xor i4 %div15_i_udiv, i4 8" [decode.cpp:116]   --->   Operation 140 'xor' 'xor_ln116_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln116_5 = sext i4 %xor_ln116_1" [decode.cpp:116]   --->   Operation 141 'sext' 'sext_ln116_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln116_22 = zext i6 %sext_ln116_5" [decode.cpp:116]   --->   Operation 142 'zext' 'zext_ln116_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%upsam_buf_V_addr_46 = getelementptr i32 %upsam_buf5_V, i64 0, i64 %zext_ln116_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'getelementptr' 'upsam_buf_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [2/2] (1.23ns)   --->   "%upsam_buf_V_load_22 = load i6 %upsam_buf_V_addr_46" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'load' 'upsam_buf_V_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 3.07>
ST_11 : Operation 145 [1/2] (1.23ns)   --->   "%upsam_buf_V_load_22 = load i6 %upsam_buf_V_addr_46" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'load' 'upsam_buf_V_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 146 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp5_out13, i32 %upsam_buf_V_load_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln109 = br void %for.body9.i" [decode.cpp:109]   --->   Operation 147 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv5_out12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp5_out13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col               (alloca           ) [ 010000000000]
cona_row               (alloca           ) [ 010000000000]
indvar_flatten         (alloca           ) [ 010000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
upsam_buf5_V           (alloca           ) [ 011111111110]
store_ln108            (store            ) [ 000000000000]
store_ln108            (store            ) [ 000000000000]
store_ln108            (store            ) [ 000000000000]
br_ln108               (br               ) [ 000000000000]
indvar_flatten_load    (load             ) [ 000000000000]
icmp_ln108             (icmp             ) [ 011111111000]
add_ln108              (add              ) [ 000000000000]
br_ln108               (br               ) [ 000000000000]
cona_col_load          (load             ) [ 000000000000]
cona_row_load          (load             ) [ 000000000000]
icmp_ln109             (icmp             ) [ 000000000000]
select_ln108           (select           ) [ 000000000000]
add_ln108_2            (add              ) [ 000000000000]
select_ln108_2         (select           ) [ 000000000000]
trunc_ln108            (trunc            ) [ 000000000000]
trunc_ln109            (trunc            ) [ 000000000000]
div15_i_udiv           (partselect       ) [ 011111111110]
div15_i_udiv_cast_cast (partselect       ) [ 001100000000]
empty_45               (or               ) [ 011111111110]
br_ln112               (br               ) [ 000000000000]
cona_col_2             (add              ) [ 000000000000]
store_ln109            (store            ) [ 000000000000]
store_ln109            (store            ) [ 000000000000]
store_ln109            (store            ) [ 000000000000]
tmp                    (read             ) [ 000110000000]
zext_ln114             (zext             ) [ 000000000000]
upsam_buf_V_addr       (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
zext_ln116             (zext             ) [ 000000000000]
upsam_buf_V_addr_39    (getelementptr    ) [ 000100000000]
tmp_16                 (read             ) [ 000011000000]
zext_ln114_16_cast     (bitconcatenate   ) [ 000000000000]
zext_ln114_16          (zext             ) [ 000000000000]
upsam_buf_V_addr_32    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
upsam_buf_V_load       (load             ) [ 000010000000]
zext_ln116_16_cast     (bitconcatenate   ) [ 000000000000]
zext_ln116_16          (zext             ) [ 000000000000]
upsam_buf_V_addr_40    (getelementptr    ) [ 000010000000]
zext_ln116_17_cast     (bitconcatenate   ) [ 000011000000]
zext_ln116_17          (zext             ) [ 000000000000]
upsam_buf_V_addr_41    (getelementptr    ) [ 000010000000]
write_ln174            (write            ) [ 000000000000]
tmp_17                 (read             ) [ 000001100000]
zext_ln114_17_cast     (bitconcatenate   ) [ 000001111000]
zext_ln114_17          (zext             ) [ 000000000000]
upsam_buf_V_addr_33    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
upsam_buf_V_load_16    (load             ) [ 000001000000]
upsam_buf_V_load_17    (load             ) [ 000001100000]
xor_ln116              (xor              ) [ 000000000000]
sext_ln116             (sext             ) [ 000000000000]
zext_ln116_18          (zext             ) [ 000000000000]
upsam_buf_V_addr_42    (getelementptr    ) [ 000001000000]
zext_ln116_19_cast     (bitconcatenate   ) [ 000000000000]
zext_ln116_19          (zext             ) [ 000000000000]
upsam_buf_V_addr_43    (getelementptr    ) [ 000001000000]
specloopname_ln0       (specloopname     ) [ 000000000000]
empty                  (speclooptripcount) [ 000000000000]
specpipeline_ln110     (specpipeline     ) [ 000000000000]
specloopname_ln109     (specloopname     ) [ 000000000000]
div15_i_udiv_cast1     (zext             ) [ 000000110000]
write_ln174            (write            ) [ 000000000000]
tmp_18                 (read             ) [ 000000110000]
xor_ln114              (xor              ) [ 010000111100]
sext_ln114             (sext             ) [ 000000000000]
zext_ln114_18          (zext             ) [ 000000000000]
upsam_buf_V_addr_34    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
upsam_buf_V_load_18    (load             ) [ 000000110000]
upsam_buf_V_load_19    (load             ) [ 000000111000]
add_ln116              (add              ) [ 000000000000]
zext_ln116_20          (zext             ) [ 000000000000]
upsam_buf_V_addr_44    (getelementptr    ) [ 000000100000]
sext_ln116_4           (sext             ) [ 000000000000]
zext_ln116_21          (zext             ) [ 000000000000]
upsam_buf_V_addr_45    (getelementptr    ) [ 000000100000]
write_ln174            (write            ) [ 000000000000]
tmp_19                 (read             ) [ 000000011000]
zext_ln114_19_cast     (bitconcatenate   ) [ 000000000000]
zext_ln114_19          (zext             ) [ 000000000000]
upsam_buf_V_addr_35    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
upsam_buf_V_load_20    (load             ) [ 010000011100]
upsam_buf_V_load_21    (load             ) [ 011000011110]
write_ln174            (write            ) [ 000000000000]
tmp_20                 (read             ) [ 010000001100]
add_ln114              (add              ) [ 000000000000]
zext_ln114_20          (zext             ) [ 000000000000]
upsam_buf_V_addr_36    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
tmp_21                 (read             ) [ 011000000110]
sext_ln114_4           (sext             ) [ 000000000000]
zext_ln114_21          (zext             ) [ 000000000000]
upsam_buf_V_addr_37    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
tmp_22                 (read             ) [ 000000000000]
sext_ln114_5           (sext             ) [ 000000000000]
zext_ln114_22          (zext             ) [ 000000000000]
upsam_buf_V_addr_38    (getelementptr    ) [ 000000000000]
store_ln114            (store            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
br_ln115               (br               ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
br_ln112               (br               ) [ 000000000000]
xor_ln116_1            (xor              ) [ 000000000000]
sext_ln116_5           (sext             ) [ 000000000000]
zext_ln116_22          (zext             ) [ 000000000000]
upsam_buf_V_addr_46    (getelementptr    ) [ 000100000001]
upsam_buf_V_load_22    (load             ) [ 000000000000]
write_ln174            (write            ) [ 000000000000]
br_ln109               (br               ) [ 000000000000]
ret_ln155              (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv5_out12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_out12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsamp5_out13">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp5_out13"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="cona_col_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cona_row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="upsam_buf5_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="upsam_buf5_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 tmp_16/3 tmp_17/4 tmp_18/5 tmp_19/6 tmp_20/7 tmp_21/8 tmp_22/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/4 write_ln174/5 write_ln174/5 write_ln174/6 write_ln174/6 write_ln174/7 write_ln174/7 write_ln174/8 write_ln174/8 write_ln174/9 write_ln174/9 write_ln174/10 write_ln174/10 write_ln174/11 "/>
</bind>
</comp>

<comp id="99" class="1004" name="upsam_buf_V_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="6" slack="0"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
<pin id="128" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln114/2 upsam_buf_V_load/2 store_ln114/3 upsam_buf_V_load_16/3 upsam_buf_V_load_17/3 store_ln114/4 upsam_buf_V_load_18/4 upsam_buf_V_load_19/4 store_ln114/5 upsam_buf_V_load_20/5 upsam_buf_V_load_21/5 store_ln114/6 store_ln114/7 store_ln114/8 store_ln114/9 upsam_buf_V_load_22/10 "/>
</bind>
</comp>

<comp id="112" class="1004" name="upsam_buf_V_addr_39_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_39/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="upsam_buf_V_addr_32_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_32/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="upsam_buf_V_addr_40_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_40/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="upsam_buf_V_addr_41_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_41/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="upsam_buf_V_addr_33_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_33/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="upsam_buf_V_addr_42_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="5" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_42/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="upsam_buf_V_addr_43_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_43/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="upsam_buf_V_addr_34_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_34/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="upsam_buf_V_addr_44_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_44/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="upsam_buf_V_addr_45_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_45/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="upsam_buf_V_addr_35_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_35/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="upsam_buf_V_addr_36_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_36/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="upsam_buf_V_addr_37_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_37/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="upsam_buf_V_addr_38_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_38/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="upsam_buf_V_addr_46_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_V_addr_46/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="3"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116/4 xor_ln114/5 xor_ln116_1/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="6" slack="0"/>
<pin id="231" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/5 add_ln114/7 "/>
</bind>
</comp>

<comp id="233" class="1005" name="reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2"/>
<pin id="235" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp tmp_17 tmp_19 tmp_21 "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="2"/>
<pin id="240" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 tmp_18 tmp_20 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load upsam_buf_V_load_16 upsam_buf_V_load_18 "/>
</bind>
</comp>

<comp id="248" class="1005" name="reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="2"/>
<pin id="250" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_17 upsam_buf_V_load_20 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln108_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln108_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln108_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten_load_load_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln108_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="0"/>
<pin id="273" dir="0" index="1" bw="9" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln108_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="cona_col_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="cona_row_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln109_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln108_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln108_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="5" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_2/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln108_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_2/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln108_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln108/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="trunc_ln109_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln109/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="div15_i_udiv_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="0" index="3" bw="4" slack="0"/>
<pin id="330" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="div15_i_udiv_cast_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="5" slack="0"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="3" slack="0"/>
<pin id="340" dir="1" index="4" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div15_i_udiv_cast_cast/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="empty_45_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_45/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="cona_col_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_2/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln109_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln109_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="5" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln109_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln114_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="zext_ln116_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln114_16_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="3" slack="2"/>
<pin id="384" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln114_16_cast/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln114_16_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_16/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln116_16_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="2"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln116_16_cast/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln116_16_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_16/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln116_17_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="4" slack="2"/>
<pin id="408" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln116_17_cast/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln116_17_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_17/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln114_17_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="4" slack="3"/>
<pin id="420" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln114_17_cast/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln114_17_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_17/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln116_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="zext_ln116_18_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_18/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln116_19_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="0" index="1" bw="2" slack="0"/>
<pin id="440" dir="0" index="2" bw="4" slack="3"/>
<pin id="441" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln116_19_cast/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln116_19_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_19/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="div15_i_udiv_cast1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="4"/>
<pin id="451" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="div15_i_udiv_cast1/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln114_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114/5 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln114_18_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_18/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln116_20_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_20/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln116_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="2"/>
<pin id="469" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_4/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln116_21_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_21/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln114_19_cast_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="0" index="2" bw="4" slack="5"/>
<pin id="479" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln114_19_cast/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln114_19_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_19/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln114_20_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_20/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln114_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="4"/>
<pin id="494" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_4/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln114_21_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_21/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln114_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="4"/>
<pin id="502" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln114_5/9 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln114_22_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="4" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_22/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln116_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_5/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln116_22_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_22/10 "/>
</bind>
</comp>

<comp id="517" class="1005" name="cona_col_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="5" slack="0"/>
<pin id="519" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="524" class="1005" name="cona_row_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="531" class="1005" name="indvar_flatten_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="0"/>
<pin id="533" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln108_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln108 "/>
</bind>
</comp>

<comp id="542" class="1005" name="div15_i_udiv_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="1"/>
<pin id="544" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="div15_i_udiv "/>
</bind>
</comp>

<comp id="554" class="1005" name="div15_i_udiv_cast_cast_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="2"/>
<pin id="556" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast_cast "/>
</bind>
</comp>

<comp id="560" class="1005" name="empty_45_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="564" class="1005" name="upsam_buf_V_addr_39_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="1"/>
<pin id="566" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_39 "/>
</bind>
</comp>

<comp id="569" class="1005" name="upsam_buf_V_addr_40_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="1"/>
<pin id="571" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_40 "/>
</bind>
</comp>

<comp id="574" class="1005" name="zext_ln116_17_cast_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="2"/>
<pin id="576" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln116_17_cast "/>
</bind>
</comp>

<comp id="579" class="1005" name="upsam_buf_V_addr_41_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="1"/>
<pin id="581" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_41 "/>
</bind>
</comp>

<comp id="584" class="1005" name="zext_ln114_17_cast_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="4"/>
<pin id="586" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln114_17_cast "/>
</bind>
</comp>

<comp id="589" class="1005" name="upsam_buf_V_addr_42_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="1"/>
<pin id="591" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_42 "/>
</bind>
</comp>

<comp id="594" class="1005" name="upsam_buf_V_addr_43_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="1"/>
<pin id="596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_43 "/>
</bind>
</comp>

<comp id="599" class="1005" name="div15_i_udiv_cast1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="2"/>
<pin id="601" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="div15_i_udiv_cast1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="xor_ln114_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="4" slack="4"/>
<pin id="606" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln114 "/>
</bind>
</comp>

<comp id="609" class="1005" name="upsam_buf_V_load_19_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="3"/>
<pin id="611" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_19 "/>
</bind>
</comp>

<comp id="614" class="1005" name="upsam_buf_V_addr_44_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="1"/>
<pin id="616" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_44 "/>
</bind>
</comp>

<comp id="619" class="1005" name="upsam_buf_V_addr_45_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="1"/>
<pin id="621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_45 "/>
</bind>
</comp>

<comp id="624" class="1005" name="upsam_buf_V_load_21_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="4"/>
<pin id="626" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="upsam_buf_V_load_21 "/>
</bind>
</comp>

<comp id="629" class="1005" name="upsam_buf_V_addr_46_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="6" slack="1"/>
<pin id="631" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_V_addr_46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="86" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="86" pin="2"/><net_sink comp="105" pin=4"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="138" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="151"><net_src comp="145" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="207"><net_src comp="201" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="105" pin="7"/><net_sink comp="92" pin=2"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="86" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="241"><net_src comp="86" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="246"><net_src comp="105" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="251"><net_src comp="105" pin="7"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="22" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="24" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="20" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="283" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="286" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="289" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="286" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="295" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="30" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="295" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="4" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="295" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="36" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="349"><net_src comp="321" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="317" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="295" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="28" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="277" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="309" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="351" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="372" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="379"><net_src comp="376" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="44" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="397"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="409"><net_src comp="46" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="431"><net_src comp="223" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="456"><net_src comp="223" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="465"><net_src comp="228" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="480"><net_src comp="52" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="490"><net_src comp="228" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="511"><net_src comp="223" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="520"><net_src comp="70" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="527"><net_src comp="74" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="534"><net_src comp="78" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="537"><net_src comp="531" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="541"><net_src comp="271" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="325" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="548"><net_src comp="542" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="549"><net_src comp="542" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="550"><net_src comp="542" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="553"><net_src comp="542" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="557"><net_src comp="335" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="563"><net_src comp="345" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="112" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="572"><net_src comp="131" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="577"><net_src comp="404" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="582"><net_src comp="138" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="587"><net_src comp="416" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="592"><net_src comp="152" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="597"><net_src comp="159" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="602"><net_src comp="449" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="607"><net_src comp="223" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="612"><net_src comp="105" pin="7"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="617"><net_src comp="173" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="622"><net_src comp="180" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="627"><net_src comp="105" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="632"><net_src comp="215" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="105" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsamp5_out13 | {4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: upsamp5 : conv5_out12 | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln108 : 1
		store_ln108 : 1
		store_ln108 : 1
		indvar_flatten_load : 1
		icmp_ln108 : 2
		add_ln108 : 2
		br_ln108 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln109 : 2
		select_ln108 : 3
		add_ln108_2 : 2
		select_ln108_2 : 3
		trunc_ln108 : 4
		trunc_ln109 : 4
		div15_i_udiv : 4
		div15_i_udiv_cast_cast : 4
		empty_45 : 5
		br_ln112 : 5
		cona_col_2 : 4
		store_ln109 : 3
		store_ln109 : 4
		store_ln109 : 5
	State 2
		upsam_buf_V_addr : 1
		store_ln114 : 2
		upsam_buf_V_addr_39 : 1
		upsam_buf_V_load : 2
	State 3
		zext_ln114_16 : 1
		upsam_buf_V_addr_32 : 2
		store_ln114 : 3
		zext_ln116_16 : 1
		upsam_buf_V_addr_40 : 2
		upsam_buf_V_load_16 : 3
		zext_ln116_17 : 1
		upsam_buf_V_addr_41 : 2
		upsam_buf_V_load_17 : 3
	State 4
		zext_ln114_17 : 1
		upsam_buf_V_addr_33 : 2
		store_ln114 : 3
		zext_ln116_18 : 1
		upsam_buf_V_addr_42 : 2
		upsam_buf_V_load_18 : 3
		zext_ln116_19 : 1
		upsam_buf_V_addr_43 : 2
		upsam_buf_V_load_19 : 3
	State 5
		zext_ln114_18 : 1
		upsam_buf_V_addr_34 : 2
		store_ln114 : 3
		add_ln116 : 1
		zext_ln116_20 : 2
		upsam_buf_V_addr_44 : 3
		upsam_buf_V_load_20 : 4
		zext_ln116_21 : 1
		upsam_buf_V_addr_45 : 2
		upsam_buf_V_load_21 : 3
	State 6
		zext_ln114_19 : 1
		upsam_buf_V_addr_35 : 2
		store_ln114 : 3
	State 7
		zext_ln114_20 : 1
		upsam_buf_V_addr_36 : 2
		store_ln114 : 3
	State 8
		zext_ln114_21 : 1
		upsam_buf_V_addr_37 : 2
		store_ln114 : 3
	State 9
		zext_ln114_22 : 1
		upsam_buf_V_addr_38 : 2
		store_ln114 : 3
	State 10
		zext_ln116_22 : 1
		upsam_buf_V_addr_46 : 2
		upsam_buf_V_load_22 : 3
	State 11
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_228          |    0    |    13   |
|    add   |        add_ln108_fu_277       |    0    |    16   |
|          |       add_ln108_2_fu_303      |    0    |    12   |
|          |       cona_col_2_fu_351       |    0    |    12   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln108_fu_271       |    0    |    11   |
|          |       icmp_ln109_fu_289       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln108_fu_295      |    0    |    5    |
|          |     select_ln108_2_fu_309     |    0    |    5    |
|----------|-------------------------------|---------|---------|
|    xor   |           grp_fu_223          |    0    |    4    |
|----------|-------------------------------|---------|---------|
|    or    |        empty_45_fu_345        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |         grp_read_fu_86        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_92        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln108_fu_317      |    0    |    0    |
|          |       trunc_ln109_fu_321      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|      div15_i_udiv_fu_325      |    0    |    0    |
|          | div15_i_udiv_cast_cast_fu_335 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln114_fu_372       |    0    |    0    |
|          |       zext_ln116_fu_376       |    0    |    0    |
|          |      zext_ln114_16_fu_387     |    0    |    0    |
|          |      zext_ln116_16_fu_399     |    0    |    0    |
|          |      zext_ln116_17_fu_411     |    0    |    0    |
|          |      zext_ln114_17_fu_423     |    0    |    0    |
|          |      zext_ln116_18_fu_432     |    0    |    0    |
|          |      zext_ln116_19_fu_444     |    0    |    0    |
|   zext   |   div15_i_udiv_cast1_fu_449   |    0    |    0    |
|          |      zext_ln114_18_fu_457     |    0    |    0    |
|          |      zext_ln116_20_fu_462     |    0    |    0    |
|          |      zext_ln116_21_fu_470     |    0    |    0    |
|          |      zext_ln114_19_fu_482     |    0    |    0    |
|          |      zext_ln114_20_fu_487     |    0    |    0    |
|          |      zext_ln114_21_fu_495     |    0    |    0    |
|          |      zext_ln114_22_fu_503     |    0    |    0    |
|          |      zext_ln116_22_fu_512     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   zext_ln114_16_cast_fu_380   |    0    |    0    |
|          |   zext_ln116_16_cast_fu_392   |    0    |    0    |
|bitconcatenate|   zext_ln116_17_cast_fu_404   |    0    |    0    |
|          |   zext_ln114_17_cast_fu_416   |    0    |    0    |
|          |   zext_ln116_19_cast_fu_437   |    0    |    0    |
|          |   zext_ln114_19_cast_fu_475   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       sext_ln116_fu_428       |    0    |    0    |
|          |       sext_ln114_fu_453       |    0    |    0    |
|   sext   |      sext_ln116_4_fu_467      |    0    |    0    |
|          |      sext_ln114_4_fu_492      |    0    |    0    |
|          |      sext_ln114_5_fu_500      |    0    |    0    |
|          |      sext_ln116_5_fu_508      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    89   |
|----------|-------------------------------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|upsam_buf5_V|    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    2   |    0   |    0   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       cona_col_reg_517       |    5   |
|       cona_row_reg_524       |    5   |
|  div15_i_udiv_cast1_reg_599  |    6   |
|div15_i_udiv_cast_cast_reg_554|    3   |
|     div15_i_udiv_reg_542     |    4   |
|       empty_45_reg_560       |    1   |
|      icmp_ln108_reg_538      |    1   |
|    indvar_flatten_reg_531    |    9   |
|            reg_233           |   32   |
|            reg_238           |   32   |
|            reg_243           |   32   |
|            reg_248           |   32   |
|  upsam_buf_V_addr_39_reg_564 |    6   |
|  upsam_buf_V_addr_40_reg_569 |    6   |
|  upsam_buf_V_addr_41_reg_579 |    6   |
|  upsam_buf_V_addr_42_reg_589 |    6   |
|  upsam_buf_V_addr_43_reg_594 |    6   |
|  upsam_buf_V_addr_44_reg_614 |    6   |
|  upsam_buf_V_addr_45_reg_619 |    6   |
|  upsam_buf_V_addr_46_reg_629 |    6   |
|  upsam_buf_V_load_19_reg_609 |   32   |
|  upsam_buf_V_load_21_reg_624 |   32   |
|       xor_ln114_reg_604      |    4   |
|  zext_ln114_17_cast_reg_584  |    5   |
|  zext_ln116_17_cast_reg_574  |    5   |
+------------------------------+--------+
|             Total            |   288  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92  |  p2  |   7  |  32  |   224  ||    37   |
| grp_access_fu_105 |  p0  |  12  |   6  |   72   ||    65   |
| grp_access_fu_105 |  p2  |  12  |   0  |    0   ||    65   |
|     grp_fu_228    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  ||  2.545  ||   176   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   89   |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   176  |    -   |
|  Register |    -   |    -   |   288  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   288  |   265  |    0   |
+-----------+--------+--------+--------+--------+--------+
