// Seed: 4180751042
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3
);
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5
);
  logic id_7 = 1;
  always @(posedge 1 or id_5) begin : LABEL_0
    id_0 <= id_7;
    id_7#(.id_7(-1 + 1)) <= 1;
    id_0 <= id_5;
  end
  wire id_8, id_9;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
