C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/simprims_ver
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap simprims_ver C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/simprims_ver
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog -source +define+XIL_TIMING -work simprims_ver -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog -source +define+XIL_TIMING -sv -svinputport=relaxed -work simprims_ver -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/simprims_ver/.cxl.systemverilog.simprim.simprims_ver.nt64.cmf
