Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:27:10 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : bgm
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.136ns  (required time - arrival time)
  Source:                 x8_mul/u5/prod_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x8_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 2.257ns (41.292%)  route 3.209ns (58.708%))
  Logic Levels:           19  (CARRY8=5 LUT3=1 LUT4=1 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.353ns = ( 7.853 - 5.500 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.767ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.700ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        2.081     3.028    x8_mul/u5/clock_IBUF_BUFG
    SLICE_X28Y178                                                     r  x8_mul/u5/prod_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y178        FDRE (Prop_FDRE_C_Q)         0.102     3.130 r  x8_mul/u5/prod_reg[3]/Q
                         net (fo=11, routed)          0.347     3.477    x8_mul/u5/fract_denorm[3]
    SLICE_X28Y179                                                     r  x8_mul/u5/shift_out_reg[0]_i_33__7/I3
    SLICE_X28Y179        LUT6 (Prop_LUT6_I3_O)        0.163     3.640 r  x8_mul/u5/shift_out_reg[0]_i_33__7/O
                         net (fo=1, routed)           0.171     3.811    x8_mul/u5/n_44_shift_out_reg[0]_i_33__7
    SLICE_X28Y180                                                     r  x8_mul/u5/shift_out_reg[0]_i_21__7/I2
    SLICE_X28Y180        LUT6 (Prop_LUT6_I2_O)        0.101     3.912 r  x8_mul/u5/shift_out_reg[0]_i_21__7/O
                         net (fo=1, routed)           0.134     4.046    x8_mul/u5/n_44_shift_out_reg[0]_i_21__7
    SLICE_X28Y179                                                     r  x8_mul/u5/shift_out_reg[0]_i_8__7/I2
    SLICE_X28Y179        LUT5 (Prop_LUT5_I2_O)        0.163     4.209 r  x8_mul/u5/shift_out_reg[0]_i_8__7/O
                         net (fo=2, routed)           0.244     4.453    x8_mul/u5/n_44_shift_out_reg[0]_i_8__7
    SLICE_X27Y180                                                     r  x8_mul/u5/out_o1[29]_i_30__7/I1
    SLICE_X27Y180        LUT5 (Prop_LUT5_I1_O)        0.115     4.568 r  x8_mul/u5/out_o1[29]_i_30__7/O
                         net (fo=1, routed)           0.130     4.698    x8_mul/u5/n_44_out_o1[29]_i_30__7
    SLICE_X25Y180                                                     r  x8_mul/u5/out_o1[29]_i_27__10/I0
    SLICE_X25Y180        LUT5 (Prop_LUT5_I0_O)        0.035     4.733 f  x8_mul/u5/out_o1[29]_i_27__10/O
                         net (fo=2, routed)           0.190     4.923    x8_mul/u5/n_44_out_o1[29]_i_27__10
    SLICE_X24Y181                                                     f  x8_mul/u5/out_o1[29]_i_24__10/I4
    SLICE_X24Y181        LUT5 (Prop_LUT5_I4_O)        0.037     4.960 r  x8_mul/u5/out_o1[29]_i_24__10/O
                         net (fo=2, routed)           0.131     5.091    x8_mul/u5/n_44_out_o1[29]_i_24__10
    SLICE_X25Y181                                                     r  x8_mul/u5/out_o1[29]_i_11__10/I0
    SLICE_X25Y181        LUT3 (Prop_LUT3_I0_O)        0.034     5.125 r  x8_mul/u5/out_o1[29]_i_11__10/O
                         net (fo=2, routed)           0.376     5.501    x8_mul/u5/n_44_out_o1[29]_i_11__10
    SLICE_X23Y180                                                     r  x8_mul/u5/out_o1_reg[29]_i_8__7/DI[5]
    SLICE_X23Y180        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     5.679 r  x8_mul/u5/out_o1_reg[29]_i_8__7/CO[7]
                         net (fo=1, routed)           0.000     5.679    x8_mul/u5/n_44_out_o1_reg[29]_i_8__7
    SLICE_X23Y181                                                     r  x8_mul/u5/shift_out_reg[47]_i_33__10/CI
    SLICE_X23Y181        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.784 f  x8_mul/u5/shift_out_reg[47]_i_33__10/O[0]
                         net (fo=5, routed)           0.178     5.962    x8_mul/u5/u4/exp_next_mi[8]
    SLICE_X23Y179                                                     f  x8_mul/u5/out_o1[29]_i_9__7/I0
    SLICE_X23Y179        LUT6 (Prop_LUT6_I0_O)        0.062     6.024 f  x8_mul/u5/out_o1[29]_i_9__7/O
                         net (fo=11, routed)          0.346     6.370    x8_mul/u5/n_44_out_o1[29]_i_9__7
    SLICE_X27Y173                                                     f  x8_mul/u5/shift_out_reg[47]_i_35__10/I2
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.062     6.432 f  x8_mul/u5/shift_out_reg[47]_i_35__10/O
                         net (fo=6, routed)           0.056     6.488    x8_mul/u5/n_44_shift_out_reg[47]_i_35__10
    SLICE_X27Y173                                                     f  x8_mul/u5/out_o1[0]_i_14__7/I2
    SLICE_X27Y173        LUT6 (Prop_LUT6_I2_O)        0.115     6.603 r  x8_mul/u5/out_o1[0]_i_14__7/O
                         net (fo=2, routed)           0.127     6.730    x8_mul/u5/n_44_out_o1[0]_i_14__7
    SLICE_X27Y171                                                     r  x8_mul/u5/out_o1[0]_i_3__11/I3
    SLICE_X27Y171        LUT4 (Prop_LUT4_I3_O)        0.062     6.792 r  x8_mul/u5/out_o1[0]_i_3__11/O
                         net (fo=2, routed)           0.173     6.965    x8_mul/u4/u7/p_0_in51_in[0]
    SLICE_X26Y171                                                     r  x8_mul/u4/u7/out_o1_reg[0]_i_4__7/DI[0]
    SLICE_X26Y171        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.295 r  x8_mul/u4/u7/out_o1_reg[0]_i_4__7/CO[7]
                         net (fo=1, routed)           0.000     7.295    x8_mul/u4/u7/n_44_out_o1_reg[0]_i_4__7
    SLICE_X26Y172                                                     r  x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CI
    SLICE_X26Y172        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.338 r  x8_mul/u4/u7/out_o1_reg[15]_i_3__7/CO[7]
                         net (fo=1, routed)           0.000     7.338    x8_mul/u4/u7/n_44_out_o1_reg[15]_i_3__7
    SLICE_X26Y173                                                     r  x8_mul/u4/u7/out_o1_reg[25]_i_2__7/CI
    SLICE_X26Y173        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.520 r  x8_mul/u4/u7/out_o1_reg[25]_i_2__7/O[7]
                         net (fo=13, routed)          0.218     7.738    x8_mul/u5/fract_out_pl1[1]
    SLICE_X24Y173                                                     r  x8_mul/u5/out_o1[21]_i_6__10/I1
    SLICE_X24Y173        LUT6 (Prop_LUT6_I1_O)        0.101     7.839 r  x8_mul/u5/out_o1[21]_i_6__10/O
                         net (fo=22, routed)          0.291     8.130    x8_mul/u5/n_44_out_o1[21]_i_6__10
    SLICE_X22Y172                                                     r  x8_mul/u5/out_o1[0]_i_5__15/I3
    SLICE_X22Y172        LUT5 (Prop_LUT5_I3_O)        0.152     8.282 r  x8_mul/u5/out_o1[0]_i_5__15/O
                         net (fo=1, routed)           0.057     8.339    x8_mul/u5/n_44_out_o1[0]_i_5__15
    SLICE_X22Y172                                                     r  x8_mul/u5/out_o1[0]_i_1__10/I4
    SLICE_X22Y172        LUT6 (Prop_LUT6_I4_O)        0.115     8.454 r  x8_mul/u5/out_o1[0]_i_1__10/O
                         net (fo=1, routed)           0.040     8.494    x8_mul/n_178_u5
    SLICE_X22Y172        FDRE                                         r  x8_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.781     7.853    x8_mul/clock_IBUF_BUFG
    SLICE_X22Y172                                                     r  x8_mul/out_o1_reg[0]/C
                         clock pessimism              0.492     8.345    
                         clock uncertainty           -0.035     8.310    
    SLICE_X22Y172        FDRE (Setup_FDRE_C_D)        0.047     8.357    x8_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                 -0.136    

Slack (VIOLATED) :        -0.115ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x9_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 2.009ns (36.159%)  route 3.547ns (63.841%))
  Logic Levels:           18  (CARRY8=4 LUT3=1 LUT4=2 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.352ns = ( 7.852 - 5.500 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.767ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.700ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.970     2.917    x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X1Y63                                                     r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[6])
                                                      0.256     3.173 r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=11, routed)          0.347     3.520    x9_mul/u5/fract_denorm[23]
    SLICE_X9Y159                                                      r  x9_mul/u5/shift_out_reg[0]_i_31__8/I2
    SLICE_X9Y159         LUT6 (Prop_LUT6_I2_O)        0.163     3.683 r  x9_mul/u5/shift_out_reg[0]_i_31__8/O
                         net (fo=2, routed)           0.132     3.815    x9_mul/u5/n_44_shift_out_reg[0]_i_31__8
    SLICE_X10Y159                                                     r  x9_mul/u5/shift_out_reg[0]_i_23__8/I3
    SLICE_X10Y159        LUT6 (Prop_LUT6_I3_O)        0.064     3.879 r  x9_mul/u5/shift_out_reg[0]_i_23__8/O
                         net (fo=1, routed)           0.253     4.132    x9_mul/u5/n_44_shift_out_reg[0]_i_23__8
    SLICE_X9Y158                                                      r  x9_mul/u5/shift_out_reg[0]_i_8__8/I4
    SLICE_X9Y158         LUT5 (Prop_LUT5_I4_O)        0.062     4.194 r  x9_mul/u5/shift_out_reg[0]_i_8__8/O
                         net (fo=2, routed)           0.293     4.487    x9_mul/u5/n_44_shift_out_reg[0]_i_8__8
    SLICE_X12Y161                                                     r  x9_mul/u5/out_o1[29]_i_30__8/I1
    SLICE_X12Y161        LUT5 (Prop_LUT5_I1_O)        0.036     4.523 r  x9_mul/u5/out_o1[29]_i_30__8/O
                         net (fo=1, routed)           0.118     4.641    x9_mul/u5/n_44_out_o1[29]_i_30__8
    SLICE_X12Y162                                                     r  x9_mul/u5/out_o1[29]_i_27__15/I0
    SLICE_X12Y162        LUT5 (Prop_LUT5_I0_O)        0.035     4.676 f  x9_mul/u5/out_o1[29]_i_27__15/O
                         net (fo=2, routed)           0.175     4.851    x9_mul/u5/n_44_out_o1[29]_i_27__15
    SLICE_X12Y161                                                     f  x9_mul/u5/out_o1[29]_i_24__15/I4
    SLICE_X12Y161        LUT5 (Prop_LUT5_I4_O)        0.101     4.952 r  x9_mul/u5/out_o1[29]_i_24__15/O
                         net (fo=2, routed)           0.186     5.138    x9_mul/u5/n_44_out_o1[29]_i_24__15
    SLICE_X11Y160                                                     r  x9_mul/u5/out_o1[29]_i_11__15/I0
    SLICE_X11Y160        LUT3 (Prop_LUT3_I0_O)        0.035     5.173 r  x9_mul/u5/out_o1[29]_i_11__15/O
                         net (fo=2, routed)           0.247     5.420    x9_mul/u5/n_44_out_o1[29]_i_11__15
    SLICE_X12Y160                                                     r  x9_mul/u5/out_o1_reg[29]_i_8__8/DI[5]
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.605 r  x9_mul/u5/out_o1_reg[29]_i_8__8/O[6]
                         net (fo=2, routed)           0.250     5.855    x9_mul/u5/n_53_out_o1_reg[29]_i_8__8
    SLICE_X12Y164                                                     r  x9_mul/u5/out_o1[0]_i_35__8/I0
    SLICE_X12Y164        LUT6 (Prop_LUT6_I0_O)        0.063     5.918 r  x9_mul/u5/out_o1[0]_i_35__8/O
                         net (fo=3, routed)           0.138     6.056    x9_mul/u5/n_44_out_o1[0]_i_35__8
    SLICE_X12Y162                                                     r  x9_mul/u5/shift_out_reg[47]_i_35__15/I3
    SLICE_X12Y162        LUT6 (Prop_LUT6_I3_O)        0.163     6.219 f  x9_mul/u5/shift_out_reg[47]_i_35__15/O
                         net (fo=6, routed)           0.264     6.483    x9_mul/u5/n_44_shift_out_reg[47]_i_35__15
    SLICE_X12Y166                                                     f  x9_mul/u5/out_o1[0]_i_14__8/I2
    SLICE_X12Y166        LUT6 (Prop_LUT6_I2_O)        0.035     6.518 r  x9_mul/u5/out_o1[0]_i_14__8/O
                         net (fo=2, routed)           0.120     6.638    x9_mul/u5/n_44_out_o1[0]_i_14__8
    SLICE_X12Y168                                                     r  x9_mul/u5/out_o1[0]_i_3__15/I3
    SLICE_X12Y168        LUT4 (Prop_LUT4_I3_O)        0.035     6.673 r  x9_mul/u5/out_o1[0]_i_3__15/O
                         net (fo=2, routed)           0.285     6.958    x9_mul/u4/u7/p_0_in51_in[0]
    SLICE_X13Y167                                                     r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/DI[0]
    SLICE_X13Y167        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.288 r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/CO[7]
                         net (fo=1, routed)           0.000     7.288    x9_mul/u4/u7/n_44_out_o1_reg[0]_i_4__8
    SLICE_X13Y168                                                     r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CI
    SLICE_X13Y168        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.331 r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CO[7]
                         net (fo=1, routed)           0.000     7.331    x9_mul/u4/u7/n_44_out_o1_reg[15]_i_3__8
    SLICE_X13Y169                                                     r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/CI
    SLICE_X13Y169        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.513 f  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/O[7]
                         net (fo=13, routed)          0.338     7.851    x9_mul/u0/fract_out_pl1[0]
    SLICE_X14Y166                                                     f  x9_mul/u0/out_o1[29]_i_5__17/I1
    SLICE_X14Y166        LUT4 (Prop_LUT4_I1_O)        0.084     7.935 r  x9_mul/u0/out_o1[29]_i_5__17/O
                         net (fo=4, routed)           0.188     8.123    x9_mul/u5/I6
    SLICE_X15Y166                                                     r  x9_mul/u5/out_o1[22]_i_4__8/I1
    SLICE_X15Y166        LUT6 (Prop_LUT6_I1_O)        0.102     8.225 r  x9_mul/u5/out_o1[22]_i_4__8/O
                         net (fo=1, routed)           0.172     8.397    x9_mul/u0/I10
    SLICE_X14Y166                                                     r  x9_mul/u0/out_o1[22]_i_1__15/I3
    SLICE_X14Y166        LUT5 (Prop_LUT5_I3_O)        0.035     8.432 r  x9_mul/u0/out_o1[22]_i_1__15/O
                         net (fo=1, routed)           0.041     8.473    x9_mul/n_51_u0
    SLICE_X14Y166        FDRE                                         r  x9_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.780     7.852    x9_mul/clock_IBUF_BUFG
    SLICE_X14Y166                                                     r  x9_mul/out_o1_reg[22]/C
                         clock pessimism              0.494     8.346    
                         clock uncertainty           -0.035     8.310    
    SLICE_X14Y166        FDRE (Setup_FDRE_C_D)        0.047     8.357    x9_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                 -0.115    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 a6_add/fract_out_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a6_add/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.277ns (41.536%)  route 3.205ns (58.464%))
  Logic Levels:           18  (CARRY8=5 LUT3=1 LUT4=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 7.840 - 5.500 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.018ns (routing 0.767ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.768ns (routing 0.700ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        2.018     2.965    a6_add/clock_IBUF_BUFG
    SLICE_X18Y163                                                     r  a6_add/fract_out_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y163        FDRE (Prop_FDRE_C_Q)         0.102     3.067 r  a6_add/fract_out_q_reg[13]/Q
                         net (fo=10, routed)          0.285     3.352    a6_add/u4/u7/Q[13]
    SLICE_X19Y162                                                     r  a6_add/u4/u7/shift_out_reg[47]_i_60__5/I3
    SLICE_X19Y162        LUT5 (Prop_LUT5_I3_O)        0.153     3.505 r  a6_add/u4/u7/shift_out_reg[47]_i_60__5/O
                         net (fo=1, routed)           0.219     3.724    a6_add/u4/u7/n_44_shift_out_reg[47]_i_60__5
    SLICE_X17Y162                                                     r  a6_add/u4/u7/shift_out_reg[47]_i_58__5/I0
    SLICE_X17Y162        LUT5 (Prop_LUT5_I0_O)        0.154     3.878 r  a6_add/u4/u7/shift_out_reg[47]_i_58__5/O
                         net (fo=1, routed)           0.063     3.941    a6_add/u4/u7/n_44_shift_out_reg[47]_i_58__5
    SLICE_X17Y162                                                     r  a6_add/u4/u7/shift_out_reg[47]_i_51__5/I1
    SLICE_X17Y162        LUT5 (Prop_LUT5_I1_O)        0.121     4.062 f  a6_add/u4/u7/shift_out_reg[47]_i_51__5/O
                         net (fo=2, routed)           0.246     4.308    a6_add/n_53_u4
    SLICE_X17Y162                                                     f  a6_add/out_o1[29]_i_27__14/I0
    SLICE_X17Y162        LUT4 (Prop_LUT4_I0_O)        0.035     4.343 r  a6_add/out_o1[29]_i_27__14/O
                         net (fo=5, routed)           0.204     4.547    a6_add/n_44_out_o1[29]_i_27__14
    SLICE_X16Y161                                                     r  a6_add/out_o1[29]_i_24__14/I0
    SLICE_X16Y161        LUT6 (Prop_LUT6_I0_O)        0.101     4.648 r  a6_add/out_o1[29]_i_24__14/O
                         net (fo=2, routed)           0.195     4.843    a6_add/n_44_out_o1[29]_i_24__14
    SLICE_X17Y163                                                     r  a6_add/out_o1[29]_i_10__5/I1
    SLICE_X17Y163        LUT3 (Prop_LUT3_I1_O)        0.035     4.878 r  a6_add/out_o1[29]_i_10__5/O
                         net (fo=2, routed)           0.294     5.172    a6_add/n_44_out_o1[29]_i_10__5
    SLICE_X16Y163                                                     r  a6_add/out_o1_reg[29]_i_6__5/DI[5]
    SLICE_X16Y163        CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.178     5.350 r  a6_add/out_o1_reg[29]_i_6__5/CO[7]
                         net (fo=1, routed)           0.000     5.350    a6_add/n_44_out_o1_reg[29]_i_6__5
    SLICE_X16Y164                                                     r  a6_add/shift_out_reg[47]_i_30__14/CI
    SLICE_X16Y164        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.455 r  a6_add/shift_out_reg[47]_i_30__14/O[0]
                         net (fo=5, routed)           0.299     5.754    a6_add/u4/u7/I10[0]
    SLICE_X15Y164                                                     r  a6_add/u4/u7/out_o1[24]_i_3__5/I2
    SLICE_X15Y164        LUT6 (Prop_LUT6_I2_O)        0.101     5.855 f  a6_add/u4/u7/out_o1[24]_i_3__5/O
                         net (fo=8, routed)           0.217     6.072    a6_add/u4/u7/O38
    SLICE_X15Y162                                                     f  a6_add/u4/u7/shift_out_reg[47]_i_27__14/I1
    SLICE_X15Y162        LUT5 (Prop_LUT5_I1_O)        0.103     6.175 f  a6_add/u4/u7/shift_out_reg[47]_i_27__14/O
                         net (fo=28, routed)          0.246     6.421    a6_add/u4/u7/n_44_shift_out_reg[47]_i_27__14
    SLICE_X14Y161                                                     f  a6_add/u4/u7/out_o1[7]_i_9__5/I2
    SLICE_X14Y161        LUT4 (Prop_LUT4_I2_O)        0.114     6.535 r  a6_add/u4/u7/out_o1[7]_i_9__5/O
                         net (fo=1, routed)           0.001     6.536    a6_add/u4/u7/p_0_in51_in[2]
    SLICE_X14Y161                                                     r  a6_add/u4/u7/out_o1_reg[7]_i_2__5/S[2]
    SLICE_X14Y161        CARRY8 (Prop_CARRY8_S[2]_CO[7])
                                                      0.317     6.853 r  a6_add/u4/u7/out_o1_reg[7]_i_2__5/CO[7]
                         net (fo=1, routed)           0.000     6.853    a6_add/u4/u7/n_44_out_o1_reg[7]_i_2__5
    SLICE_X14Y162                                                     r  a6_add/u4/u7/out_o1_reg[15]_i_2__5/CI
    SLICE_X14Y162        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     6.896 r  a6_add/u4/u7/out_o1_reg[15]_i_2__5/CO[7]
                         net (fo=1, routed)           0.000     6.896    a6_add/u4/u7/n_44_out_o1_reg[15]_i_2__5
    SLICE_X14Y163                                                     r  a6_add/u4/u7/out_o1_reg[21]_i_5__4/CI
    SLICE_X14Y163        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.078 r  a6_add/u4/u7/out_o1_reg[21]_i_5__4/O[7]
                         net (fo=11, routed)          0.241     7.319    a6_add/u4/u7/fract_out_pl1[23]
    SLICE_X13Y164                                                     r  a6_add/u4/u7/out_o1[27]_i_2__16/I4
    SLICE_X13Y164        LUT6 (Prop_LUT6_I4_O)        0.062     7.381 r  a6_add/u4/u7/out_o1[27]_i_2__16/O
                         net (fo=4, routed)           0.203     7.584    a6_add/u4/u7/n_44_out_o1[27]_i_2__16
    SLICE_X12Y165                                                     r  a6_add/u4/u7/out_o1[0]_i_2__16/I0
    SLICE_X12Y165        LUT5 (Prop_LUT5_I0_O)        0.153     7.737 r  a6_add/u4/u7/out_o1[0]_i_2__16/O
                         net (fo=24, routed)          0.261     7.998    a6_add/u4/u7/O13
    SLICE_X13Y162                                                     r  a6_add/u4/u7/out_o1[22]_i_2__5/I0
    SLICE_X13Y162        LUT5 (Prop_LUT5_I0_O)        0.115     8.113 r  a6_add/u4/u7/out_o1[22]_i_2__5/O
                         net (fo=1, routed)           0.190     8.303    a6_add/u0/I4
    SLICE_X13Y162                                                     r  a6_add/u0/out_o1[22]_i_1__14/I2
    SLICE_X13Y162        LUT6 (Prop_LUT6_I2_O)        0.103     8.406 r  a6_add/u0/out_o1[22]_i_1__14/O
                         net (fo=1, routed)           0.041     8.447    a6_add/n_46_u0
    SLICE_X13Y162        FDRE                                         r  a6_add/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.768     7.840    a6_add/clock_IBUF_BUFG
    SLICE_X13Y162                                                     r  a6_add/out_o1_reg[22]/C
                         clock pessimism              0.493     8.333    
                         clock uncertainty           -0.035     8.298    
    SLICE_X13Y162        FDRE (Setup_FDRE_C_D)        0.047     8.345    a6_add/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x9_mul/out_o1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 2.057ns (37.090%)  route 3.489ns (62.910%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 7.857 - 5.500 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.767ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.700ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.970     2.917    x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X1Y63                                                     r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[6])
                                                      0.256     3.173 r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=11, routed)          0.347     3.520    x9_mul/u5/fract_denorm[23]
    SLICE_X9Y159                                                      r  x9_mul/u5/shift_out_reg[0]_i_31__8/I2
    SLICE_X9Y159         LUT6 (Prop_LUT6_I2_O)        0.163     3.683 r  x9_mul/u5/shift_out_reg[0]_i_31__8/O
                         net (fo=2, routed)           0.132     3.815    x9_mul/u5/n_44_shift_out_reg[0]_i_31__8
    SLICE_X10Y159                                                     r  x9_mul/u5/shift_out_reg[0]_i_23__8/I3
    SLICE_X10Y159        LUT6 (Prop_LUT6_I3_O)        0.064     3.879 r  x9_mul/u5/shift_out_reg[0]_i_23__8/O
                         net (fo=1, routed)           0.253     4.132    x9_mul/u5/n_44_shift_out_reg[0]_i_23__8
    SLICE_X9Y158                                                      r  x9_mul/u5/shift_out_reg[0]_i_8__8/I4
    SLICE_X9Y158         LUT5 (Prop_LUT5_I4_O)        0.062     4.194 r  x9_mul/u5/shift_out_reg[0]_i_8__8/O
                         net (fo=2, routed)           0.293     4.487    x9_mul/u5/n_44_shift_out_reg[0]_i_8__8
    SLICE_X12Y161                                                     r  x9_mul/u5/out_o1[29]_i_30__8/I1
    SLICE_X12Y161        LUT5 (Prop_LUT5_I1_O)        0.036     4.523 r  x9_mul/u5/out_o1[29]_i_30__8/O
                         net (fo=1, routed)           0.118     4.641    x9_mul/u5/n_44_out_o1[29]_i_30__8
    SLICE_X12Y162                                                     r  x9_mul/u5/out_o1[29]_i_27__15/I0
    SLICE_X12Y162        LUT5 (Prop_LUT5_I0_O)        0.035     4.676 f  x9_mul/u5/out_o1[29]_i_27__15/O
                         net (fo=2, routed)           0.175     4.851    x9_mul/u5/n_44_out_o1[29]_i_27__15
    SLICE_X12Y161                                                     f  x9_mul/u5/out_o1[29]_i_24__15/I4
    SLICE_X12Y161        LUT5 (Prop_LUT5_I4_O)        0.101     4.952 r  x9_mul/u5/out_o1[29]_i_24__15/O
                         net (fo=2, routed)           0.186     5.138    x9_mul/u5/n_44_out_o1[29]_i_24__15
    SLICE_X11Y160                                                     r  x9_mul/u5/out_o1[29]_i_11__15/I0
    SLICE_X11Y160        LUT3 (Prop_LUT3_I0_O)        0.035     5.173 r  x9_mul/u5/out_o1[29]_i_11__15/O
                         net (fo=2, routed)           0.247     5.420    x9_mul/u5/n_44_out_o1[29]_i_11__15
    SLICE_X12Y160                                                     r  x9_mul/u5/out_o1_reg[29]_i_8__8/DI[5]
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.605 r  x9_mul/u5/out_o1_reg[29]_i_8__8/O[6]
                         net (fo=2, routed)           0.250     5.855    x9_mul/u5/n_53_out_o1_reg[29]_i_8__8
    SLICE_X12Y164                                                     r  x9_mul/u5/out_o1[0]_i_35__8/I0
    SLICE_X12Y164        LUT6 (Prop_LUT6_I0_O)        0.063     5.918 r  x9_mul/u5/out_o1[0]_i_35__8/O
                         net (fo=3, routed)           0.138     6.056    x9_mul/u5/n_44_out_o1[0]_i_35__8
    SLICE_X12Y162                                                     r  x9_mul/u5/shift_out_reg[47]_i_35__15/I3
    SLICE_X12Y162        LUT6 (Prop_LUT6_I3_O)        0.163     6.219 f  x9_mul/u5/shift_out_reg[47]_i_35__15/O
                         net (fo=6, routed)           0.264     6.483    x9_mul/u5/n_44_shift_out_reg[47]_i_35__15
    SLICE_X12Y166                                                     f  x9_mul/u5/out_o1[0]_i_14__8/I2
    SLICE_X12Y166        LUT6 (Prop_LUT6_I2_O)        0.035     6.518 r  x9_mul/u5/out_o1[0]_i_14__8/O
                         net (fo=2, routed)           0.120     6.638    x9_mul/u5/n_44_out_o1[0]_i_14__8
    SLICE_X12Y168                                                     r  x9_mul/u5/out_o1[0]_i_3__15/I3
    SLICE_X12Y168        LUT4 (Prop_LUT4_I3_O)        0.035     6.673 r  x9_mul/u5/out_o1[0]_i_3__15/O
                         net (fo=2, routed)           0.285     6.958    x9_mul/u4/u7/p_0_in51_in[0]
    SLICE_X13Y167                                                     r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/DI[0]
    SLICE_X13Y167        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.288 r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/CO[7]
                         net (fo=1, routed)           0.000     7.288    x9_mul/u4/u7/n_44_out_o1_reg[0]_i_4__8
    SLICE_X13Y168                                                     r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CI
    SLICE_X13Y168        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.331 r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CO[7]
                         net (fo=1, routed)           0.000     7.331    x9_mul/u4/u7/n_44_out_o1_reg[15]_i_3__8
    SLICE_X13Y169                                                     r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/CI
    SLICE_X13Y169        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.513 r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/O[7]
                         net (fo=13, routed)          0.327     7.840    x9_mul/u5/fract_out_pl1[1]
    SLICE_X14Y166                                                     r  x9_mul/u5/out_o1[21]_i_3__15/I4
    SLICE_X14Y166        LUT6 (Prop_LUT6_I4_O)        0.102     7.942 r  x9_mul/u5/out_o1[21]_i_3__15/O
                         net (fo=22, routed)          0.311     8.253    x9_mul/u5/n_44_out_o1[21]_i_3__15
    SLICE_X15Y167                                                     r  x9_mul/u5/out_o1[13]_i_1__17/I0
    SLICE_X15Y167        LUT6 (Prop_LUT6_I0_O)        0.167     8.420 r  x9_mul/u5/out_o1[13]_i_1__17/O
                         net (fo=1, routed)           0.043     8.463    x9_mul/n_169_u5
    SLICE_X15Y167        FDRE                                         r  x9_mul/out_o1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.785     7.857    x9_mul/clock_IBUF_BUFG
    SLICE_X15Y167                                                     r  x9_mul/out_o1_reg[13]/C
                         clock pessimism              0.493     8.351    
                         clock uncertainty           -0.035     8.315    
    SLICE_X15Y167        FDRE (Setup_FDRE_C_D)        0.047     8.362    x9_mul/out_o1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x9_mul/out_o1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 2.053ns (37.058%)  route 3.487ns (62.942%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 7.855 - 5.500 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.767ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.700ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.970     2.917    x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X1Y63                                                     r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[6])
                                                      0.256     3.173 r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=11, routed)          0.347     3.520    x9_mul/u5/fract_denorm[23]
    SLICE_X9Y159                                                      r  x9_mul/u5/shift_out_reg[0]_i_31__8/I2
    SLICE_X9Y159         LUT6 (Prop_LUT6_I2_O)        0.163     3.683 r  x9_mul/u5/shift_out_reg[0]_i_31__8/O
                         net (fo=2, routed)           0.132     3.815    x9_mul/u5/n_44_shift_out_reg[0]_i_31__8
    SLICE_X10Y159                                                     r  x9_mul/u5/shift_out_reg[0]_i_23__8/I3
    SLICE_X10Y159        LUT6 (Prop_LUT6_I3_O)        0.064     3.879 r  x9_mul/u5/shift_out_reg[0]_i_23__8/O
                         net (fo=1, routed)           0.253     4.132    x9_mul/u5/n_44_shift_out_reg[0]_i_23__8
    SLICE_X9Y158                                                      r  x9_mul/u5/shift_out_reg[0]_i_8__8/I4
    SLICE_X9Y158         LUT5 (Prop_LUT5_I4_O)        0.062     4.194 r  x9_mul/u5/shift_out_reg[0]_i_8__8/O
                         net (fo=2, routed)           0.293     4.487    x9_mul/u5/n_44_shift_out_reg[0]_i_8__8
    SLICE_X12Y161                                                     r  x9_mul/u5/out_o1[29]_i_30__8/I1
    SLICE_X12Y161        LUT5 (Prop_LUT5_I1_O)        0.036     4.523 r  x9_mul/u5/out_o1[29]_i_30__8/O
                         net (fo=1, routed)           0.118     4.641    x9_mul/u5/n_44_out_o1[29]_i_30__8
    SLICE_X12Y162                                                     r  x9_mul/u5/out_o1[29]_i_27__15/I0
    SLICE_X12Y162        LUT5 (Prop_LUT5_I0_O)        0.035     4.676 f  x9_mul/u5/out_o1[29]_i_27__15/O
                         net (fo=2, routed)           0.175     4.851    x9_mul/u5/n_44_out_o1[29]_i_27__15
    SLICE_X12Y161                                                     f  x9_mul/u5/out_o1[29]_i_24__15/I4
    SLICE_X12Y161        LUT5 (Prop_LUT5_I4_O)        0.101     4.952 r  x9_mul/u5/out_o1[29]_i_24__15/O
                         net (fo=2, routed)           0.186     5.138    x9_mul/u5/n_44_out_o1[29]_i_24__15
    SLICE_X11Y160                                                     r  x9_mul/u5/out_o1[29]_i_11__15/I0
    SLICE_X11Y160        LUT3 (Prop_LUT3_I0_O)        0.035     5.173 r  x9_mul/u5/out_o1[29]_i_11__15/O
                         net (fo=2, routed)           0.247     5.420    x9_mul/u5/n_44_out_o1[29]_i_11__15
    SLICE_X12Y160                                                     r  x9_mul/u5/out_o1_reg[29]_i_8__8/DI[5]
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.605 r  x9_mul/u5/out_o1_reg[29]_i_8__8/O[6]
                         net (fo=2, routed)           0.250     5.855    x9_mul/u5/n_53_out_o1_reg[29]_i_8__8
    SLICE_X12Y164                                                     r  x9_mul/u5/out_o1[0]_i_35__8/I0
    SLICE_X12Y164        LUT6 (Prop_LUT6_I0_O)        0.063     5.918 r  x9_mul/u5/out_o1[0]_i_35__8/O
                         net (fo=3, routed)           0.138     6.056    x9_mul/u5/n_44_out_o1[0]_i_35__8
    SLICE_X12Y162                                                     r  x9_mul/u5/shift_out_reg[47]_i_35__15/I3
    SLICE_X12Y162        LUT6 (Prop_LUT6_I3_O)        0.163     6.219 f  x9_mul/u5/shift_out_reg[47]_i_35__15/O
                         net (fo=6, routed)           0.264     6.483    x9_mul/u5/n_44_shift_out_reg[47]_i_35__15
    SLICE_X12Y166                                                     f  x9_mul/u5/out_o1[0]_i_14__8/I2
    SLICE_X12Y166        LUT6 (Prop_LUT6_I2_O)        0.035     6.518 r  x9_mul/u5/out_o1[0]_i_14__8/O
                         net (fo=2, routed)           0.120     6.638    x9_mul/u5/n_44_out_o1[0]_i_14__8
    SLICE_X12Y168                                                     r  x9_mul/u5/out_o1[0]_i_3__15/I3
    SLICE_X12Y168        LUT4 (Prop_LUT4_I3_O)        0.035     6.673 r  x9_mul/u5/out_o1[0]_i_3__15/O
                         net (fo=2, routed)           0.285     6.958    x9_mul/u4/u7/p_0_in51_in[0]
    SLICE_X13Y167                                                     r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/DI[0]
    SLICE_X13Y167        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.288 r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/CO[7]
                         net (fo=1, routed)           0.000     7.288    x9_mul/u4/u7/n_44_out_o1_reg[0]_i_4__8
    SLICE_X13Y168                                                     r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CI
    SLICE_X13Y168        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.331 r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CO[7]
                         net (fo=1, routed)           0.000     7.331    x9_mul/u4/u7/n_44_out_o1_reg[15]_i_3__8
    SLICE_X13Y169                                                     r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/CI
    SLICE_X13Y169        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.513 r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/O[7]
                         net (fo=13, routed)          0.327     7.840    x9_mul/u5/fract_out_pl1[1]
    SLICE_X14Y166                                                     r  x9_mul/u5/out_o1[21]_i_3__15/I4
    SLICE_X14Y166        LUT6 (Prop_LUT6_I4_O)        0.102     7.942 r  x9_mul/u5/out_o1[21]_i_3__15/O
                         net (fo=22, routed)          0.311     8.253    x9_mul/u5/n_44_out_o1[21]_i_3__15
    SLICE_X16Y167                                                     r  x9_mul/u5/out_o1[14]_i_1__17/I0
    SLICE_X16Y167        LUT6 (Prop_LUT6_I0_O)        0.163     8.416 r  x9_mul/u5/out_o1[14]_i_1__17/O
                         net (fo=1, routed)           0.041     8.457    x9_mul/n_170_u5
    SLICE_X16Y167        FDRE                                         r  x9_mul/out_o1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.783     7.855    x9_mul/clock_IBUF_BUFG
    SLICE_X16Y167                                                     r  x9_mul/out_o1_reg[14]/C
                         clock pessimism              0.493     8.349    
                         clock uncertainty           -0.035     8.313    
    SLICE_X16Y167        FDRE (Setup_FDRE_C_D)        0.047     8.360    x9_mul/out_o1_reg[14]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.085ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x9_mul/out_o1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.531ns  (logic 2.045ns (36.973%)  route 3.486ns (63.027%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 7.857 - 5.500 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.767ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.700ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.970     2.917    x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X1Y63                                                     r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[6])
                                                      0.256     3.173 r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=11, routed)          0.347     3.520    x9_mul/u5/fract_denorm[23]
    SLICE_X9Y159                                                      r  x9_mul/u5/shift_out_reg[0]_i_31__8/I2
    SLICE_X9Y159         LUT6 (Prop_LUT6_I2_O)        0.163     3.683 r  x9_mul/u5/shift_out_reg[0]_i_31__8/O
                         net (fo=2, routed)           0.132     3.815    x9_mul/u5/n_44_shift_out_reg[0]_i_31__8
    SLICE_X10Y159                                                     r  x9_mul/u5/shift_out_reg[0]_i_23__8/I3
    SLICE_X10Y159        LUT6 (Prop_LUT6_I3_O)        0.064     3.879 r  x9_mul/u5/shift_out_reg[0]_i_23__8/O
                         net (fo=1, routed)           0.253     4.132    x9_mul/u5/n_44_shift_out_reg[0]_i_23__8
    SLICE_X9Y158                                                      r  x9_mul/u5/shift_out_reg[0]_i_8__8/I4
    SLICE_X9Y158         LUT5 (Prop_LUT5_I4_O)        0.062     4.194 r  x9_mul/u5/shift_out_reg[0]_i_8__8/O
                         net (fo=2, routed)           0.293     4.487    x9_mul/u5/n_44_shift_out_reg[0]_i_8__8
    SLICE_X12Y161                                                     r  x9_mul/u5/out_o1[29]_i_30__8/I1
    SLICE_X12Y161        LUT5 (Prop_LUT5_I1_O)        0.036     4.523 r  x9_mul/u5/out_o1[29]_i_30__8/O
                         net (fo=1, routed)           0.118     4.641    x9_mul/u5/n_44_out_o1[29]_i_30__8
    SLICE_X12Y162                                                     r  x9_mul/u5/out_o1[29]_i_27__15/I0
    SLICE_X12Y162        LUT5 (Prop_LUT5_I0_O)        0.035     4.676 f  x9_mul/u5/out_o1[29]_i_27__15/O
                         net (fo=2, routed)           0.175     4.851    x9_mul/u5/n_44_out_o1[29]_i_27__15
    SLICE_X12Y161                                                     f  x9_mul/u5/out_o1[29]_i_24__15/I4
    SLICE_X12Y161        LUT5 (Prop_LUT5_I4_O)        0.101     4.952 r  x9_mul/u5/out_o1[29]_i_24__15/O
                         net (fo=2, routed)           0.186     5.138    x9_mul/u5/n_44_out_o1[29]_i_24__15
    SLICE_X11Y160                                                     r  x9_mul/u5/out_o1[29]_i_11__15/I0
    SLICE_X11Y160        LUT3 (Prop_LUT3_I0_O)        0.035     5.173 r  x9_mul/u5/out_o1[29]_i_11__15/O
                         net (fo=2, routed)           0.247     5.420    x9_mul/u5/n_44_out_o1[29]_i_11__15
    SLICE_X12Y160                                                     r  x9_mul/u5/out_o1_reg[29]_i_8__8/DI[5]
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.605 r  x9_mul/u5/out_o1_reg[29]_i_8__8/O[6]
                         net (fo=2, routed)           0.250     5.855    x9_mul/u5/n_53_out_o1_reg[29]_i_8__8
    SLICE_X12Y164                                                     r  x9_mul/u5/out_o1[0]_i_35__8/I0
    SLICE_X12Y164        LUT6 (Prop_LUT6_I0_O)        0.063     5.918 r  x9_mul/u5/out_o1[0]_i_35__8/O
                         net (fo=3, routed)           0.138     6.056    x9_mul/u5/n_44_out_o1[0]_i_35__8
    SLICE_X12Y162                                                     r  x9_mul/u5/shift_out_reg[47]_i_35__15/I3
    SLICE_X12Y162        LUT6 (Prop_LUT6_I3_O)        0.163     6.219 f  x9_mul/u5/shift_out_reg[47]_i_35__15/O
                         net (fo=6, routed)           0.264     6.483    x9_mul/u5/n_44_shift_out_reg[47]_i_35__15
    SLICE_X12Y166                                                     f  x9_mul/u5/out_o1[0]_i_14__8/I2
    SLICE_X12Y166        LUT6 (Prop_LUT6_I2_O)        0.035     6.518 r  x9_mul/u5/out_o1[0]_i_14__8/O
                         net (fo=2, routed)           0.120     6.638    x9_mul/u5/n_44_out_o1[0]_i_14__8
    SLICE_X12Y168                                                     r  x9_mul/u5/out_o1[0]_i_3__15/I3
    SLICE_X12Y168        LUT4 (Prop_LUT4_I3_O)        0.035     6.673 r  x9_mul/u5/out_o1[0]_i_3__15/O
                         net (fo=2, routed)           0.285     6.958    x9_mul/u4/u7/p_0_in51_in[0]
    SLICE_X13Y167                                                     r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/DI[0]
    SLICE_X13Y167        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.288 r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/CO[7]
                         net (fo=1, routed)           0.000     7.288    x9_mul/u4/u7/n_44_out_o1_reg[0]_i_4__8
    SLICE_X13Y168                                                     r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CI
    SLICE_X13Y168        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.331 r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CO[7]
                         net (fo=1, routed)           0.000     7.331    x9_mul/u4/u7/n_44_out_o1_reg[15]_i_3__8
    SLICE_X13Y169                                                     r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/CI
    SLICE_X13Y169        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.513 r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/O[7]
                         net (fo=13, routed)          0.327     7.840    x9_mul/u5/fract_out_pl1[1]
    SLICE_X14Y166                                                     r  x9_mul/u5/out_o1[21]_i_3__15/I4
    SLICE_X14Y166        LUT6 (Prop_LUT6_I4_O)        0.102     7.942 r  x9_mul/u5/out_o1[21]_i_3__15/O
                         net (fo=22, routed)          0.311     8.253    x9_mul/u5/n_44_out_o1[21]_i_3__15
    SLICE_X16Y167                                                     r  x9_mul/u5/out_o1[18]_i_1__17/I0
    SLICE_X16Y167        LUT6 (Prop_LUT6_I0_O)        0.155     8.408 r  x9_mul/u5/out_o1[18]_i_1__17/O
                         net (fo=1, routed)           0.040     8.448    x9_mul/n_174_u5
    SLICE_X16Y167        FDRE                                         r  x9_mul/out_o1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.785     7.857    x9_mul/clock_IBUF_BUFG
    SLICE_X16Y167                                                     r  x9_mul/out_o1_reg[18]/C
                         clock pessimism              0.493     8.351    
                         clock uncertainty           -0.035     8.315    
    SLICE_X16Y167        FDRE (Setup_FDRE_C_D)        0.047     8.362    x9_mul/out_o1_reg[18]
  -------------------------------------------------------------------
                         required time                          8.362    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.083ns  (required time - arrival time)
  Source:                 x4_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x4_mul/out_o1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 2.388ns (42.819%)  route 3.189ns (57.181%))
  Logic Levels:           17  (CARRY8=5 LUT3=2 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 7.916 - 5.500 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.767ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.700ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.981     2.928    x4_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X3Y53                                                     r  x4_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[28])
                                                      0.266     3.194 f  x4_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[28]
                         net (fo=13, routed)          0.423     3.617    x4_mul/u5/fract_denorm[45]
    SLICE_X21Y134                                                     f  x4_mul/u5/shift_out_reg[47]_i_25__3/I1
    SLICE_X21Y134        LUT3 (Prop_LUT3_I1_O)        0.119     3.736 r  x4_mul/u5/shift_out_reg[47]_i_25__3/O
                         net (fo=2, routed)           0.244     3.980    x4_mul/u5/n_44_shift_out_reg[47]_i_25__3
    SLICE_X21Y134                                                     r  x4_mul/u5/shift_out_reg[47]_i_10__10/I0
    SLICE_X21Y134        LUT5 (Prop_LUT5_I0_O)        0.183     4.163 r  x4_mul/u5/shift_out_reg[47]_i_10__10/O
                         net (fo=6, routed)           0.349     4.512    x4_mul/u5/n_44_shift_out_reg[47]_i_10__10
    SLICE_X20Y135                                                     r  x4_mul/u5/shift_out_reg[19]_i_5__3/I4
    SLICE_X20Y135        LUT6 (Prop_LUT6_I4_O)        0.154     4.666 r  x4_mul/u5/shift_out_reg[19]_i_5__3/O
                         net (fo=5, routed)           0.147     4.813    x4_mul/u5/n_44_shift_out_reg[19]_i_5__3
    SLICE_X21Y135                                                     r  x4_mul/u5/out_o1[29]_i_24__6/I3
    SLICE_X21Y135        LUT5 (Prop_LUT5_I3_O)        0.175     4.988 r  x4_mul/u5/out_o1[29]_i_24__6/O
                         net (fo=2, routed)           0.106     5.094    x4_mul/u5/n_44_out_o1[29]_i_24__6
    SLICE_X21Y136                                                     r  x4_mul/u5/out_o1[29]_i_11__6/I0
    SLICE_X21Y136        LUT3 (Prop_LUT3_I0_O)        0.036     5.130 r  x4_mul/u5/out_o1[29]_i_11__6/O
                         net (fo=2, routed)           0.180     5.310    x4_mul/u5/n_44_out_o1[29]_i_11__6
    SLICE_X22Y136                                                     r  x4_mul/u5/out_o1[29]_i_17__6/I3
    SLICE_X22Y136        LUT6 (Prop_LUT6_I3_O)        0.101     5.411 r  x4_mul/u5/out_o1[29]_i_17__6/O
                         net (fo=1, routed)           0.001     5.412    x4_mul/u5/n_44_out_o1[29]_i_17__6
    SLICE_X22Y136                                                     r  x4_mul/u5/out_o1_reg[29]_i_8__3/S[5]
    SLICE_X22Y136        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     5.655 r  x4_mul/u5/out_o1_reg[29]_i_8__3/CO[7]
                         net (fo=1, routed)           0.000     5.655    x4_mul/u5/n_44_out_o1_reg[29]_i_8__3
    SLICE_X22Y137                                                     r  x4_mul/u5/shift_out_reg[47]_i_33__6/CI
    SLICE_X22Y137        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.760 r  x4_mul/u5/shift_out_reg[47]_i_33__6/O[0]
                         net (fo=5, routed)           0.092     5.852    x4_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y137                                                     r  x4_mul/u5/out_o1[29]_i_9__3/I0
    SLICE_X22Y137        LUT6 (Prop_LUT6_I0_O)        0.035     5.887 r  x4_mul/u5/out_o1[29]_i_9__3/O
                         net (fo=11, routed)          0.284     6.171    x4_mul/u5/n_44_out_o1[29]_i_9__3
    SLICE_X21Y138                                                     r  x4_mul/u5/out_o1[0]_i_12__3/I1
    SLICE_X21Y138        LUT5 (Prop_LUT5_I1_O)        0.115     6.286 r  x4_mul/u5/out_o1[0]_i_12__3/O
                         net (fo=34, routed)          0.223     6.509    x4_mul/u5/O8
    SLICE_X19Y140                                                     r  x4_mul/u5/out_o1[0]_i_3__7/I0
    SLICE_X19Y140        LUT4 (Prop_LUT4_I0_O)        0.115     6.624 r  x4_mul/u5/out_o1[0]_i_3__7/O
                         net (fo=2, routed)           0.287     6.911    x4_mul/u4/u7/p_0_in51_in[0]
    SLICE_X21Y141                                                     r  x4_mul/u4/u7/out_o1_reg[0]_i_4__3/DI[0]
    SLICE_X21Y141        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.241 r  x4_mul/u4/u7/out_o1_reg[0]_i_4__3/CO[7]
                         net (fo=1, routed)           0.000     7.241    x4_mul/u4/u7/n_44_out_o1_reg[0]_i_4__3
    SLICE_X21Y142                                                     r  x4_mul/u4/u7/out_o1_reg[15]_i_3__3/CI
    SLICE_X21Y142        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.284 r  x4_mul/u4/u7/out_o1_reg[15]_i_3__3/CO[7]
                         net (fo=1, routed)           0.000     7.284    x4_mul/u4/u7/n_44_out_o1_reg[15]_i_3__3
    SLICE_X21Y143                                                     r  x4_mul/u4/u7/out_o1_reg[25]_i_2__3/CI
    SLICE_X21Y143        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.466 r  x4_mul/u4/u7/out_o1_reg[25]_i_2__3/O[7]
                         net (fo=13, routed)          0.518     7.984    x4_mul/u5/fract_out_pl1[1]
    SLICE_X24Y140                                                     r  x4_mul/u5/out_o1[30]_i_2__6/I3
    SLICE_X24Y140        LUT5 (Prop_LUT5_I3_O)        0.062     8.046 f  x4_mul/u5/out_o1[30]_i_2__6/O
                         net (fo=2, routed)           0.179     8.225    x4_mul/u5/O1
    SLICE_X25Y141                                                     f  x4_mul/u5/out_o1[22]_i_3__3/I2
    SLICE_X25Y141        LUT4 (Prop_LUT4_I2_O)        0.062     8.287 r  x4_mul/u5/out_o1[22]_i_3__3/O
                         net (fo=1, routed)           0.118     8.405    x4_mul/u0/I6
    SLICE_X25Y140                                                     r  x4_mul/u0/out_o1[22]_i_1__6/I2
    SLICE_X25Y140        LUT5 (Prop_LUT5_I2_O)        0.062     8.467 r  x4_mul/u0/out_o1[22]_i_1__6/O
                         net (fo=1, routed)           0.038     8.505    x4_mul/n_51_u0
    SLICE_X25Y140        FDRE                                         r  x4_mul/out_o1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.844     7.916    x4_mul/clock_IBUF_BUFG
    SLICE_X25Y140                                                     r  x4_mul/out_o1_reg[22]/C
                         clock pessimism              0.493     8.409    
                         clock uncertainty           -0.035     8.373    
    SLICE_X25Y140        FDRE (Setup_FDRE_C_D)        0.048     8.421    x4_mul/out_o1_reg[22]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.079ns  (required time - arrival time)
  Source:                 x4_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x4_mul/out_o1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.500ns  (logic 2.376ns (43.200%)  route 3.124ns (56.800%))
  Logic Levels:           17  (CARRY8=5 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.343ns = ( 7.843 - 5.500 ) 
    Source Clock Delay      (SCD):    2.928ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.981ns (routing 0.767ns, distribution 1.214ns)
  Clock Net Delay (Destination): 1.771ns (routing 0.700ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.981     2.928    x4_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X3Y53                                                     r  x4_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[28])
                                                      0.266     3.194 f  x4_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[28]
                         net (fo=13, routed)          0.423     3.617    x4_mul/u5/fract_denorm[45]
    SLICE_X21Y134                                                     f  x4_mul/u5/shift_out_reg[47]_i_25__3/I1
    SLICE_X21Y134        LUT3 (Prop_LUT3_I1_O)        0.119     3.736 r  x4_mul/u5/shift_out_reg[47]_i_25__3/O
                         net (fo=2, routed)           0.244     3.980    x4_mul/u5/n_44_shift_out_reg[47]_i_25__3
    SLICE_X21Y134                                                     r  x4_mul/u5/shift_out_reg[47]_i_10__10/I0
    SLICE_X21Y134        LUT5 (Prop_LUT5_I0_O)        0.183     4.163 r  x4_mul/u5/shift_out_reg[47]_i_10__10/O
                         net (fo=6, routed)           0.349     4.512    x4_mul/u5/n_44_shift_out_reg[47]_i_10__10
    SLICE_X20Y135                                                     r  x4_mul/u5/shift_out_reg[19]_i_5__3/I4
    SLICE_X20Y135        LUT6 (Prop_LUT6_I4_O)        0.154     4.666 r  x4_mul/u5/shift_out_reg[19]_i_5__3/O
                         net (fo=5, routed)           0.147     4.813    x4_mul/u5/n_44_shift_out_reg[19]_i_5__3
    SLICE_X21Y135                                                     r  x4_mul/u5/out_o1[29]_i_24__6/I3
    SLICE_X21Y135        LUT5 (Prop_LUT5_I3_O)        0.175     4.988 r  x4_mul/u5/out_o1[29]_i_24__6/O
                         net (fo=2, routed)           0.106     5.094    x4_mul/u5/n_44_out_o1[29]_i_24__6
    SLICE_X21Y136                                                     r  x4_mul/u5/out_o1[29]_i_11__6/I0
    SLICE_X21Y136        LUT3 (Prop_LUT3_I0_O)        0.036     5.130 r  x4_mul/u5/out_o1[29]_i_11__6/O
                         net (fo=2, routed)           0.180     5.310    x4_mul/u5/n_44_out_o1[29]_i_11__6
    SLICE_X22Y136                                                     r  x4_mul/u5/out_o1[29]_i_17__6/I3
    SLICE_X22Y136        LUT6 (Prop_LUT6_I3_O)        0.101     5.411 r  x4_mul/u5/out_o1[29]_i_17__6/O
                         net (fo=1, routed)           0.001     5.412    x4_mul/u5/n_44_out_o1[29]_i_17__6
    SLICE_X22Y136                                                     r  x4_mul/u5/out_o1_reg[29]_i_8__3/S[5]
    SLICE_X22Y136        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     5.655 r  x4_mul/u5/out_o1_reg[29]_i_8__3/CO[7]
                         net (fo=1, routed)           0.000     5.655    x4_mul/u5/n_44_out_o1_reg[29]_i_8__3
    SLICE_X22Y137                                                     r  x4_mul/u5/shift_out_reg[47]_i_33__6/CI
    SLICE_X22Y137        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.760 r  x4_mul/u5/shift_out_reg[47]_i_33__6/O[0]
                         net (fo=5, routed)           0.092     5.852    x4_mul/u5/u4/exp_next_mi[8]
    SLICE_X22Y137                                                     r  x4_mul/u5/out_o1[29]_i_9__3/I0
    SLICE_X22Y137        LUT6 (Prop_LUT6_I0_O)        0.035     5.887 r  x4_mul/u5/out_o1[29]_i_9__3/O
                         net (fo=11, routed)          0.284     6.171    x4_mul/u5/n_44_out_o1[29]_i_9__3
    SLICE_X21Y138                                                     r  x4_mul/u5/out_o1[0]_i_12__3/I1
    SLICE_X21Y138        LUT5 (Prop_LUT5_I1_O)        0.115     6.286 r  x4_mul/u5/out_o1[0]_i_12__3/O
                         net (fo=34, routed)          0.223     6.509    x4_mul/u5/O8
    SLICE_X19Y140                                                     r  x4_mul/u5/out_o1[0]_i_3__7/I0
    SLICE_X19Y140        LUT4 (Prop_LUT4_I0_O)        0.115     6.624 r  x4_mul/u5/out_o1[0]_i_3__7/O
                         net (fo=2, routed)           0.287     6.911    x4_mul/u4/u7/p_0_in51_in[0]
    SLICE_X21Y141                                                     r  x4_mul/u4/u7/out_o1_reg[0]_i_4__3/DI[0]
    SLICE_X21Y141        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.241 r  x4_mul/u4/u7/out_o1_reg[0]_i_4__3/CO[7]
                         net (fo=1, routed)           0.000     7.241    x4_mul/u4/u7/n_44_out_o1_reg[0]_i_4__3
    SLICE_X21Y142                                                     r  x4_mul/u4/u7/out_o1_reg[15]_i_3__3/CI
    SLICE_X21Y142        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.284 r  x4_mul/u4/u7/out_o1_reg[15]_i_3__3/CO[7]
                         net (fo=1, routed)           0.000     7.284    x4_mul/u4/u7/n_44_out_o1_reg[15]_i_3__3
    SLICE_X21Y143                                                     r  x4_mul/u4/u7/out_o1_reg[25]_i_2__3/CI
    SLICE_X21Y143        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.466 r  x4_mul/u4/u7/out_o1_reg[25]_i_2__3/O[7]
                         net (fo=13, routed)          0.394     7.860    x4_mul/u5/fract_out_pl1[1]
    SLICE_X23Y140                                                     r  x4_mul/u5/out_o1[21]_i_7__3/I3
    SLICE_X23Y140        LUT6 (Prop_LUT6_I3_O)        0.037     7.897 r  x4_mul/u5/out_o1[21]_i_7__3/O
                         net (fo=23, routed)          0.238     8.135    x4_mul/u5/n_44_out_o1[21]_i_7__3
    SLICE_X22Y141                                                     r  x4_mul/u5/out_o1[0]_i_5__11/I4
    SLICE_X22Y141        LUT5 (Prop_LUT5_I4_O)        0.102     8.237 r  x4_mul/u5/out_o1[0]_i_5__11/O
                         net (fo=1, routed)           0.120     8.357    x4_mul/u5/n_44_out_o1[0]_i_5__11
    SLICE_X22Y143                                                     r  x4_mul/u5/out_o1[0]_i_1__6/I4
    SLICE_X22Y143        LUT6 (Prop_LUT6_I4_O)        0.035     8.392 r  x4_mul/u5/out_o1[0]_i_1__6/O
                         net (fo=1, routed)           0.036     8.428    x4_mul/n_178_u5
    SLICE_X22Y143        FDRE                                         r  x4_mul/out_o1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.771     7.843    x4_mul/clock_IBUF_BUFG
    SLICE_X22Y143                                                     r  x4_mul/out_o1_reg[0]/C
                         clock pessimism              0.494     8.337    
                         clock uncertainty           -0.035     8.301    
    SLICE_X22Y143        FDRE (Setup_FDRE_C_D)        0.047     8.348    x4_mul/out_o1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.348    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                 -0.079    

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 a3_add/fract_out_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            a3_add/out_o1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 2.337ns (42.530%)  route 3.158ns (57.470%))
  Logic Levels:           20  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 7.910 - 5.500 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.065ns (routing 0.767ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.700ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        2.065     3.012    a3_add/clock_IBUF_BUFG
    SLICE_X26Y149                                                     r  a3_add/fract_out_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y149        FDRE (Prop_FDRE_C_Q)         0.102     3.114 r  a3_add/fract_out_q_reg[2]/Q
                         net (fo=9, routed)           0.338     3.452    a3_add/u4/u7/Q[2]
    SLICE_X27Y150                                                     r  a3_add/u4/u7/shift_out_reg[47]_i_55__2/I2
    SLICE_X27Y150        LUT6 (Prop_LUT6_I2_O)        0.153     3.605 f  a3_add/u4/u7/shift_out_reg[47]_i_55__2/O
                         net (fo=1, routed)           0.186     3.791    a3_add/u4/u7/n_44_shift_out_reg[47]_i_55__2
    SLICE_X27Y150                                                     f  a3_add/u4/u7/shift_out_reg[47]_i_46__2/I0
    SLICE_X27Y150        LUT6 (Prop_LUT6_I0_O)        0.035     3.826 r  a3_add/u4/u7/shift_out_reg[47]_i_46__2/O
                         net (fo=1, routed)           0.056     3.882    a3_add/u4/u7/n_44_shift_out_reg[47]_i_46__2
    SLICE_X27Y150                                                     r  a3_add/u4/u7/shift_out_reg[47]_i_38__13/I0
    SLICE_X27Y150        LUT5 (Prop_LUT5_I0_O)        0.114     3.996 r  a3_add/u4/u7/shift_out_reg[47]_i_38__13/O
                         net (fo=2, routed)           0.203     4.199    a3_add/u4/u7/O3
    SLICE_X27Y154                                                     r  a3_add/u4/u7/shift_out_reg[47]_i_26__13/I1
    SLICE_X27Y154        LUT6 (Prop_LUT6_I1_O)        0.035     4.234 f  a3_add/u4/u7/shift_out_reg[47]_i_26__13/O
                         net (fo=4, routed)           0.135     4.369    a3_add/n_44_u4
    SLICE_X26Y154                                                     f  a3_add/out_o1[29]_i_29__11/I1
    SLICE_X26Y154        LUT2 (Prop_LUT2_I1_O)        0.035     4.404 f  a3_add/out_o1[29]_i_29__11/O
                         net (fo=2, routed)           0.167     4.571    a3_add/n_44_out_o1[29]_i_29__11
    SLICE_X27Y154                                                     f  a3_add/out_o1[29]_i_24__11/I1
    SLICE_X27Y154        LUT6 (Prop_LUT6_I1_O)        0.035     4.606 r  a3_add/out_o1[29]_i_24__11/O
                         net (fo=2, routed)           0.123     4.729    a3_add/n_44_out_o1[29]_i_24__11
    SLICE_X27Y152                                                     r  a3_add/out_o1[29]_i_10__2/I1
    SLICE_X27Y152        LUT3 (Prop_LUT3_I1_O)        0.063     4.792 r  a3_add/out_o1[29]_i_10__2/O
                         net (fo=2, routed)           0.167     4.959    a3_add/n_44_out_o1[29]_i_10__2
    SLICE_X27Y153                                                     r  a3_add/out_o1[29]_i_16__11/I3
    SLICE_X27Y153        LUT6 (Prop_LUT6_I3_O)        0.063     5.022 r  a3_add/out_o1[29]_i_16__11/O
                         net (fo=1, routed)           0.001     5.023    a3_add/n_44_out_o1[29]_i_16__11
    SLICE_X27Y153                                                     r  a3_add/out_o1_reg[29]_i_6__2/S[5]
    SLICE_X27Y153        CARRY8 (Prop_CARRY8_S[5]_CO[7])
                                                      0.243     5.266 r  a3_add/out_o1_reg[29]_i_6__2/CO[7]
                         net (fo=1, routed)           0.000     5.266    a3_add/n_44_out_o1_reg[29]_i_6__2
    SLICE_X27Y154                                                     r  a3_add/shift_out_reg[47]_i_30__11/CI
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     5.371 f  a3_add/shift_out_reg[47]_i_30__11/O[0]
                         net (fo=5, routed)           0.177     5.548    a3_add/u4/u7/I10[0]
    SLICE_X27Y156                                                     f  a3_add/u4/u7/shift_out_reg[47]_i_28__13/I0
    SLICE_X27Y156        LUT3 (Prop_LUT3_I0_O)        0.101     5.649 r  a3_add/u4/u7/shift_out_reg[47]_i_28__13/O
                         net (fo=37, routed)          0.180     5.829    a3_add/u4/u7/O11
    SLICE_X27Y155                                                     r  a3_add/u4/u7/out_o1[30]_i_3__2/I0
    SLICE_X27Y155        LUT6 (Prop_LUT6_I0_O)        0.101     5.930 r  a3_add/u4/u7/out_o1[30]_i_3__2/O
                         net (fo=3, routed)           0.100     6.030    a3_add/u4/u7/n_44_out_o1[30]_i_3__2
    SLICE_X27Y155                                                     r  a3_add/u4/u7/shift_out_reg[47]_i_27__11/I4
    SLICE_X27Y155        LUT5 (Prop_LUT5_I4_O)        0.102     6.132 f  a3_add/u4/u7/shift_out_reg[47]_i_27__11/O
                         net (fo=28, routed)          0.271     6.403    a3_add/u4/u7/n_44_shift_out_reg[47]_i_27__11
    SLICE_X28Y156                                                     f  a3_add/u4/u7/out_o1[15]_i_10__13/I2
    SLICE_X28Y156        LUT4 (Prop_LUT4_I2_O)        0.062     6.465 r  a3_add/u4/u7/out_o1[15]_i_10__13/O
                         net (fo=1, routed)           0.002     6.467    a3_add/u4/u7/p_0_in51_in[8]
    SLICE_X28Y156                                                     r  a3_add/u4/u7/out_o1_reg[15]_i_2__2/S[0]
    SLICE_X28Y156        CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.369     6.836 r  a3_add/u4/u7/out_o1_reg[15]_i_2__2/CO[7]
                         net (fo=1, routed)           0.000     6.836    a3_add/u4/u7/n_44_out_o1_reg[15]_i_2__2
    SLICE_X28Y157                                                     r  a3_add/u4/u7/out_o1_reg[21]_i_5__2/CI
    SLICE_X28Y157        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.018 r  a3_add/u4/u7/out_o1_reg[21]_i_5__2/O[7]
                         net (fo=11, routed)          0.284     7.302    a3_add/u4/u7/fract_out_pl1[23]
    SLICE_X27Y158                                                     r  a3_add/u4/u7/out_o1[27]_i_2__13/I4
    SLICE_X27Y158        LUT6 (Prop_LUT6_I4_O)        0.101     7.403 f  a3_add/u4/u7/out_o1[27]_i_2__13/O
                         net (fo=4, routed)           0.196     7.599    a3_add/u4/u7/n_44_out_o1[27]_i_2__13
    SLICE_X27Y157                                                     f  a3_add/u4/u7/out_o1[0]_i_2__13/I0
    SLICE_X27Y157        LUT5 (Prop_LUT5_I0_O)        0.153     7.752 f  a3_add/u4/u7/out_o1[0]_i_2__13/O
                         net (fo=24, routed)          0.298     8.050    a3_add/u4/u7/O13
    SLICE_X29Y156                                                     f  a3_add/u4/u7/out_o1[31]_i_3__2/I3
    SLICE_X29Y156        LUT5 (Prop_LUT5_I3_O)        0.121     8.171 r  a3_add/u4/u7/out_o1[31]_i_3__2/O
                         net (fo=1, routed)           0.236     8.407    a3_add/u1/I4
    SLICE_X27Y156                                                     r  a3_add/u1/out_o1[31]_i_1__2/I3
    SLICE_X27Y156        LUT6 (Prop_LUT6_I3_O)        0.062     8.469 r  a3_add/u1/out_o1[31]_i_1__2/O
                         net (fo=1, routed)           0.038     8.507    a3_add/n_151_u1
    SLICE_X27Y156        FDRE                                         r  a3_add/out_o1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.838     7.910    a3_add/clock_IBUF_BUFG
    SLICE_X27Y156                                                     r  a3_add/out_o1_reg[31]/C
                         clock pessimism              0.510     8.420    
                         clock uncertainty           -0.035     8.384    
    SLICE_X27Y156        FDRE (Setup_FDRE_C_D)        0.048     8.432    a3_add/out_o1_reg[31]
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 -0.074    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Destination:            x9_mul/out_o1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@2.750ns period=5.500ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.500ns  (clock rise@5.500ns - clock rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 2.045ns (37.074%)  route 3.471ns (62.926%))
  Logic Levels:           17  (CARRY8=4 LUT3=1 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.355ns = ( 7.855 - 5.500 ) 
    Source Clock Delay      (SCD):    2.917ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.970ns (routing 0.767ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.700ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    G9                                                0.000     0.000 r  clock
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.033     0.561    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.561 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.319     0.880    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.947 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.970     2.917    x9_mul/u5/prod_reg__0/u5/prod_reg/CLK
    DSP48E2_X1Y63                                                     r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_CLK_P[6])
                                                      0.256     3.173 r  x9_mul/u5/prod_reg__0/u5/prod_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=11, routed)          0.347     3.520    x9_mul/u5/fract_denorm[23]
    SLICE_X9Y159                                                      r  x9_mul/u5/shift_out_reg[0]_i_31__8/I2
    SLICE_X9Y159         LUT6 (Prop_LUT6_I2_O)        0.163     3.683 r  x9_mul/u5/shift_out_reg[0]_i_31__8/O
                         net (fo=2, routed)           0.132     3.815    x9_mul/u5/n_44_shift_out_reg[0]_i_31__8
    SLICE_X10Y159                                                     r  x9_mul/u5/shift_out_reg[0]_i_23__8/I3
    SLICE_X10Y159        LUT6 (Prop_LUT6_I3_O)        0.064     3.879 r  x9_mul/u5/shift_out_reg[0]_i_23__8/O
                         net (fo=1, routed)           0.253     4.132    x9_mul/u5/n_44_shift_out_reg[0]_i_23__8
    SLICE_X9Y158                                                      r  x9_mul/u5/shift_out_reg[0]_i_8__8/I4
    SLICE_X9Y158         LUT5 (Prop_LUT5_I4_O)        0.062     4.194 r  x9_mul/u5/shift_out_reg[0]_i_8__8/O
                         net (fo=2, routed)           0.293     4.487    x9_mul/u5/n_44_shift_out_reg[0]_i_8__8
    SLICE_X12Y161                                                     r  x9_mul/u5/out_o1[29]_i_30__8/I1
    SLICE_X12Y161        LUT5 (Prop_LUT5_I1_O)        0.036     4.523 r  x9_mul/u5/out_o1[29]_i_30__8/O
                         net (fo=1, routed)           0.118     4.641    x9_mul/u5/n_44_out_o1[29]_i_30__8
    SLICE_X12Y162                                                     r  x9_mul/u5/out_o1[29]_i_27__15/I0
    SLICE_X12Y162        LUT5 (Prop_LUT5_I0_O)        0.035     4.676 f  x9_mul/u5/out_o1[29]_i_27__15/O
                         net (fo=2, routed)           0.175     4.851    x9_mul/u5/n_44_out_o1[29]_i_27__15
    SLICE_X12Y161                                                     f  x9_mul/u5/out_o1[29]_i_24__15/I4
    SLICE_X12Y161        LUT5 (Prop_LUT5_I4_O)        0.101     4.952 r  x9_mul/u5/out_o1[29]_i_24__15/O
                         net (fo=2, routed)           0.186     5.138    x9_mul/u5/n_44_out_o1[29]_i_24__15
    SLICE_X11Y160                                                     r  x9_mul/u5/out_o1[29]_i_11__15/I0
    SLICE_X11Y160        LUT3 (Prop_LUT3_I0_O)        0.035     5.173 r  x9_mul/u5/out_o1[29]_i_11__15/O
                         net (fo=2, routed)           0.247     5.420    x9_mul/u5/n_44_out_o1[29]_i_11__15
    SLICE_X12Y160                                                     r  x9_mul/u5/out_o1_reg[29]_i_8__8/DI[5]
    SLICE_X12Y160        CARRY8 (Prop_CARRY8_DI[5]_O[6])
                                                      0.185     5.605 r  x9_mul/u5/out_o1_reg[29]_i_8__8/O[6]
                         net (fo=2, routed)           0.250     5.855    x9_mul/u5/n_53_out_o1_reg[29]_i_8__8
    SLICE_X12Y164                                                     r  x9_mul/u5/out_o1[0]_i_35__8/I0
    SLICE_X12Y164        LUT6 (Prop_LUT6_I0_O)        0.063     5.918 r  x9_mul/u5/out_o1[0]_i_35__8/O
                         net (fo=3, routed)           0.138     6.056    x9_mul/u5/n_44_out_o1[0]_i_35__8
    SLICE_X12Y162                                                     r  x9_mul/u5/shift_out_reg[47]_i_35__15/I3
    SLICE_X12Y162        LUT6 (Prop_LUT6_I3_O)        0.163     6.219 f  x9_mul/u5/shift_out_reg[47]_i_35__15/O
                         net (fo=6, routed)           0.264     6.483    x9_mul/u5/n_44_shift_out_reg[47]_i_35__15
    SLICE_X12Y166                                                     f  x9_mul/u5/out_o1[0]_i_14__8/I2
    SLICE_X12Y166        LUT6 (Prop_LUT6_I2_O)        0.035     6.518 r  x9_mul/u5/out_o1[0]_i_14__8/O
                         net (fo=2, routed)           0.120     6.638    x9_mul/u5/n_44_out_o1[0]_i_14__8
    SLICE_X12Y168                                                     r  x9_mul/u5/out_o1[0]_i_3__15/I3
    SLICE_X12Y168        LUT4 (Prop_LUT4_I3_O)        0.035     6.673 r  x9_mul/u5/out_o1[0]_i_3__15/O
                         net (fo=2, routed)           0.285     6.958    x9_mul/u4/u7/p_0_in51_in[0]
    SLICE_X13Y167                                                     r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/DI[0]
    SLICE_X13Y167        CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.330     7.288 r  x9_mul/u4/u7/out_o1_reg[0]_i_4__8/CO[7]
                         net (fo=1, routed)           0.000     7.288    x9_mul/u4/u7/n_44_out_o1_reg[0]_i_4__8
    SLICE_X13Y168                                                     r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CI
    SLICE_X13Y168        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     7.331 r  x9_mul/u4/u7/out_o1_reg[15]_i_3__8/CO[7]
                         net (fo=1, routed)           0.000     7.331    x9_mul/u4/u7/n_44_out_o1_reg[15]_i_3__8
    SLICE_X13Y169                                                     r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/CI
    SLICE_X13Y169        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     7.513 r  x9_mul/u4/u7/out_o1_reg[25]_i_2__8/O[7]
                         net (fo=13, routed)          0.327     7.840    x9_mul/u5/fract_out_pl1[1]
    SLICE_X14Y166                                                     r  x9_mul/u5/out_o1[21]_i_3__15/I4
    SLICE_X14Y166        LUT6 (Prop_LUT6_I4_O)        0.102     7.942 r  x9_mul/u5/out_o1[21]_i_3__15/O
                         net (fo=22, routed)          0.295     8.237    x9_mul/u5/n_44_out_o1[21]_i_3__15
    SLICE_X15Y168                                                     r  x9_mul/u5/out_o1[20]_i_1__17/I0
    SLICE_X15Y168        LUT6 (Prop_LUT6_I0_O)        0.155     8.392 r  x9_mul/u5/out_o1[20]_i_1__17/O
                         net (fo=1, routed)           0.041     8.433    x9_mul/n_176_u5
    SLICE_X15Y168        FDRE                                         r  x9_mul/out_o1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      5.500     5.500 r  
    G9                                                0.000     5.500 r  clock
                         net (fo=0)                   0.000     5.500    clock_IBUF_inst/I
    G9                                                                r  clock_IBUF_inst/INBUF_INST/PAD
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     5.718 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     5.745    clock_IBUF_inst/OUT
    G9                                                                r  clock_IBUF_inst/IBUFCTRL_INST/I
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.745 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.268     6.013    clock_IBUF
    BUFGCE_X1Y48                                                      r  clock_IBUF_BUFG_inst/I
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.059     6.072 r  clock_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=4354, routed)        1.783     7.855    x9_mul/clock_IBUF_BUFG
    SLICE_X15Y168                                                     r  x9_mul/out_o1_reg[20]/C
                         clock pessimism              0.493     8.349    
                         clock uncertainty           -0.035     8.313    
    SLICE_X15Y168        FDRE (Setup_FDRE_C_D)        0.047     8.360    x9_mul/out_o1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 -0.072    




