// Seed: 1171776335
module module_0 (
    output logic id_0,
    input  logic id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  assign id_4 = id_1;
  logic id_5;
  assign id_0 = ~id_3;
  type_13(
      1, 1'b0
  );
  logic id_6;
endmodule
