* Z:\mnt\design.r\spice\examples\7820.asc
M쬞1 N020 N021 0 0 BSC031N06NS3
M쬞2 OUT N018 N020 N020 BSC031N06NS3
M쬞3 N006 N008 OUT OUT BSC034N03LS
R1 OUT N013 10
C1 N013 0 .1
C2 N016 N020 1
C3 N007 OUT 1
C4 N003 N006 .1
D1 N009 N016 CMDSH2-3
D2 N016 N007 CMDSH2-3
D3 N007 N003 CMDSH2-3
C5 N009 0 4.7
R2 IN N001 5m
V1 IN 0 24
C6 N005 0 .1
R3 N012 N009 10K
R4 N015 N009 10K
R5 N017 0 40K
R6 N010 N009 10K
C7 OUT 0 10
C8 N006 N020 10 x6
R7 N001 N002 100
C9 N002 IN .1
M쬞4 OUT N014 N011 N011 BSC034N03LS
R8 N014 N019 10K
C10 N019 0 10n
R9 N019 N007 200K
M쬞5 N001 N004 N006 N006 BSC100N06LS3
XU1 N005 N012 NC_01 N017 N001 N019 N015 N010 N009 N021 N020 N018 N016 N013 OUT N008 N007 N006 N004 N003 N001 N002 IN 0 NC_02 LTC7820
Rload N011 0 2.5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 28m startup
* Load connected \nafter startup
.lib LTC7820.sub
.backanno
.end
