library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity or4 is
    Port (
        A : in STD_LOGIC;
        B : in STD_LOGIC;
        C : in STD_LOGIC;
        D : in STD_LOGIC;
        Y : out STD_LOGIC
    );
end or4;

architecture Behavioral of or4 is
begin
    Y <= A or B or C or D;
end Behavioral;
