{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Tue, 01 Oct 2024 02:24:42 GMT",
  "items": [
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,228",
      "forks": "688",
      "addStars": "4",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "efabless/caravel_user_project",
      "url": "https://github.com/efabless/caravel_user_project",
      "description": "https://caravel-user-project.readthedocs.io",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "180",
      "forks": "330",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/42048757?s=40&v=4",
          "name": "jeffdi",
          "url": "https://github.com/jeffdi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/67271180?s=40&v=4",
          "name": "marwaneltoukhy",
          "url": "https://github.com/marwaneltoukhy"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25064257?s=40&v=4",
          "name": "Manarabdelaty",
          "url": "https://github.com/Manarabdelaty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/12303699?s=40&v=4",
          "name": "kareefardi",
          "url": "https://github.com/kareefardi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47463234?s=40&v=4",
          "name": "a-omla",
          "url": "https://github.com/a-omla"
        }
      ]
    },
    {
      "title": "olofk/serv",
      "url": "https://github.com/olofk/serv",
      "description": "SERV - The SErial RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,401",
      "forks": "184",
      "addStars": "7",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6585129?s=40&v=4",
          "name": "trabucayre",
          "url": "https://github.com/trabucayre"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/82087831?s=40&v=4",
          "name": "Abdulwadoodd",
          "url": "https://github.com/Abdulwadoodd"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/299017?s=40&v=4",
          "name": "wallento",
          "url": "https://github.com/wallento"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/789580?s=40&v=4",
          "name": "Martoni",
          "url": "https://github.com/Martoni"
        }
      ]
    },
    {
      "title": "riscv-mcu/e203_hbirdv2",
      "url": "https://github.com/riscv-mcu/e203_hbirdv2",
      "description": "The Ultra-Low Power RISC-V Core",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,215",
      "forks": "338",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13828612?s=40&v=4",
          "name": "hucan7",
          "url": "https://github.com/hucan7"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1538922?s=40&v=4",
          "name": "fanghuaqi",
          "url": "https://github.com/fanghuaqi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/144345?s=40&v=4",
          "name": "Carton",
          "url": "https://github.com/Carton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/766788?s=40&v=4",
          "name": "howard0su",
          "url": "https://github.com/howard0su"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1916518?s=40&v=4",
          "name": "Icenowy",
          "url": "https://github.com/Icenowy"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,077",
      "forks": "748",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "lnis-uofu/OpenFPGA",
      "url": "https://github.com/lnis-uofu/OpenFPGA",
      "description": "An Open-source FPGA IP Generator",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "820",
      "forks": "160",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11499826?s=40&v=4",
          "name": "tangxifan",
          "url": "https://github.com/tangxifan"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6169914?s=40&v=4",
          "name": "ganeshgore",
          "url": "https://github.com/ganeshgore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43420516?s=40&v=4",
          "name": "BaudouinChauviere",
          "url": "https://github.com/BaudouinChauviere"
        }
      ]
    },
    {
      "title": "sheldonucr/ucr-eecs168-lab",
      "url": "https://github.com/sheldonucr/ucr-eecs168-lab",
      "description": "The lab schedules for EECS168 at UC Riverside",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "475",
      "forks": "32",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/16601970?s=40&v=4",
          "name": "craje92",
          "url": "https://github.com/craje92"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33165412?s=40&v=4",
          "name": "hzhou012",
          "url": "https://github.com/hzhou012"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22084012?s=40&v=4",
          "name": "hzhouplus",
          "url": "https://github.com/hzhouplus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/22083843?s=40&v=4",
          "name": "psythefirst",
          "url": "https://github.com/psythefirst"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/49456654?s=40&v=4",
          "name": "jinweizhang001",
          "url": "https://github.com/jinweizhang001"
        }
      ]
    }
  ]
}