#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jan  4 17:25:27 2023
# Process ID: 13616
# Current directory: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24400 D:\1111\DCCDL\final project\vivado\SDF_64points_FFT\SDF_64points_FFT.xpr
# Log file: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/vivado.log
# Journal file: D:/1111/DCCDL/final project/vivado/SDF_64points_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/1111/DCCDL/final project/vivado/SDF_64points_FFT/SDF_64points_FFT.xpr}
update_compile_order -fileset sources_1
close_project
open_project {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fft_two_stage_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_files -from_files {{D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/fft_two_stage_top.v}} -to_files {{D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/fft_top.v}} -filesets [get_filesets *]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
run 1000 ns
run 1000 ns
close_sim
close [ open {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/three_stage_top.v} w ]
add_files {{D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/three_stage_top.v}}
update_compile_order -fileset sources_1
close [ open {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/stage_3.v} w ]
add_files {{D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/stage_3.v}}
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
relaunch_sim
run 1000 ns
close_sim
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
close [ open {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/butterfly_radix4_3.v} w ]
add_files {{D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sources_1/new/butterfly_radix4_3.v}}
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
relaunch_sim
run 1000 ns
close_sim
launch_simulation
open_wave_config {D:/1111/DCCDL/final project/vivado/at_lab/at_lab.srcs/sim_1/imports/SDF_64points_FFT/butterfly_test_tb_time_synth.wcfg}
source stage1_tb.tcl
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
relaunch_sim
run 1000 ns
close_sim
