<stg><name>rdc_mont.138</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %u_024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_024"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %v_025 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_025"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %mc_offset2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mc_offset2

]]></Node>
<StgValue><ssdm name="mc_offset2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %mc_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mc_offset

]]></Node>
<StgValue><ssdm name="mc_offset_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %t_30_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_30_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %u_46_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_46_loc"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %v_90_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_90_loc"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %t_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="t_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %u_54_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="u_54_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %v_86_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_86_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32">
<![CDATA[
entry:11 %trunc_ln172 = trunc i32 %mc_offset_read

]]></Node>
<StgValue><ssdm name="trunc_ln172"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
entry:12 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7" op_3_bw="3" op_4_bw="1">
<![CDATA[
entry:13 %call_ln172 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_180_1, i64 %mc, i7 %tmp_s, i3 %trunc_ln172, i1 %mc_offset2_read

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:14 %store_ln178 = store i64 0, i64 %v_025

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:15 %store_ln178 = store i64 0, i64 %u_024

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:16 %store_ln177 = store i4 0, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="7" op_3_bw="3" op_4_bw="1">
<![CDATA[
entry:13 %call_ln172 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_180_1, i64 %mc, i7 %tmp_s, i3 %trunc_ln172, i1 %mc_offset2_read

]]></Node>
<StgValue><ssdm name="call_ln172"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:17 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:0 %i = load i4 %i_11

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:1 %u_75 = load i64 %u_024

]]></Node>
<StgValue><ssdm name="u_75"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3:2 %v_86 = load i64 %v_025

]]></Node>
<StgValue><ssdm name="v_86"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:3 %icmp_ln184 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3:4 %add_ln184 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3:5 %br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:0 %trunc_ln184 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln184"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:4 %zext_ln185_9 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185_9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:5 %add_ln185 = add i4 %zext_ln185_9, i4 14

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="3" op_6_bw="1" op_7_bw="64" op_8_bw="3" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:6 %call_ln184 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_185_3, i64 %v_86, i64 %u_75, i3 %trunc_ln184, i4 %add_ln185, i3 %trunc_ln172, i1 %mc_offset2_read, i64 %mc, i3 %trunc_ln184, i64 %v_86_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:34 %store_ln177 = store i4 %add_ln184, i4 %i_11

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
for.body56.preheader:0 %count = alloca i32 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:1 %u = alloca i32 1

]]></Node>
<StgValue><ssdm name="u"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="32">
<![CDATA[
for.body56.preheader:2 %v_56 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_56"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:3 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="32">
<![CDATA[
for.body56.preheader:4 %i_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:5 %store_ln177 = store i4 8, i4 %i_12

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.preheader:6 %store_ln0 = store i4 1, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:7 %store_ln178 = store i64 %v_86, i64 %v_56

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.preheader:8 %store_ln178 = store i64 %u_75, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.preheader:9 %store_ln177 = store i32 3, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
for.body56.preheader:10 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:3 %zext_ln185 = zext i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="zext_ln185"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="4" op_5_bw="3" op_6_bw="1" op_7_bw="64" op_8_bw="3" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:6 %call_ln184 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_185_3, i64 %v_86, i64 %u_75, i3 %trunc_ln184, i4 %add_ln185, i3 %trunc_ln172, i1 %mc_offset2_read, i64 %mc, i3 %trunc_ln184, i64 %v_86_loc, i64 %u_54_loc, i64 %t_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln184"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:10 %ma_addr_11 = getelementptr i64 %ma, i32 0, i32 %zext_ln185

]]></Node>
<StgValue><ssdm name="ma_addr_11"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:11 %ma_load_11 = load i4 %ma_addr_11

]]></Node>
<StgValue><ssdm name="ma_load_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:7 %v_86_loc_load = load i64 %v_86_loc

]]></Node>
<StgValue><ssdm name="v_86_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="4">
<![CDATA[
VITIS_LOOP_185_3.split:11 %ma_load_11 = load i4 %ma_addr_11

]]></Node>
<StgValue><ssdm name="ma_load_11"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:12 %v_87 = add i64 %ma_load_11, i64 %v_86_loc_load

]]></Node>
<StgValue><ssdm name="v_87"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:8 %u_54_loc_load = load i64 %u_54_loc

]]></Node>
<StgValue><ssdm name="u_54_loc_load"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:9 %t_loc_load = load i64 %t_loc

]]></Node>
<StgValue><ssdm name="t_loc_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:13 %xor_ln105 = xor i64 %v_86_loc_load, i64 %v_87

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:14 %xor_ln105_165 = xor i64 %ma_load_11, i64 %v_86_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_165"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:15 %or_ln105 = or i64 %xor_ln105_165, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:16 %xor_ln105_166 = xor i64 %or_ln105, i64 %v_87

]]></Node>
<StgValue><ssdm name="xor_ln105_166"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:17 %carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_166, i32 63

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:18 %zext_ln105 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:19 %v_92 = add i64 %u_54_loc_load, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="v_92"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:20 %bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_92, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:21 %xor_ln105_167 = xor i1 %bit_sel1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_167"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:22 %trunc_ln105 = trunc i64 %v_92

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
VITIS_LOOP_185_3.split:23 %xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_167, i63 %trunc_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_s"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:24 %and_ln105 = and i64 %u_54_loc_load, i64 %xor_ln105_s

]]></Node>
<StgValue><ssdm name="and_ln105"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:25 %carry_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63

]]></Node>
<StgValue><ssdm name="carry_47"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="1">
<![CDATA[
VITIS_LOOP_185_3.split:26 %zext_ln105_46 = zext i1 %carry_47

]]></Node>
<StgValue><ssdm name="zext_ln105_46"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:27 %u_80 = add i64 %t_loc_load, i64 %zext_ln105_46

]]></Node>
<StgValue><ssdm name="u_80"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
VITIS_LOOP_185_3.split:28 %tmp_102 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 %trunc_ln184

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
VITIS_LOOP_185_3.split:29 %zext_ln196 = zext i7 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln196"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_185_3.split:30 %mc_addr = getelementptr i64 %mc, i32 0, i32 %zext_ln196

]]></Node>
<StgValue><ssdm name="mc_addr"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="7" op_2_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:31 %store_ln196 = store i64 %v_87, i7 %mc_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:32 %store_ln178 = store i64 %v_92, i64 %v_025

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_185_3.split:1 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:2 %specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln184"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:33 %store_ln178 = store i64 %u_80, i64 %u_024

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_185_3.split:35 %br_ln184 = br void %VITIS_LOOP_185_3

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56:0 %i_20 = load i4 %i_12

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56:1 %icmp_ln202 = icmp_eq  i4 %i_20, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body56:2 %br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body56.split:0 %count_load = load i32 %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:8 %icmp_ln203 = icmp_ne  i32 %count_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:9 %add_ln204 = add i32 %count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:10 %count_9 = select i1 %icmp_ln203, i32 %add_ln204, i32 0

]]></Node>
<StgValue><ssdm name="count_9"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body56.split:11 %sub66 = sub i32 8, i32 %count_9

]]></Node>
<StgValue><ssdm name="sub66"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:39 %add_ln202 = add i4 %i_20, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:41 %store_ln177 = store i4 %add_ln202, i4 %i_12

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:45 %store_ln177 = store i32 %count_9, i32 %count

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:1 %ma_addr = getelementptr i64 %ma, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="ma_addr"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:1 %u_load = load i64 %u

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:2 %v_56_load_4 = load i64 %v_56

]]></Node>
<StgValue><ssdm name="v_56_load_4"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body56.split:3 %indvars_iv_load = load i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:4 %trunc_ln202 = trunc i4 %indvars_iv_load

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="4">
<![CDATA[
for.body56.split:5 %trunc_ln202_10 = trunc i4 %i_20

]]></Node>
<StgValue><ssdm name="trunc_ln202_10"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="7" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_4, i64 %u_load, i32 %sub66, i7 %tmp_s, i64 %mc, i3 %trunc_ln202_10, i64 %v_90_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body56.split:40 %add_ln202_6 = add i4 %indvars_iv_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln202_6"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:42 %store_ln202 = store i4 %add_ln202_6, i4 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="7" op_6_bw="64" op_7_bw="3" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="0">
<![CDATA[
for.body56.split:12 %call_ln202 = call void @rdc_mont.138_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_56_load_4, i64 %u_load, i32 %sub66, i7 %tmp_s, i64 %mc, i3 %trunc_ln202_10, i64 %v_90_loc, i64 %u_46_loc, i64 %t_30_loc, i64 %p503p1_1

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
for.body56.split:16 %zext_ln214 = zext i4 %i_20

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:17 %ma_addr_12 = getelementptr i64 %ma, i32 0, i32 %zext_ln214

]]></Node>
<StgValue><ssdm name="ma_addr_12"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_12 = load i4 %ma_addr_12

]]></Node>
<StgValue><ssdm name="ma_load_12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:13 %v_90_loc_load = load i64 %v_90_loc

]]></Node>
<StgValue><ssdm name="v_90_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="4">
<![CDATA[
for.body56.split:18 %ma_load_12 = load i4 %ma_addr_12

]]></Node>
<StgValue><ssdm name="ma_load_12"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:19 %v_90 = add i64 %ma_load_12, i64 %v_90_loc_load

]]></Node>
<StgValue><ssdm name="v_90"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:14 %u_46_loc_load = load i64 %u_46_loc

]]></Node>
<StgValue><ssdm name="u_46_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.body56.split:15 %t_30_loc_load = load i64 %t_30_loc

]]></Node>
<StgValue><ssdm name="t_30_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:20 %xor_ln105_168 = xor i64 %v_90_loc_load, i64 %v_90

]]></Node>
<StgValue><ssdm name="xor_ln105_168"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:21 %xor_ln105_169 = xor i64 %ma_load_12, i64 %v_90_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln105_169"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:22 %or_ln105_29 = or i64 %xor_ln105_169, i64 %xor_ln105_168

]]></Node>
<StgValue><ssdm name="or_ln105_29"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:23 %xor_ln105_170 = xor i64 %or_ln105_29, i64 %v_90

]]></Node>
<StgValue><ssdm name="xor_ln105_170"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:24 %carry_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_170, i32 63

]]></Node>
<StgValue><ssdm name="carry_48"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:25 %zext_ln105_47 = zext i1 %carry_48

]]></Node>
<StgValue><ssdm name="zext_ln105_47"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:26 %tempReg = add i64 %u_46_loc_load, i64 %zext_ln105_47

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body56.split:27 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body56.split:28 %xor_ln105_171 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln105_171"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
for.body56.split:29 %trunc_ln105_31 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln105_31"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.body56.split:30 %xor_ln105_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_171, i63 %trunc_ln105_31

]]></Node>
<StgValue><ssdm name="xor_ln105_8"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:31 %and_ln105_9 = and i64 %u_46_loc_load, i64 %xor_ln105_8

]]></Node>
<StgValue><ssdm name="and_ln105_9"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body56.split:32 %carry_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_9, i32 63

]]></Node>
<StgValue><ssdm name="carry_49"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1">
<![CDATA[
for.body56.split:33 %zext_ln105_48 = zext i1 %carry_49

]]></Node>
<StgValue><ssdm name="zext_ln105_48"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body56.split:34 %t = add i64 %t_30_loc_load, i64 %zext_ln105_48

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.body56.split:35 %tmp_104 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 %trunc_ln202_10

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="7">
<![CDATA[
for.body56.split:36 %zext_ln217 = zext i7 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln217"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body56.split:37 %mc_addr_10 = getelementptr i64 %mc, i32 0, i32 %zext_ln217

]]></Node>
<StgValue><ssdm name="mc_addr_10"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="64" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body56.split:38 %store_ln217 = store i64 %v_90, i7 %mc_addr_10

]]></Node>
<StgValue><ssdm name="store_ln217"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:43 %store_ln178 = store i64 %tempReg, i64 %v_56

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body56.split:6 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body56.split:7 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body56.split:44 %store_ln178 = store i64 %t, i64 %u

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
for.body56.split:46 %br_ln202 = br void %for.body56

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="4">
<![CDATA[
for.end120:2 %ma_load = load i4 %ma_addr

]]></Node>
<StgValue><ssdm name="ma_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.end120:0 %v_56_load = load i64 %v_56

]]></Node>
<StgValue><ssdm name="v_56_load"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end120:3 %v = add i64 %ma_load, i64 %v_56_load

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="1" op_3_bw="3">
<![CDATA[
for.end120:4 %tmp_103 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i1.i3, i3 %trunc_ln172, i1 %mc_offset2_read, i3 7

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="7">
<![CDATA[
for.end120:5 %zext_ln223 = zext i7 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end120:6 %mc_addr_9 = getelementptr i64 %mc, i32 0, i32 %zext_ln223

]]></Node>
<StgValue><ssdm name="mc_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
for.end120:7 %store_ln223 = store i64 %v, i7 %mc_addr_9

]]></Node>
<StgValue><ssdm name="store_ln223"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
for.end120:8 %ret_ln224 = ret

]]></Node>
<StgValue><ssdm name="ret_ln224"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
