Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:00:19 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.094        0.000                      0                 1605        0.041        0.000                      0                 1605        3.225        0.000                       0                   666  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.094        0.000                      0                 1605        0.041        0.000                      0                 1605        3.225        0.000                       0                   666  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.581ns (22.476%)  route 2.004ns (77.524%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm6/clk
    SLICE_X44Y45         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm6/out_reg[0]/Q
                         net (fo=14, routed)          0.303     0.434    fsm6/out_reg_n_0_[0]
    SLICE_X45Y45         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     0.603 r  fsm6/E_int0_0_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.217     0.820    fsm7/done_buf_reg[0]_0
    SLICE_X44Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.883 f  fsm7/E_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=6, routed)           0.177     1.060    fsm5/done_buf_reg[0]
    SLICE_X45Y44         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.177 r  fsm5/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.636     1.813    E_int_read0_0/mult_pipe2_go
    SLICE_X43Y46         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     1.949 r  E_int_read0_0/out_tmp_reg_i_21__0/O
                         net (fo=2, routed)           0.671     2.620    mult_pipe2/out_tmp_reg/A[12]
    DSP48E2_X4Y16        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp_reg/DSP_A_B_DATA_INST/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe2/out_tmp_reg/CLK
    DSP48E2_X4Y16        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y16        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[12])
                                                     -0.295     6.714    mult_pipe2/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.714    
                         arrival time                          -2.620    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 0.627ns (24.743%)  route 1.907ns (75.257%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm6/clk
    SLICE_X44Y45         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm6/out_reg[0]/Q
                         net (fo=14, routed)          0.303     0.434    fsm6/out_reg_n_0_[0]
    SLICE_X45Y45         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     0.603 r  fsm6/E_int0_0_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.217     0.820    fsm7/done_buf_reg[0]_0
    SLICE_X44Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.883 f  fsm7/E_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=6, routed)           0.177     1.060    fsm5/done_buf_reg[0]
    SLICE_X45Y44         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.177 r  fsm5/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.841     2.018    F_int_read0_0/mult_pipe2_go
    SLICE_X42Y42         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     2.200 r  F_int_read0_0/out_tmp0_i_11__0/O
                         net (fo=1, routed)           0.369     2.569    mult_pipe2/out_tmp0/A[6]
    DSP48E2_X4Y17        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe2/out_tmp0/CLK
    DSP48E2_X4Y17        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.311     6.698    mult_pipe2/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.569    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.643ns (25.618%)  route 1.867ns (74.382%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.035     0.035    fsm6/clk
    SLICE_X44Y45         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm6/out_reg[0]/Q
                         net (fo=14, routed)          0.303     0.434    fsm6/out_reg_n_0_[0]
    SLICE_X45Y45         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.169     0.603 r  fsm6/E_int0_0_addr0[3]_INST_0_i_15/O
                         net (fo=4, routed)           0.217     0.820    fsm7/done_buf_reg[0]_0
    SLICE_X44Y45         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.063     0.883 f  fsm7/E_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=6, routed)           0.177     1.060    fsm5/done_buf_reg[0]
    SLICE_X45Y44         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.117     1.177 r  fsm5/done_buf[0]_i_1__0/O
                         net (fo=118, routed)         0.841     2.018    F_int_read0_0/mult_pipe2_go
    SLICE_X42Y42         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     2.216 r  F_int_read0_0/out_tmp0_i_2__0/O
                         net (fo=1, routed)           0.329     2.545    mult_pipe2/out_tmp0/A[15]
    DSP48E2_X4Y17        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe2/out_tmp0/CLK
    DSP48E2_X4Y17        DSP_A_B_DATA                                 r  mult_pipe2/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y17        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.311     6.698    mult_pipe2/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  4.153    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 fsm1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.578ns (23.129%)  route 1.921ns (76.871%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.037     0.037    fsm1/clk
    SLICE_X43Y49         FDRE                                         r  fsm1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     0.134 f  fsm1/out_reg[0]/Q
                         net (fo=11, routed)          0.249     0.383    fsm1/Q[0]
    SLICE_X44Y49         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     0.557 f  fsm1/A_int0_0_addr0[3]_INST_0_i_8/O
                         net (fo=2, routed)           0.181     0.738    fsm1/out_reg[0]_1
    SLICE_X43Y49         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     0.802 f  fsm1/E_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=9, routed)           0.260     1.062    fsm0/out_reg[3]
    SLICE_X43Y52         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     1.128 f  fsm0/out_tmp_reg_i_34/O
                         net (fo=78, routed)          0.960     2.088    A_int_read0_0/DSP_A_B_DATA_INST
    SLICE_X42Y65         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.177     2.265 r  A_int_read0_0/out_tmp_reg__0_i_9/O
                         net (fo=1, routed)           0.271     2.536    mult_pipe0/out_tmp_reg__0/B[6]
    DSP48E2_X4Y26        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe0/out_tmp_reg__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.075     0.075    mult_pipe0/out_tmp0/CLK
    DSP48E2_X4Y25        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    mult_pipe0/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y25        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  mult_pipe0/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    mult_pipe0/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y25        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  mult_pipe0/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    mult_pipe0/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y25        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  mult_pipe0/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    mult_pipe0/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  mult_pipe0/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    mult_pipe0/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    mult_pipe0/out_tmp_reg__0/PCIN[47]
    DSP48E2_X4Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     2.824 r  mult_pipe0/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     2.824    mult_pipe0/out_tmp_reg__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[0])
                                                      0.010     7.019    mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.075     0.075    mult_pipe0/out_tmp0/CLK
    DSP48E2_X4Y25        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    mult_pipe0/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y25        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  mult_pipe0/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    mult_pipe0/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y25        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  mult_pipe0/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    mult_pipe0/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y25        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  mult_pipe0/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    mult_pipe0/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  mult_pipe0/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    mult_pipe0/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    mult_pipe0/out_tmp_reg__0/PCIN[47]
    DSP48E2_X4Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[10])
                                                      0.698     2.824 r  mult_pipe0/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.824    mult_pipe0/out_tmp_reg__0/DSP_ALU.ALU_OUT<10>
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010     7.019    mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.075     0.075    mult_pipe0/out_tmp0/CLK
    DSP48E2_X4Y25        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    mult_pipe0/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y25        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  mult_pipe0/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    mult_pipe0/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y25        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  mult_pipe0/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    mult_pipe0/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y25        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  mult_pipe0/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    mult_pipe0/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  mult_pipe0/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    mult_pipe0/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    mult_pipe0/out_tmp_reg__0/PCIN[47]
    DSP48E2_X4Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.698     2.824 r  mult_pipe0/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.824    mult_pipe0/out_tmp_reg__0/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010     7.019    mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.075     0.075    mult_pipe0/out_tmp0/CLK
    DSP48E2_X4Y25        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    mult_pipe0/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y25        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  mult_pipe0/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    mult_pipe0/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y25        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  mult_pipe0/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    mult_pipe0/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y25        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  mult_pipe0/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    mult_pipe0/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  mult_pipe0/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    mult_pipe0/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    mult_pipe0/out_tmp_reg__0/PCIN[47]
    DSP48E2_X4Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[12])
                                                      0.698     2.824 r  mult_pipe0/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     2.824    mult_pipe0/out_tmp_reg__0/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010     7.019    mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.075     0.075    mult_pipe0/out_tmp0/CLK
    DSP48E2_X4Y25        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    mult_pipe0/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y25        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  mult_pipe0/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    mult_pipe0/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y25        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  mult_pipe0/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    mult_pipe0/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y25        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  mult_pipe0/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    mult_pipe0/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  mult_pipe0/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    mult_pipe0/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    mult_pipe0/out_tmp_reg__0/PCIN[47]
    DSP48E2_X4Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.698     2.824 r  mult_pipe0/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     2.824    mult_pipe0/out_tmp_reg__0/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010     7.019    mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 2.707ns (98.472%)  route 0.042ns (1.528%))
  Logic Levels:           6  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.075ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.075     0.075    mult_pipe0/out_tmp0/CLK
    DSP48E2_X4Y25        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X4Y25        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.263     0.338 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.338    mult_pipe0/out_tmp0/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X4Y25        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.092     0.430 r  mult_pipe0/out_tmp0/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.430    mult_pipe0/out_tmp0/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X4Y25        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.737     1.167 f  mult_pipe0/out_tmp0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     1.167    mult_pipe0/out_tmp0/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y25        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     1.226 r  mult_pipe0/out_tmp0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     1.226    mult_pipe0/out_tmp0/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     1.925 f  mult_pipe0/out_tmp0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.925    mult_pipe0/out_tmp0/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     2.084 r  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.042     2.126    mult_pipe0/out_tmp_reg__0/PCIN[47]
    DSP48E2_X4Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     2.824 r  mult_pipe0/out_tmp_reg__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.824    mult_pipe0/out_tmp_reg__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=713, unset)          0.044     7.044    mult_pipe0/out_tmp_reg__0/CLK
    DSP48E2_X4Y26        DSP_OUTPUT                                   r  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y26        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010     7.019    mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.824    
  -------------------------------------------------------------------
                         slack                                  4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.038ns (40.860%)  route 0.055ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    mult_pipe2/clk
    SLICE_X43Y41         FDRE                                         r  mult_pipe2/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[9]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read2_0/Q[9]
    SLICE_X44Y41         FDRE                                         r  bin_read2_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    bin_read2_0/clk
    SLICE_X44Y41         FDRE                                         r  bin_read2_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y41         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (63.830%)  route 0.034ns (36.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    i0/clk
    SLICE_X44Y48         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i0/out_reg[2]/Q
                         net (fo=4, routed)           0.027     0.078    i0/Q[2]
    SLICE_X44Y48         LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.021     0.099 r  i0/out[3]_i_2__1/O
                         net (fo=1, routed)           0.007     0.106    i0/i0_in[3]
    SLICE_X44Y48         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    i0/clk
    SLICE_X44Y48         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y48         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.038ns (40.426%)  route 0.056ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    mult_pipe2/clk
    SLICE_X43Y41         FDRE                                         r  mult_pipe2/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[15]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read2_0/Q[15]
    SLICE_X44Y41         FDRE                                         r  bin_read2_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    bin_read2_0/clk
    SLICE_X44Y41         FDRE                                         r  bin_read2_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y41         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    mult_pipe2/clk
    SLICE_X44Y40         FDRE                                         r  mult_pipe2/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y40         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe2/out_reg[10]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read2_0/Q[10]
    SLICE_X44Y39         FDRE                                         r  bin_read2_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    bin_read2_0/clk
    SLICE_X44Y39         FDRE                                         r  bin_read2_0/out_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y39         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.500%)  route 0.036ns (37.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    i2/clk
    SLICE_X44Y47         FDRE                                         r  i2/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  i2/out_reg[2]/Q
                         net (fo=4, routed)           0.029     0.080    i2/Q[2]
    SLICE_X44Y47         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.101 r  i2/out[3]_i_2__2/O
                         net (fo=1, routed)           0.007     0.108    i2/i2_in[3]
    SLICE_X44Y47         FDRE                                         r  i2/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    i2/clk
    SLICE_X44Y47         FDRE                                         r  i2/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X44Y47         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    i2/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i1/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.059ns (60.825%)  route 0.038ns (39.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    i1/clk
    SLICE_X43Y44         FDRE                                         r  i1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  i1/out_reg[2]/Q
                         net (fo=4, routed)           0.031     0.082    i1/Q[2]
    SLICE_X43Y44         LUT5 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.021     0.103 r  i1/out[3]_i_2__5/O
                         net (fo=1, routed)           0.007     0.110    i1/i1_in[3]
    SLICE_X43Y44         FDRE                                         r  i1/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    i1/clk
    SLICE_X43Y44         FDRE                                         r  i1/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y44         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    i1/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    par_done_reg3/clk
    SLICE_X46Y45         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg3/par_done_reg3_out
    SLICE_X46Y45         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  par_done_reg3/out[0]_i_1__51/O
                         net (fo=1, routed)           0.016     0.109    par_reset1/out_reg[0]_2
    SLICE_X46Y45         FDRE                                         r  par_reset1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    par_reset1/clk
    SLICE_X46Y45         FDRE                                         r  par_reset1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bin_read2_0/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_2/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.041ns (41.414%)  route 0.058ns (58.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    bin_read2_0/clk
    SLICE_X44Y42         FDRE                                         r  bin_read2_0/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read2_0/out_reg[12]/Q
                         net (fo=1, routed)           0.058     0.111    v_2/out_reg[12]_1
    SLICE_X44Y41         FDRE                                         r  v_2/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    v_2/clk
    SLICE_X44Y41         FDRE                                         r  v_2/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y41         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_2/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.012     0.012    par_done_reg3/clk
    SLICE_X46Y45         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg3/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_reset1/par_done_reg3_out
    SLICE_X46Y45         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset1/out[0]_i_1__34/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg3/out_reg[0]_1
    SLICE_X46Y45         FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.018     0.018    par_done_reg3/clk
    SLICE_X46Y45         FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X46Y45         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 k0/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            k0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.013     0.013    k0/clk
    SLICE_X43Y53         FDRE                                         r  k0/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  k0/out_reg[1]/Q
                         net (fo=5, routed)           0.031     0.082    k0/k0_out[1]
    SLICE_X43Y53         LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     0.104 r  k0/out[2]_i_1__12/O
                         net (fo=1, routed)           0.008     0.112    k0/k0_in[2]
    SLICE_X43Y53         FDRE                                         r  k0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.019     0.019    k0/clk
    SLICE_X43Y53         FDRE                                         r  k0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X43Y53         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    k0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y24  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y26  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y14  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y15  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y16  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y18  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X44Y52   A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y61   A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X43Y61   A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X44Y61   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y52   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y52   A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y61   A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y61   A_int_read0_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y62   A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y62   A_int_read0_0/out_reg[13]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y52   A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y52   A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y61   A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y61   A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y61   A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X43Y61   A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X44Y61   A_int_read0_0/out_reg[12]/C



