{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701680220331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701680220331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 00:57:00 2023 " "Processing started: Mon Dec  4 00:57:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701680220331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680220331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680220331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701680220459 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701680220459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_FF-Behavioral " "Found design unit 1: T_FF-Behavioral" {  } { { "T_FF.vhd" "" { Text "D:/252/ReactionTimer/code/T_FF.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224927 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.vhd" "" { Text "D:/252/ReactionTimer/code/T_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-behavior " "Found design unit 1: D_FF-behavior" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224927 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "D:/252/ReactionTimer/code/D_FF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_FF-behavioral " "Found design unit 1: SR_FF-behavioral" {  } { { "SR_FF.vhd" "" { Text "D:/252/ReactionTimer/code/SR_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224928 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_FF " "Found entity 1: SR_FF" {  } { { "SR_FF.vhd" "" { Text "D:/252/ReactionTimer/code/SR_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_FF-behavioral " "Found design unit 1: JK_FF-behavioral" {  } { { "JK_FF.vhd" "" { Text "D:/252/ReactionTimer/code/JK_FF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224929 ""} { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.vhd" "" { Text "D:/252/ReactionTimer/code/JK_FF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pregister16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pregister16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRegister16-behavior " "Found design unit 1: PRegister16-behavior" {  } { { "PRegister16.vhd" "" { Text "D:/252/ReactionTimer/code/PRegister16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224929 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRegister16 " "Found entity 1: PRegister16" {  } { { "PRegister16.vhd" "" { Text "D:/252/ReactionTimer/code/PRegister16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32-behavior " "Found design unit 1: encoder32-behavior" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224930 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32 " "Found entity 1: encoder32" {  } { { "encoder32.vhd" "" { Text "D:/252/ReactionTimer/code/encoder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegDecoder-SegLogic " "Found design unit 1: SegDecoder-SegLogic" {  } { { "SegDecoder.vhd" "" { Text "D:/252/ReactionTimer/code/SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224930 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegDecoder " "Found entity 1: SegDecoder" {  } { { "SegDecoder.vhd" "" { Text "D:/252/ReactionTimer/code/SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PreScaler-behavior " "Found design unit 1: PreScaler-behavior" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224931 ""} { "Info" "ISGN_ENTITY_NAME" "1 PreScaler " "Found entity 1: PreScaler" {  } { { "PreScaler.vhd" "" { Text "D:/252/ReactionTimer/code/PreScaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavioral " "Found design unit 1: LFSR-behavioral" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224931 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "D:/252/ReactionTimer/code/LFSR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioral " "Found design unit 1: counter-behavioral" {  } { { "Counter.vhd" "" { Text "D:/252/ReactionTimer/code/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224932 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Counter.vhd" "" { Text "D:/252/ReactionTimer/code/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "react.vhd 2 1 " "Found 2 design units, including 1 entities, in source file react.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 react-behavior " "Found design unit 1: react-behavior" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224932 ""} { "Info" "ISGN_ENTITY_NAME" "1 React " "Found entity 1: React" {  } { { "React.vhd" "" { Text "D:/252/ReactionTimer/code/React.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701680224932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224932 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(22) " "VHDL syntax error at StateDetermination.vhd(22) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(28) " "VHDL syntax error at StateDetermination.vhd(28) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(31) " "VHDL syntax error at StateDetermination.vhd(31) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(37) " "VHDL syntax error at StateDetermination.vhd(37) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(40) " "VHDL syntax error at StateDetermination.vhd(40) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(46) " "VHDL syntax error at StateDetermination.vhd(46) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(49) " "VHDL syntax error at StateDetermination.vhd(49) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(55) " "VHDL syntax error at StateDetermination.vhd(55) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 55 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(58) " "VHDL syntax error at StateDetermination.vhd(58) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(64) " "VHDL syntax error at StateDetermination.vhd(64) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(67) " "VHDL syntax error at StateDetermination.vhd(67) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(73) " "VHDL syntax error at StateDetermination.vhd(73) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"If\";  expecting \"then\" StateDetermination.vhd(76) " "VHDL syntax error at StateDetermination.vhd(76) near text \"If\";  expecting \"then\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \"process\" StateDetermination.vhd(82) " "VHDL syntax error at StateDetermination.vhd(82) near text \"if\";  expecting \"process\"" {  } { { "StateDetermination.vhd" "" { Text "D:/252/ReactionTimer/code/StateDetermination.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statedetermination.vhd 0 0 " "Found 0 design units, including 0 entities, in source file statedetermination.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224933 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701680224995 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  4 00:57:04 2023 " "Processing ended: Mon Dec  4 00:57:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701680224995 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701680224995 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701680224995 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680224995 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 16 s 1  " "Quartus Prime Full Compilation was unsuccessful. 16 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701680225573 ""}
