{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676732362639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676732362639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 11:59:22 2023 " "Processing started: Sat Feb 18 11:59:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676732362639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676732362639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676732362639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676732362991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732363503 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732363503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676732363503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_display_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_display_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_display_paralelo-hardware " "Found design unit 1: Controlador_display_paralelo-hardware" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732363518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_display_paralelo " "Found entity 1: Controlador_display_paralelo" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732363518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676732363518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarme-hardware " "Found design unit 1: Alarme-hardware" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732363518 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarme " "Found entity 1: Alarme" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676732363518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676732363518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarme " "Elaborating entity \"Alarme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676732363565 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Alarme.vhd(513) " "Inferred latch for \"display\[0\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Alarme.vhd(513) " "Inferred latch for \"display\[1\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Alarme.vhd(513) " "Inferred latch for \"display\[2\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Alarme.vhd(513) " "Inferred latch for \"display\[3\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Alarme.vhd(513) " "Inferred latch for \"display\[4\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Alarme.vhd(513) " "Inferred latch for \"display\[5\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Alarme.vhd(513) " "Inferred latch for \"display\[6\]\" at Alarme.vhd(513)" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676732363581 "|Alarme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv7_seg Conv7_seg:show_display1 " "Elaborating entity \"Conv7_seg\" for hierarchy \"Conv7_seg:show_display1\"" {  } { { "Alarme.vhd" "show_display1" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676732363613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[0\] " "Latch display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[1\] " "Latch display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[2\] " "Latch display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[3\] " "Latch display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[4\] " "Latch display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[5\] " "Latch display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display\[6\] " "Latch display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enable1 " "Ports D and ENA on the latch are fed by the same signal enable1" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676732364286 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[0\] dado1\[0\]~_emulated dado1\[0\]~1 " "Register \"dado1\[0\]\" is converted into an equivalent circuit using register \"dado1\[0\]~_emulated\" and latch \"dado1\[0\]~1\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732364286 "|Alarme|dado1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[1\] dado1\[1\]~_emulated dado1\[1\]~5 " "Register \"dado1\[1\]\" is converted into an equivalent circuit using register \"dado1\[1\]~_emulated\" and latch \"dado1\[1\]~5\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732364286 "|Alarme|dado1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[2\] dado1\[2\]~_emulated dado1\[2\]~9 " "Register \"dado1\[2\]\" is converted into an equivalent circuit using register \"dado1\[2\]~_emulated\" and latch \"dado1\[2\]~9\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732364286 "|Alarme|dado1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dado1\[3\] dado1\[3\]~_emulated dado1\[3\]~13 " "Register \"dado1\[3\]\" is converted into an equivalent circuit using register \"dado1\[3\]~_emulated\" and latch \"dado1\[3\]~13\"" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1676732364286 "|Alarme|dado1[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1676732364286 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable1 Low " "Register enable1 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732364489 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable3 Low " "Register enable3 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732364489 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable2 Low " "Register enable2 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732364489 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "enable4 Low " "Register enable4 will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732364489 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "led_interface\[0\] Low " "Register led_interface\[0\] will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732364489 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "receiveing_data Low " "Register receiveing_data will power up to Low" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 56 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1676732364489 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1676732364489 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676732364599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676732365208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676732365208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "405 " "Implemented 405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676732365286 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676732365286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "383 " "Implemented 383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676732365286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676732365286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4615 " "Peak virtual memory: 4615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676732365317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 11:59:25 2023 " "Processing ended: Sat Feb 18 11:59:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676732365317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676732365317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676732365317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676732365317 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676732366552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676732366552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 11:59:26 2023 " "Processing started: Sat Feb 18 11:59:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676732366552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676732366552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Alarme -c Alarme " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Alarme -c Alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676732366552 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676732366661 ""}
{ "Info" "0" "" "Project  = Alarme" {  } {  } 0 0 "Project  = Alarme" 0 0 "Fitter" 0 0 1676732366661 ""}
{ "Info" "0" "" "Revision = Alarme" {  } {  } 0 0 "Revision = Alarme" 0 0 "Fitter" 0 0 1676732366661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676732366724 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Alarme EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Alarme\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676732366724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676732366755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676732366755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676732366755 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676732366833 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676732366849 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676732367021 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676732367021 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676732367021 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676732367021 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 899 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676732367021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 901 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676732367021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 903 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676732367021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 905 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676732367021 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "f:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 907 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676732367021 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676732367021 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676732367021 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarme.sdc " "Synopsys Design Constraints File file not found: 'Alarme.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\[5\]~17  from: dataa  to: combout " "Cell: display\[5\]~17  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676732367474 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676732367474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1s  " "Automatically promoted node clk_1s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1s~0 " "Destination node clk_1s~0" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 28 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 666 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 28 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676732367506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable4 " "Destination node enable4" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable3 " "Destination node enable3" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "enable2 " "Destination node enable2" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 40 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { enable2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 7 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 889 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676732367506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RESET~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_button\[2\] " "Destination node memory_button\[2\]" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_button[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_button\[3\] " "Destination node memory_button\[3\]" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_button[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_button\[1\] " "Destination node memory_button\[1\]" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_button[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory_button\[0\] " "Destination node memory_button\[0\]" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memory_button[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux_display.disp3~0 " "Destination node mux_display.disp3~0" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 45 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux_display.disp3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dado1\[0\]~2 " "Destination node dado1\[0\]~2" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dado1[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dado1\[1\]~6 " "Destination node dado1\[1\]~6" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dado1[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dado1\[2\]~10 " "Destination node dado1\[2\]~10" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dado1[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dado1\[3\]~14 " "Destination node dado1\[3\]~14" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 267 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dado1[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_1ms~0 " "Destination node clk_1ms~0" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 28 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 8 0 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 890 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676732367506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_1ms  " "Automatically promoted node clk_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 28 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676732367506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_10ms  " "Automatically promoted node clk_10ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_10ms~0 " "Destination node clk_10ms~0" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 28 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_10ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 668 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 28 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_10ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676732367506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display\[5\]~17  " "Automatically promoted node display\[5\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676732367506 ""}  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 513 -1 0 } } { "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[5]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676732367506 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676732367818 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676732368130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676732368146 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676732368146 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCL " "Node \"I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDA " "Node \"I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IR " "Node \"IR\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD1_RS " "Node \"LCD1_RS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD1_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD2_RW " "Node \"LCD2_RW\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD2_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD3_E " "Node \"LCD3_E\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD3_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D0\] " "Node \"LCD4\[D0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D1\] " "Node \"LCD4\[D1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D2\] " "Node \"LCD4\[D2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D3\] " "Node \"LCD4\[D3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D4\] " "Node \"LCD4\[D4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D5\] " "Node \"LCD4\[D5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D6\] " "Node \"LCD4\[D6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD4\[D7\] " "Node \"LCD4\[D7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD4\[D7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS_CLOCK " "Node \"PS_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS_DATA " "Node \"PS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_BS\[0\] " "Node \"SD_BS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_BS\[1\] " "Node \"SD_BS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_BS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CAS " "Node \"SD_CAS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CKE " "Node \"SD_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CS " "Node \"SD_CS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_LDQM " "Node \"SD_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_RAS " "Node \"SD_RAS\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_RAS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_UDQM " "Node \"SD_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WE " "Node \"SD_WE\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEG\[7\] " "Node \"SEG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[0\] " "Node \"S_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[10\] " "Node \"S_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[11\] " "Node \"S_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[1\] " "Node \"S_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[2\] " "Node \"S_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[3\] " "Node \"S_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[4\] " "Node \"S_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[5\] " "Node \"S_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[6\] " "Node \"S_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[7\] " "Node \"S_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[8\] " "Node \"S_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_A\[9\] " "Node \"S_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[0\] " "Node \"S_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[10\] " "Node \"S_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[11\] " "Node \"S_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[12\] " "Node \"S_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[13\] " "Node \"S_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[14\] " "Node \"S_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[15\] " "Node \"S_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[1\] " "Node \"S_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[2\] " "Node \"S_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[3\] " "Node \"S_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[4\] " "Node \"S_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[5\] " "Node \"S_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[6\] " "Node \"S_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[7\] " "Node \"S_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[8\] " "Node \"S_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "S_DQ\[9\] " "Node \"S_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B " "Node \"VGA_B\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G " "Node \"VGA_G\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HSYNC " "Node \"VGA_HSYNC\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R " "Node \"VGA_R\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VSYNC " "Node \"VGA_VSYNC\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VSYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676732368161 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1676732368161 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676732368161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676732369021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676732369178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676732369193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676732369865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676732369865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676732370209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "F:/Estudos/Contador_via_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676732371025 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676732371025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676732372511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676732372511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676732372511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676732372527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676732372589 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676732372777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676732372839 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676732373121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676732373498 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1676732373716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Estudos/Contador_via_VHDL/output_files/Alarme.fit.smsg " "Generated suppressed messages file F:/Estudos/Contador_via_VHDL/output_files/Alarme.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676732373810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676732374216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 11:59:34 2023 " "Processing ended: Sat Feb 18 11:59:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676732374216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676732374216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676732374216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676732374216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676732375140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676732375140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 11:59:34 2023 " "Processing started: Sat Feb 18 11:59:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676732375140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676732375140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Alarme -c Alarme " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Alarme -c Alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676732375140 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676732375859 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676732375874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4530 " "Peak virtual memory: 4530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676732376124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 11:59:36 2023 " "Processing ended: Sat Feb 18 11:59:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676732376124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676732376124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676732376124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676732376124 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676732376719 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676732377250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 18 11:59:36 2023 " "Processing started: Sat Feb 18 11:59:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676732377266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676732377266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Alarme -c Alarme " "Command: quartus_sta Alarme -c Alarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676732377266 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676732377375 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676732377500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676732377500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676732377531 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676732377531 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1676732377719 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Alarme.sdc " "Synopsys Design Constraints File file not found: 'Alarme.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676732377782 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_10ms clk_10ms " "create_clock -period 1.000 -name clk_10ms clk_10ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1s clk_1s " "create_clock -period 1.000 -name clk_1s clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1ms clk_1ms " "create_clock -period 1.000 -name clk_1ms clk_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name enable1 enable1 " "create_clock -period 1.000 -name enable1 enable1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377782 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\[5\]~17  from: datab  to: combout " "Cell: display\[5\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1676732377891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676732377891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377891 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676732377891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676732377907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676732377938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676732377938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.349 " "Worst-case setup slack is -5.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.349       -33.791 enable1  " "   -5.349       -33.791 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.376      -259.072 CLK_50  " "   -4.376      -259.072 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.713       -73.330 clk_1s  " "   -3.713       -73.330 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.106       -58.194 clk_10ms  " "   -3.106       -58.194 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.436       -78.458 clk_1ms  " "   -2.436       -78.458 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498        -4.910 RESET  " "   -1.498        -4.910 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732377938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.658 " "Worst-case hold slack is -2.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658       -17.212 enable1  " "   -2.658       -17.212 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606        -1.130 clk_1ms  " "   -0.606        -1.130 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187        -0.187 CLK_50  " "   -0.187        -0.187 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154         0.000 clk_10ms  " "    0.154         0.000 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 clk_1s  " "    0.453         0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532         0.000 RESET  " "    0.532         0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.141 " "Worst-case recovery slack is -0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141        -3.249 clk_1s  " "   -0.141        -3.249 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 CLK_50  " "    0.142         0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 clk_10ms  " "    0.193         0.000 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.066         0.000 clk_1ms  " "    1.066         0.000 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.158 " "Worst-case removal slack is -1.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.158       -23.116 clk_1ms  " "   -1.158       -23.116 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.545        -8.955 CLK_50  " "   -0.545        -8.955 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260        -8.698 clk_10ms  " "   -0.260        -8.698 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087         0.000 clk_1s  " "    0.087         0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732377954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -107.090 CLK_50  " "   -3.000      -107.090 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 RESET  " "   -3.000        -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -62.454 clk_1ms  " "   -1.487       -62.454 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 clk_10ms  " "   -1.487       -56.506 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 clk_1s  " "   -1.487       -38.662 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 enable1  " "    0.302         0.000 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732377969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676732378220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676732378251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676732378563 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\[5\]~17  from: datab  to: combout " "Cell: display\[5\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378641 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1676732378641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378657 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676732378673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676732378673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.253 " "Worst-case setup slack is -5.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.253       -32.866 enable1  " "   -5.253       -32.866 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.024      -236.839 CLK_50  " "   -4.024      -236.839 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.421       -66.710 clk_1s  " "   -3.421       -66.710 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851       -52.985 clk_10ms  " "   -2.851       -52.985 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174       -69.695 clk_1ms  " "   -2.174       -69.695 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.244        -4.006 RESET  " "   -1.244        -4.006 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732378673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.342 " "Worst-case hold slack is -2.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.342       -15.191 enable1  " "   -2.342       -15.191 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.543        -0.993 clk_1ms  " "   -0.543        -0.993 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224        -0.224 CLK_50  " "   -0.224        -0.224 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 clk_10ms  " "    0.161         0.000 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 clk_1s  " "    0.402         0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469         0.000 RESET  " "    0.469         0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.074 " "Worst-case recovery slack is -0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074        -1.619 clk_1s  " "   -0.074        -1.619 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155         0.000 CLK_50  " "    0.155         0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244         0.000 clk_10ms  " "    0.244         0.000 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.118         0.000 clk_1ms  " "    1.118         0.000 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732378688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.132 " "Worst-case removal slack is -1.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132       -22.640 clk_1ms  " "   -1.132       -22.640 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.613        -9.143 CLK_50  " "   -0.613        -9.143 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.235        -7.823 clk_10ms  " "   -0.235        -7.823 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 clk_1s  " "    0.097         0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -107.090 CLK_50  " "   -3.000      -107.090 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 RESET  " "   -3.000        -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -62.454 clk_1ms  " "   -1.487       -62.454 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -56.506 clk_10ms  " "   -1.487       -56.506 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -38.662 clk_1s  " "   -1.487       -38.662 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080         0.000 enable1  " "    0.080         0.000 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732378704 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676732379079 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: display\[5\]~17  from: datab  to: combout " "Cell: display\[5\]~17  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379282 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1676732379282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379282 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676732379282 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676732379282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.907 " "Worst-case setup slack is -1.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.907       -11.829 enable1  " "   -1.907       -11.829 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268       -66.015 CLK_50  " "   -1.268       -66.015 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.039       -17.081 clk_1s  " "   -1.039       -17.081 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771        -8.487 clk_10ms  " "   -0.771        -8.487 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463        -8.565 clk_1ms  " "   -0.463        -8.565 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -0.113 RESET  " "   -0.113        -0.113 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732379298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.354 " "Worst-case hold slack is -1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354        -8.966 enable1  " "   -1.354        -8.966 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453        -0.453 CLK_50  " "   -0.453        -0.453 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379        -0.703 clk_1ms  " "   -0.379        -0.703 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073         0.000 clk_10ms  " "    0.073         0.000 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk_1s  " "    0.186         0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 RESET  " "    0.203         0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.192 " "Worst-case recovery slack is -0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192        -4.849 clk_1s  " "   -0.192        -4.849 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055        -1.690 clk_10ms  " "   -0.055        -1.690 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289         0.000 clk_1ms  " "    0.289         0.000 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689         0.000 CLK_50  " "    0.689         0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732379313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.463 " "Worst-case removal slack is -0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463        -9.251 clk_1ms  " "   -0.463        -9.251 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.185        -4.916 CLK_50  " "   -0.185        -4.916 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110        -3.652 clk_10ms  " "   -0.110        -3.652 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 clk_1s  " "    0.034         0.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732379329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -80.055 CLK_50  " "   -3.000       -80.055 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 RESET  " "   -3.000        -3.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -42.000 clk_1ms  " "   -1.000       -42.000 clk_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -38.000 clk_10ms  " "   -1.000       -38.000 clk_10ms " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -26.000 clk_1s  " "   -1.000       -26.000 clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302         0.000 enable1  " "    0.302         0.000 enable1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676732379345 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676732380235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676732380235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676732380423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 18 11:59:40 2023 " "Processing ended: Sat Feb 18 11:59:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676732380423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676732380423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676732380423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676732380423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus II Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676732381157 ""}
