digraph "CFG for '_Z28same_num_channels_div_kernelPKfS0_Pfj' function" {
	label="CFG for '_Z28same_num_channels_div_kernelPKfS0_Pfj' function";

	Node0x61f4630 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = shl i32 %13, 1\l  %15 = ashr exact i32 %14, 1\l  %16 = icmp ult i32 %15, %3\l  br i1 %16, label %17, label %49\l|{<s0>T|<s1>F}}"];
	Node0x61f4630:s0 -> Node0x61f5220;
	Node0x61f4630:s1 -> Node0x61f67b0;
	Node0x61f5220 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = sext i32 %14 to i64\l  %19 = getelementptr inbounds float, float addrspace(1)* %0, i64 %18\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %21 = getelementptr inbounds float, float addrspace(1)* %1, i64 %18\l  %22 = load float, float addrspace(1)* %21, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %23 = fmul contract float %20, %22\l  %24 = add nuw nsw i32 %14, 1\l  %25 = sext i32 %24 to i64\l  %26 = getelementptr inbounds float, float addrspace(1)* %0, i64 %25\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = getelementptr inbounds float, float addrspace(1)* %1, i64 %25\l  %29 = load float, float addrspace(1)* %28, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fmul contract float %27, %29\l  %31 = fadd contract float %23, %30\l  %32 = fmul contract float %22, %22\l  %33 = fmul contract float %29, %29\l  %34 = fadd contract float %32, %33\l  %35 = fdiv contract float %31, %34\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 %18\l  store float %35, float addrspace(1)* %36, align 4, !tbaa !7\l  %37 = load float, float addrspace(1)* %26, align 4, !tbaa !7\l  %38 = load float, float addrspace(1)* %21, align 4, !tbaa !7\l  %39 = fmul contract float %37, %38\l  %40 = load float, float addrspace(1)* %19, align 4, !tbaa !7\l  %41 = load float, float addrspace(1)* %28, align 4, !tbaa !7\l  %42 = fmul contract float %40, %41\l  %43 = fsub contract float %39, %42\l  %44 = fmul contract float %38, %38\l  %45 = fmul contract float %41, %41\l  %46 = fadd contract float %44, %45\l  %47 = fdiv contract float %43, %46\l  %48 = getelementptr inbounds float, float addrspace(1)* %2, i64 %25\l  store float %47, float addrspace(1)* %48, align 4, !tbaa !7\l  br label %49\l}"];
	Node0x61f5220 -> Node0x61f67b0;
	Node0x61f67b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  ret void\l}"];
}
