
*** Running vivado
    with args -log system_top_eye.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_top_eye.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sat Dec 20 12:40:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_top_eye.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/utils_1/imports/synth_1/pc_eye.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/utils_1/imports/synth_1/pc_eye.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system_top_eye -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 92699
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1935.559 ; gain = 419.797 ; free physical = 1296 ; free virtual = 10412
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dmem_addr_out', assumed default net type 'wire' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/memory_stage_eye.sv:46]
INFO: [Synth 8-11241] undeclared symbol 'pc_src_select_s_e', assumed default net type 'wire' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/risc_v_eye_top.sv:178]
INFO: [Synth 8-6157] synthesizing module 'system_top_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/system_top_eye.sv:5]
INFO: [Synth 8-6157] synthesizing module 'risc_v_eye_top' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/risc_v_eye_top.sv:12]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/hazard_unit_eye.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/hazard_unit_eye.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pc_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pc_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/instruction_memory_eye.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/instruction_memory_eye.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'pc_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pc_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_if_id_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_if_id_eye.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_if_id_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_if_id_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'decode_stage_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/decode_stage_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'register_file_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/register_file_eye.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'register_file_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/register_file_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'immediate_extender_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/immediate_extender_eye.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'immediate_extender_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/immediate_extender_eye.sv:11]
WARNING: [Synth 8-689] width (32) of port connection 'instruction_in' does not match port width (25) of module 'immediate_extender_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/decode_stage_eye.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'decode_stage_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/decode_stage_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'control_unit_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:12]
WARNING: [Synth 8-151] case item 3'b101 is unreachable [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:227]
INFO: [Synth 8-226] default block is never used [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:227]
INFO: [Synth 8-6155] done synthesizing module 'control_unit_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_id_ex_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_id_ex_eye.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_id_ex_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_id_ex_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'execute_stage_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/execute_stage_eye.sv:13]
INFO: [Synth 8-6157] synthesizing module 'alu_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/alu_eye.sv:11]
WARNING: [Synth 8-151] case item 4'b0011 is unreachable [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/alu_eye.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'alu_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/alu_eye.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'execute_stage_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/execute_stage_eye.sv:13]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_ex_mem_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_ex_mem_eye.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_ex_mem_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_ex_mem_eye.sv:12]
INFO: [Synth 8-6157] synthesizing module 'memory_stage_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/memory_stage_eye.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'memory_stage_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/memory_stage_eye.sv:11]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_mem_wb_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_mem_wb_eye.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_mem_wb_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/pipeline_reg_mem_wb_eye.sv:11]
INFO: [Synth 8-6157] synthesizing module 'writeback_stage_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/writeback_stage_eye.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'writeback_stage_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/writeback_stage_eye.sv:12]
WARNING: [Synth 8-689] width (32) of port connection 'rd_addr_out' does not match port width (5) of module 'writeback_stage_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/risc_v_eye_top.sv:494]
INFO: [Synth 8-6155] done synthesizing module 'risc_v_eye_top' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/risc_v_eye_top.sv:12]
INFO: [Synth 8-6157] synthesizing module 'bram_eye' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/bram_eye.sv:6]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/bram_eye.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'system_top_eye' (0#1) [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/system_top_eye.sv:5]
WARNING: [Synth 8-87] always_comb on 'stall_fetch_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/hazard_unit_eye.sv:103]
WARNING: [Synth 8-87] always_comb on 'imm_extend_op_select_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:60]
WARNING: [Synth 8-87] always_comb on 'reg_write_enable_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:61]
WARNING: [Synth 8-87] always_comb on 'alu_src_a_select_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:62]
WARNING: [Synth 8-87] always_comb on 'alu_src_b_select_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:63]
WARNING: [Synth 8-87] always_comb on 'alu_op_select_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:64]
WARNING: [Synth 8-87] always_comb on 'jump_enable_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:79]
WARNING: [Synth 8-87] always_comb on 'result_source_select_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:84]
WARNING: [Synth 8-87] always_comb on 'is_jalr_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:93]
WARNING: [Synth 8-87] always_comb on 'mem_to_reg_select_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:281]
WARNING: [Synth 8-87] always_comb on 'mem_read_enable_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:283]
WARNING: [Synth 8-87] always_comb on 'mem_write_enable_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:284]
WARNING: [Synth 8-87] always_comb on 'branch_enable_out_reg' did not result in combinational logic [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:289]
WARNING: [Synth 8-3848] Net dmem_address_out in module/entity memory_stage_eye does not have driver. [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/memory_stage_eye.sv:27]
WARNING: [Synth 8-3848] Net instruction_memory_addr_out in module/entity risc_v_eye_top does not have driver. [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/risc_v_eye_top.sv:19]
WARNING: [Synth 8-3848] Net pc_src_select_s_e in module/entity risc_v_eye_top does not have driver. [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/risc_v_eye_top.sv:178]
WARNING: [Synth 8-7129] Port dmem_address_out[31] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[30] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[29] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[28] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[27] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[26] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[25] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[24] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[23] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[22] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[21] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[20] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[19] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[18] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[17] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[16] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[15] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[14] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[13] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[12] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[11] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[10] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[9] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[8] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[7] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[6] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[5] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[4] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[3] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[2] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[1] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_address_out[0] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_to_reg_select_in[1] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_to_reg_select_in[0] in module memory_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[31] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[30] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[29] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[28] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[27] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[26] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[25] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[24] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[23] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[22] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[21] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[20] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[19] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[18] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[17] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[16] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[15] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[14] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[13] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[12] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[11] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[10] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[9] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[8] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[7] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[6] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[5] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[4] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[3] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[2] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[1] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[0] in module execute_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_decode_in[31] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_decode_in[29] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_decode_in[28] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_decode_in[27] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_decode_in[26] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction_decode_in[25] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[31] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[30] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[29] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[28] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[27] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[26] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[25] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[24] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[23] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[22] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[21] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[20] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[19] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[18] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[17] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[16] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[15] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[14] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[13] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[12] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[11] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[10] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[9] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[8] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[7] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[6] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[5] in module decode_stage_eye is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc_plus_four_in[4] in module decode_stage_eye is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.527 ; gain = 498.766 ; free physical = 1199 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2026.402 ; gain = 510.641 ; free physical = 1199 ; free virtual = 10315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2026.402 ; gain = 510.641 ; free physical = 1199 ; free virtual = 10315
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2026.402 ; gain = 0.000 ; free physical = 1199 ; free virtual = 10315
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_eye_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_eye_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.152 ; gain = 0.000 ; free physical = 1214 ; free virtual = 10330
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.152 ; gain = 0.000 ; free physical = 1214 ; free virtual = 10331
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2184.152 ; gain = 668.391 ; free physical = 1361 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2192.156 ; gain = 676.395 ; free physical = 1361 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2192.156 ; gain = 676.395 ; free physical = 1361 ; free virtual = 10480
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'stall_fetch_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/hazard_unit_eye.sv:103]
WARNING: [Synth 8-327] inferring latch for variable 'imm_extend_op_select_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:60]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src_a_select_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:62]
WARNING: [Synth 8-327] inferring latch for variable 'alu_src_b_select_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_select_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:64]
WARNING: [Synth 8-327] inferring latch for variable 'is_jalr_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:93]
WARNING: [Synth 8-327] inferring latch for variable 'mem_read_enable_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:283]
WARNING: [Synth 8-327] inferring latch for variable 'mem_to_reg_select_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:281]
WARNING: [Synth 8-327] inferring latch for variable 'reg_write_enable_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:61]
WARNING: [Synth 8-327] inferring latch for variable 'result_source_select_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'jump_enable_out_reg' [/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.srcs/sources_1/new/control_unit_eye.sv:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2192.156 ; gain = 676.395 ; free physical = 1362 ; free virtual = 10482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 49    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---RAMs : 
	              32K Bit	(1024 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 42    
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (mem_read_enable_out_reg) is unused and will be removed from module control_unit_eye.
WARNING: [Synth 8-3332] Sequential element (result_source_select_out_reg[0]) is unused and will be removed from module control_unit_eye.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2192.156 ; gain = 676.395 ; free physical = 1442 ; free virtual = 10568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_top_eye | memory_inst/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 2216.156 ; gain = 700.395 ; free physical = 1492 ; free virtual = 10617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 2323.219 ; gain = 807.457 ; free physical = 1352 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|system_top_eye | memory_inst/ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+---------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance memory_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance memory_inst/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2323.219 ; gain = 807.457 ; free physical = 1357 ; free virtual = 10485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin hazard_unit_inst:pc_src_ex_in to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2415.031 ; gain = 899.270 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2415.031 ; gain = 899.270 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2415.031 ; gain = 899.270 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2415.031 ; gain = 899.270 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2418.000 ; gain = 902.238 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2418.000 ; gain = 902.238 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    40|
|3     |LUT1     |     2|
|4     |LUT2     |   617|
|5     |LUT3     |   237|
|6     |LUT4     |   111|
|7     |LUT5     |   221|
|8     |LUT6     |   862|
|9     |MUXF7    |   256|
|10    |RAMB36E1 |     1|
|11    |FDCE     |  1523|
|12    |LD       |    11|
|13    |LDP      |     1|
|14    |IBUF     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2418.000 ; gain = 902.238 ; free physical = 1284 ; free virtual = 10412
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 215 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2418.000 ; gain = 744.488 ; free physical = 1282 ; free virtual = 10410
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 2418.008 ; gain = 902.238 ; free physical = 1282 ; free virtual = 10410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2418.008 ; gain = 0.000 ; free physical = 1438 ; free virtual = 10566
INFO: [Netlist 29-17] Analyzing 309 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.012 ; gain = 0.000 ; free physical = 1426 ; free virtual = 10556
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 11 instances
  LDP => LDPE: 1 instance 

Synth Design complete | Checksum: e1ae5b89
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 2442.012 ; gain = 969.879 ; free physical = 1427 ; free virtual = 10557
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1766.625; main = 1625.326; forked = 269.292
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3240.207; main = 2442.016; forked = 916.984
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.023 ; gain = 0.000 ; free physical = 1427 ; free virtual = 10555
INFO: [Common 17-1381] The checkpoint '/home/tuna-gun/GradProject/RISC-V_EYE/RISC-V_EYE_Pipelined_Core/RISC-V_EYE_Pipelined_Core.runs/synth_1/system_top_eye.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_top_eye_utilization_synth.rpt -pb system_top_eye_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 20 12:41:37 2025...
