INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/Alu/Alu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/ControlHazards/ControlHazards.srcs/sources_1/new/controlHazards.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlHazards
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/datamem/datamem.srcs/sources_1/new/datamem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/new/datapath1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/flipFlop/flipFlop.srcs/sources_1/new/flipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/fullAdder/fullAdder.srcs/sources_1/new/fullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/half_adder/half_adder.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/instMem/instMem.srcs/sources_1/new/instMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/3to1mux/3to1mux.srcs/sources_1/new/mux3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/new/regDecodetoExecute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regDecodetoExecute
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/new/regExecutetoMem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regExecutetoMem1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/new/regFetchtoDecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFetchtoDecode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/regFile/regFile.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/new/regMemtoWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regMemtoWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sources_1/imports/cp123/signExtend/signExtend.srcs/sources_1/new/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.srcs/sim_1/new/datapath1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cp123/Downloads/datapath1Version1.xpr/datapath1/datapath1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
